
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.360083                       # Number of seconds simulated
sim_ticks                                360082838500                       # Number of ticks simulated
final_tick                               1002368912500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158382                       # Simulator instruction rate (inst/s)
host_op_rate                                   170817                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28515331                       # Simulator tick rate (ticks/s)
host_mem_usage                                2282544                       # Number of bytes of host memory used
host_seconds                                 12627.69                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2157028071                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        18304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       467008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             485312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        18304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       176384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          176384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         7297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2756                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2756                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        50833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      1296946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1347779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        50833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            50833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          489843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               489843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          489843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        50833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      1296946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1837622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7583                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2756                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7583                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2756                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 485312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  175296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  485312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               176384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              147                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  359503595000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7583                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2756                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    455.277739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   271.193243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.864065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          390     26.88%     26.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          254     17.51%     44.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          149     10.27%     54.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           84      5.79%     60.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      4.82%     65.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      3.86%     69.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           36      2.48%     71.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      2.96%     74.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          369     25.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1451                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.846154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.673164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.841611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              1      0.59%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            51     30.18%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            24     14.20%     44.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            24     14.20%     59.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             9      5.33%     64.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            20     11.83%     76.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      4.73%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      2.37%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      2.37%     85.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             7      4.14%     89.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.59%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      3.55%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      1.18%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      2.37%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      1.18%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           169                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.207101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.194951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.653523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              153     90.53%     90.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13      7.69%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           169                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    298477500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               440658750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   37915000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     39361.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58111.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6623                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   34771602.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4862340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2584395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26053860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6384060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         196684800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            111928050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             16984800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       349551360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       286790400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      86039600400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            87041424465                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.726112                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         359324633000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     35929500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      83776000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 358279746250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    746864000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     169973000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    766549750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5497800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2922150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                28088760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7913520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         271670880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            130244430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             20955840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       523897260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       396251040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      85884976080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            87272417760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            242.367613                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         359124834750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     42965000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     115688000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 357561831750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1031883500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     181552750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1148917500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   149                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1002368912500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3159690                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           400935745                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3160714                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            126.849739                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    17.869126                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1006.130874                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.017450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.982550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         800635588                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        800635588                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    295135184                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       295135184                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     99331647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99331647                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data         1901                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1901                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    394466831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        394466831                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    394468732                       # number of overall hits
system.cpu.dcache.overall_hits::total       394468732                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2591250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2591250                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1677749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1677749                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          178                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          178                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4268999                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4268999                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4269177                       # number of overall misses
system.cpu.dcache.overall_misses::total       4269177                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  33120823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33120823500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  21402083038                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21402083038                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  54522906538                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  54522906538                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  54522906538                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  54522906538                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    297726434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    297726434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    101009396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    101009396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data         2079                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2079                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    398735830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    398735830                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    398737909                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    398737909                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008703                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008703                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016610                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.085618                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.085618                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.010706                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010706                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.010707                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010707                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 12781.793922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12781.793922                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 12756.427236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12756.427236                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 12771.824622                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12771.824622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 12771.292110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12771.292110                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       791169                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          262                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             98447                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              87                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.036497                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     3.011494                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2969346                       # number of writebacks
system.cpu.dcache.writebacks::total           2969346                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       476963                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       476963                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       632435                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       632435                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1109398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1109398                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1109398                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1109398                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2114287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2114287                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1045314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1045314                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data           89                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           89                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3159601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3159601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3159690                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3159690                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  25917110000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25917110000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  13078855111                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13078855111                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1142500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1142500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  38995965111                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38995965111                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  38997107611                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38997107611                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.010349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.042809                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.042809                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.007924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007924                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.007924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007924                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12258.085113                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12258.085113                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12511.891270                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12511.891270                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12837.078652                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12837.078652                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12342.053668                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12342.053668                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12342.067611                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12342.067611                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            506778                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           279228603                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            507290                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            550.431909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    44.004175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   467.995823                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.085946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.914054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         462370624                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        462370624                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    230412972                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       230412972                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    230412972                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        230412972                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    230412972                       # number of overall hits
system.cpu.icache.overall_hits::total       230412972                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       518950                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        518950                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       518950                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         518950                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       518950                       # number of overall misses
system.cpu.icache.overall_misses::total        518950                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   6773588500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6773588500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   6773588500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6773588500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   6773588500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6773588500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    230931922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    230931922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    230931922                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    230931922                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    230931922                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    230931922                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002247                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002247                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002247                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002247                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002247                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002247                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13052.487716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13052.487716                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13052.487716                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13052.487716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13052.487716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13052.487716                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          213                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       506778                       # number of writebacks
system.cpu.icache.writebacks::total            506778                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        12170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12170                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        12170                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12170                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        12170                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12170                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       506780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       506780                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       506780                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       506780                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       506780                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       506780                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   6184493500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6184493500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   6184493500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6184493500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   6184493500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6184493500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002194                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002194                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002194                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002194                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002194                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002194                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12203.507439                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12203.507439                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12203.507439                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12203.507439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12203.507439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12203.507439                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      4746                       # number of replacements
system.l2.tags.tagsinuse                 32049.147172                       # Cycle average of tags in use
system.l2.tags.total_refs                    14361628                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    387.680605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       3188.314796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      22009.389862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   261.426725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6590.015788                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.097300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.671673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.007978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.201111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978062                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985687                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57901455                       # Number of tag accesses
system.l2.tags.data_accesses                 57901455                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2969346                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2969346                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       471509                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           471509                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1041397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1041397                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       506490                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             506490                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      2110994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2110994                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        506490                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3152391                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3658881                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       506490                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3152391                       # number of overall hits
system.l2.overall_hits::total                 3658881                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data         4004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4004                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              288                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data         3295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3295                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          288                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         7299                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7587                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          288                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         7299                       # number of overall misses
system.l2.overall_misses::total                  7587                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data    372069000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     372069000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     39630500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39630500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    375881000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    375881000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     39630500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    747950000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        787580500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     39630500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    747950000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       787580500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2969346                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2969346                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       471509                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       471509                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1045401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1045401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       506778                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         506778                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      2114289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2114289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       506778                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3159690                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3666468                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       506778                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3159690                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3666468                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.003830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003830                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000568                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000568                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.001558                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001558                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.002310                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002069                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.002310                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002069                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92924.325674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92924.325674                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 137605.902778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 137605.902778                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 114076.176024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114076.176024                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 137605.902778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 102472.941499                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103806.577040                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 137605.902778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 102472.941499                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103806.577040                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 2756                       # number of writebacks
system.l2.writebacks::total                      2756                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data         4004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4004                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          286                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          286                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data         3293                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3293                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         7297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7583                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         7297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7583                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    332029000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    332029000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     36630500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36630500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    342795500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    342795500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     36630500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    674824500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    711455000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     36630500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    674824500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    711455000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.003830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.001557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001557                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.002309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002068                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.002309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002068                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82924.325674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82924.325674                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 128078.671329                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 128078.671329                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 104098.238688                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104098.238688                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 128078.671329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 92479.717692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93822.365818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 128078.671329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 92479.717692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93822.365818                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         12328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3579                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2756                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1989                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4004                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4004                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3579                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        19911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       661696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  661696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7583                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11676000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20556750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        51909467                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     44109690                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1573252                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     32310061                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        28655502                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     88.689099                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1508728                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       813105                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       782848                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        30257                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        84192                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1002368912500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                720165864                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    243355522                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1032391688                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            51909467                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     30947078                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             474740030                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         3199370                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           82                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         230931923                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        561648                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    719695379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.499189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.310994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        262798839     36.52%     36.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        100544962     13.97%     50.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         90640447     12.59%     63.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        265711131     36.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    719695379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.072080                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.433547                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        233174129                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      40273698                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         436179363                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       8484675                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1583486                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     27990510                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         17910                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1068021025                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       5188287                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1583486                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        241531076                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         8449097                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         6535                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         435845496                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      32279662                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1061815665                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       2764945                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        462981                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           2931                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       20677578                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        7305150                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         4170                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1758799407                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6529584559                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1131301988                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    614536114                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1732509272                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         26290108                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          276                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          276                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          20873665                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    310016897                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    102918124                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      8149950                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4882789                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1059493813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1055955037                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       570273                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15380081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     37599377                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    719695379                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.467225                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.161676                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    182285262     25.33%     25.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    198578017     27.59%     52.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    186548615     25.92%     78.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    129806632     18.04%     96.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18995821      2.64%     99.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2151420      0.30%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1230675      0.17%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        56036      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        42901      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    719695379                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        43398939     35.01%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           8130      0.01%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     35.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       469052      0.38%     35.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     35.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       153579      0.12%     35.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            4      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv         7805      0.01%     35.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       367160      0.30%     35.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1659884      1.34%     37.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        62011      0.05%     37.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt           36      0.00%     37.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       66080153     53.30%     90.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11766320      9.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     520306697     49.27%     49.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        48283      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            32      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     10674819      1.01%     50.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      4917290      0.47%     50.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         9497      0.00%     50.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       982986      0.09%     50.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     17603058      1.67%     52.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     47922962      4.54%     57.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     41502093      3.93%     60.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       216973      0.02%     61.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    164209012     15.55%     76.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     54709421      5.18%     81.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    145222267     13.75%     95.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     47629647      4.51%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1055955037                       # Type of FU issued
system.switch_cpus.iq.rate                   1.466266                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           123973073                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.117404                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2329866539                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    760831141                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    740800922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    626282260                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    314072957                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    310840400                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      865428958                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       314499152                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9586771                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      5971166                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        80024                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        29921                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1716102                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          909                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       364464                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1583486                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1004825                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       6239140                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1059496772                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     310016897                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    102918124                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          275                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2045                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       6246524                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        29921                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1111540                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       459117                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1570657                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1053245574                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     308052251                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2709463                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  2632                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            410141972                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         49359170                       # Number of branches executed
system.switch_cpus.iew.exec_stores          102089721                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.462504                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1051701149                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1051641322                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         494847001                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         719912314                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.460277                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.687371                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     12981009                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          209                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1557053                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    717120943                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.455984                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.021923                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    342132737     47.71%     47.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    122980686     17.15%     64.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     98954272     13.80%     78.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59846732      8.35%     87.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25725613      3.59%     90.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19394641      2.70%     93.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16848392      2.35%     95.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7181871      1.00%     96.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     24055999      3.35%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    717120943                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000002472                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1044116524                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              405247752                       # Number of memory references committed
system.switch_cpus.commit.loads             304045730                       # Number of loads committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches           48766196                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          310247040                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         875575085                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1469147                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    515537723     49.38%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        47206      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            3      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     10629957      1.02%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      4827057      0.46%     50.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         9349      0.00%     50.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       969029      0.09%     50.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     17332441      1.66%     52.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     47822285      4.58%     57.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41479601      3.97%     61.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       214121      0.02%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    159764999     15.30%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     53692496      5.14%     81.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    144280731     13.82%     95.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47509526      4.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1044116524                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      24055999                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1750160540                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2116770184                       # The number of ROB writes
system.switch_cpus.timesIdled                  179286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  470485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1044114054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.720166                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.720166                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.388569                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.388569                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1107974817                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       594031181                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         611156053                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        501813902                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4076394318                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        539506466                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2676858968                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      106502521                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      7332940                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3666479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        96210                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1002368912500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2621069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2972102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       506778                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          192334                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1045401                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1045401                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        506780                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2114289                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1520336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9479074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10999410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     64867584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    392258304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              457125888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4748                       # Total snoops (count)
system.tol2bus.snoopTraffic                    176512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3671218                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.026210                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.159759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3574996     97.38%     97.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  96222      2.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3671218                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7142594000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         761359117                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4739710650                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
