Running: D:\Programs\xilinx\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/cell_matrix_isim_beh.exe -prj D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/cell_matrix_beh.prj work.cell_matrix 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/ipcore_dir/map_rom.vhd" into library work
Parsing VHDL file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/../../../../../../downloads/cell.vhd" into library work
Parsing VHDL file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/../../../../../../downloads/cell_matrix.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_3_output_stage [\BLK_MEM_GEN_V6_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_3_softecc_output_reg_stage [\BLK_MEM_GEN_V6_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_3_mem_module [\BLK_MEM_GEN_V6_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_3 [\BLK_MEM_GEN_V6_3("blk_mem_gen_v...]
Compiling architecture map_rom_a of entity map_rom [map_rom_default]
Compiling architecture behavioral of entity cell [cell_default]
Compiling architecture behavioral of entity cell_matrix
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/cell_matrix_isim_beh.exe
Fuse Memory Usage: 38040 KB
Fuse CPU Usage: 1824 ms
