Vivado Simulator 2019.1
Time resolution is 1 ps
### SIMULATION STARTED ###
--------------Write dividends---------------
UDM WR32: addr: 0x10000000, data: 0x00000000
UDM WR32: addr: 0x10000004, data: 0x00000064
UDM WR32: addr: 0x10000008, data: 0x000000c8
UDM WR32: addr: 0x1000000c, data: 0x0000012c
UDM WR32: addr: 0x10000010, data: 0x00000190
UDM WR32: addr: 0x10000014, data: 0x000001f4
UDM WR32: addr: 0x10000018, data: 0x00000258
UDM WR32: addr: 0x1000001c, data: 0x000002bc
UDM WR32: addr: 0x10000020, data: 0x00000320
UDM WR32: addr: 0x10000024, data: 0x00000384
---------Read quotients & remainders----------
-------- (Dividend = 0) --------
UDM RD32: addr: 0x20000000, data: 0x00000000
UDM RD32: addr: 0x20000100, data: 0x00000000
-------- (Dividend = 100) --------
UDM RD32: addr: 0x20000004, data: 0x00000007
UDM RD32: addr: 0x20000104, data: 0x00000009
-------- (Dividend = 200) --------
UDM RD32: addr: 0x20000008, data: 0x0000000f
UDM RD32: addr: 0x20000108, data: 0x00000005
-------- (Dividend = 300) --------
UDM RD32: addr: 0x2000000c, data: 0x00000017
UDM RD32: addr: 0x2000010c, data: 0x00000001
-------- (Dividend = 400) --------
UDM RD32: addr: 0x20000010, data: 0x0000001e
UDM RD32: addr: 0x20000110, data: 0x0000000a
-------- (Dividend = 500) --------
UDM RD32: addr: 0x20000014, data: 0x00000026
UDM RD32: addr: 0x20000114, data: 0x00000006
-------- (Dividend = 600) --------
UDM RD32: addr: 0x20000018, data: 0x0000002e
UDM RD32: addr: 0x20000118, data: 0x00000002
-------- (Dividend = 700) --------
UDM RD32: addr: 0x2000001c, data: 0x00000035
UDM RD32: addr: 0x2000011c, data: 0x0000000b
-------- (Dividend = 800) --------
UDM RD32: addr: 0x20000020, data: 0x0000003d
UDM RD32: addr: 0x20000120, data: 0x00000007
-------- (Dividend = 900) --------
UDM RD32: addr: 0x20000024, data: 0x00000045
UDM RD32: addr: 0x20000124, data: 0x00000003
----------------------------------------------
UDM WR32: addr: 0x00000000, data: 0x5a5a5a5a
UDM RD32: addr: 0x00000004, data: 0x0000003e
### SIMULATION FINISHED ###
$stop called at time : 24725 ns : File "D:/Programs/Computer_Systems_Design/lab4/activecore-master/designs/rtl/udm/tb/tb.sv" Line 118
