
Door_Locker_Security_Systems_CONTROL.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ad0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000002e  00800060  00002ad0  00002b64  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  0080008e  0080008e  00002b92  2**0
                  ALLOC
  3 .stab         0000357c  00000000  00000000  00002b94  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002157  00000000  00000000  00006110  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00008267  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000083a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00008517  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000a160  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000b04b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000bdf8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000bf58  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000c1e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c9b3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 ef 0b 	jmp	0x17de	; 0x17de <__vector_3>
      10:	0c 94 bc 0b 	jmp	0x1778	; 0x1778 <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 56 0b 	jmp	0x16ac	; 0x16ac <__vector_6>
      1c:	0c 94 89 0b 	jmp	0x1712	; 0x1712 <__vector_7>
      20:	0c 94 23 0b 	jmp	0x1646	; 0x1646 <__vector_8>
      24:	0c 94 bd 0a 	jmp	0x157a	; 0x157a <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 f0 0a 	jmp	0x15e0	; 0x15e0 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 ed       	ldi	r30, 0xD0	; 208
      68:	fa e2       	ldi	r31, 0x2A	; 42
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 38       	cpi	r26, 0x8E	; 142
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ae e8       	ldi	r26, 0x8E	; 142
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	af 39       	cpi	r26, 0x9F	; 159
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 2c 14 	call	0x2858	; 0x2858 <main>
      8a:	0c 94 66 15 	jmp	0x2acc	; 0x2acc <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 2f 15 	jmp	0x2a5e	; 0x2a5e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 4b 15 	jmp	0x2a96	; 0x2a96 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 3b 15 	jmp	0x2a76	; 0x2a76 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 57 15 	jmp	0x2aae	; 0x2aae <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 3b 15 	jmp	0x2a76	; 0x2a76 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 57 15 	jmp	0x2aae	; 0x2aae <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 2f 15 	jmp	0x2a5e	; 0x2a5e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 4b 15 	jmp	0x2a96	; 0x2a96 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 3b 15 	jmp	0x2a76	; 0x2a76 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 57 15 	jmp	0x2aae	; 0x2aae <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 3b 15 	jmp	0x2a76	; 0x2a76 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 57 15 	jmp	0x2aae	; 0x2aae <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 3b 15 	jmp	0x2a76	; 0x2a76 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 57 15 	jmp	0x2aae	; 0x2aae <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 3f 15 	jmp	0x2a7e	; 0x2a7e <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 5b 15 	jmp	0x2ab6	; 0x2ab6 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <UART_init>:
#include "uart.h"
#include "../../LIBRARIES/comman_macros.h"


void UART_init(UART_ConfigType* uart_config)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <UART_init+0x6>
     b4c:	00 d0       	rcall	.+0      	; 0xb4e <UART_init+0x8>
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	9c 83       	std	Y+4, r25	; 0x04
     b54:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
     b56:	1a 82       	std	Y+2, r1	; 0x02
     b58:	19 82       	std	Y+1, r1	; 0x01
	/****************** UCSRA Description ******************************
	 * set U2X=1 for double transmission speed.
	 *******************************************************************/
	UCSRA = (1<<U2X);
     b5a:	eb e2       	ldi	r30, 0x2B	; 43
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	82 e0       	ldi	r24, 0x02	; 2
     b60:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ******************************************************************/
	UCSRB = (1<<TXEN)|(1<<RXEN);
     b62:	ea e2       	ldi	r30, 0x2A	; 42
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	88 e1       	ldi	r24, 0x18	; 24
     b68:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/
	UCSRC = (uart_config->N_StopBits<<USBS)|(uart_config->frame_type<<1)|(uart_config->parity_type<<4)|(1<<URSEL);
     b6a:	a0 e4       	ldi	r26, 0x40	; 64
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	eb 81       	ldd	r30, Y+3	; 0x03
     b70:	fc 81       	ldd	r31, Y+4	; 0x04
     b72:	86 81       	ldd	r24, Z+6	; 0x06
     b74:	88 2f       	mov	r24, r24
     b76:	90 e0       	ldi	r25, 0x00	; 0
     b78:	88 0f       	add	r24, r24
     b7a:	99 1f       	adc	r25, r25
     b7c:	88 0f       	add	r24, r24
     b7e:	99 1f       	adc	r25, r25
     b80:	88 0f       	add	r24, r24
     b82:	99 1f       	adc	r25, r25
     b84:	28 2f       	mov	r18, r24
     b86:	eb 81       	ldd	r30, Y+3	; 0x03
     b88:	fc 81       	ldd	r31, Y+4	; 0x04
     b8a:	84 81       	ldd	r24, Z+4	; 0x04
     b8c:	88 2f       	mov	r24, r24
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	88 0f       	add	r24, r24
     b92:	99 1f       	adc	r25, r25
     b94:	28 2b       	or	r18, r24
     b96:	eb 81       	ldd	r30, Y+3	; 0x03
     b98:	fc 81       	ldd	r31, Y+4	; 0x04
     b9a:	85 81       	ldd	r24, Z+5	; 0x05
     b9c:	88 2f       	mov	r24, r24
     b9e:	90 e0       	ldi	r25, 0x00	; 0
     ba0:	82 95       	swap	r24
     ba2:	92 95       	swap	r25
     ba4:	90 7f       	andi	r25, 0xF0	; 240
     ba6:	98 27       	eor	r25, r24
     ba8:	80 7f       	andi	r24, 0xF0	; 240
     baa:	98 27       	eor	r25, r24
     bac:	82 2b       	or	r24, r18
     bae:	80 68       	ori	r24, 0x80	; 128
     bb0:	8c 93       	st	X, r24

	/* *************************************
	 * Calculate the UBRR register value
	 * *************************************/
	ubrr_value = (uint16)(((F_CPU)/(uart_config->baud_rate*8UL))-1);
     bb2:	eb 81       	ldd	r30, Y+3	; 0x03
     bb4:	fc 81       	ldd	r31, Y+4	; 0x04
     bb6:	80 81       	ld	r24, Z
     bb8:	91 81       	ldd	r25, Z+1	; 0x01
     bba:	a2 81       	ldd	r26, Z+2	; 0x02
     bbc:	b3 81       	ldd	r27, Z+3	; 0x03
     bbe:	88 0f       	add	r24, r24
     bc0:	99 1f       	adc	r25, r25
     bc2:	aa 1f       	adc	r26, r26
     bc4:	bb 1f       	adc	r27, r27
     bc6:	88 0f       	add	r24, r24
     bc8:	99 1f       	adc	r25, r25
     bca:	aa 1f       	adc	r26, r26
     bcc:	bb 1f       	adc	r27, r27
     bce:	88 0f       	add	r24, r24
     bd0:	99 1f       	adc	r25, r25
     bd2:	aa 1f       	adc	r26, r26
     bd4:	bb 1f       	adc	r27, r27
     bd6:	9c 01       	movw	r18, r24
     bd8:	ad 01       	movw	r20, r26
     bda:	80 e4       	ldi	r24, 0x40	; 64
     bdc:	92 e4       	ldi	r25, 0x42	; 66
     bde:	af e0       	ldi	r26, 0x0F	; 15
     be0:	b0 e0       	ldi	r27, 0x00	; 0
     be2:	bc 01       	movw	r22, r24
     be4:	cd 01       	movw	r24, r26
     be6:	0e 94 0d 15 	call	0x2a1a	; 0x2a1a <__udivmodsi4>
     bea:	da 01       	movw	r26, r20
     bec:	c9 01       	movw	r24, r18
     bee:	01 97       	sbiw	r24, 0x01	; 1
     bf0:	9a 83       	std	Y+2, r25	; 0x02
     bf2:	89 83       	std	Y+1, r24	; 0x01

	/****************************************************************************
	 * First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH
	 ****************************************************************************/
	UBRRH = (ubrr_value >> 8);
     bf4:	e0 e4       	ldi	r30, 0x40	; 64
     bf6:	f0 e0       	ldi	r31, 0x00	; 0
     bf8:	89 81       	ldd	r24, Y+1	; 0x01
     bfa:	9a 81       	ldd	r25, Y+2	; 0x02
     bfc:	89 2f       	mov	r24, r25
     bfe:	99 27       	eor	r25, r25
     c00:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
     c02:	e9 e2       	ldi	r30, 0x29	; 41
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	89 81       	ldd	r24, Y+1	; 0x01
     c08:	80 83       	st	Z, r24
}
     c0a:	0f 90       	pop	r0
     c0c:	0f 90       	pop	r0
     c0e:	0f 90       	pop	r0
     c10:	0f 90       	pop	r0
     c12:	cf 91       	pop	r28
     c14:	df 91       	pop	r29
     c16:	08 95       	ret

00000c18 <UART_sendByte>:

void UART_sendByte(uint8 data)
{
     c18:	df 93       	push	r29
     c1a:	cf 93       	push	r28
     c1c:	0f 92       	push	r0
     c1e:	cd b7       	in	r28, 0x3d	; 61
     c20:	de b7       	in	r29, 0x3e	; 62
     c22:	89 83       	std	Y+1, r24	; 0x01
	/*
	 *  Poll until the USART data register empty flag is, to make sure the UDR has empty now and ready to transmit
	 *  a new data.
	 * The flag is cleared automatically when the receive buffer is empty.
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE));
     c24:	eb e2       	ldi	r30, 0x2B	; 43
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	80 81       	ld	r24, Z
     c2a:	88 2f       	mov	r24, r24
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	80 72       	andi	r24, 0x20	; 32
     c30:	90 70       	andi	r25, 0x00	; 0
     c32:	00 97       	sbiw	r24, 0x00	; 0
     c34:	b9 f3       	breq	.-18     	; 0xc24 <UART_sendByte+0xc>
	/*
	 * Put the required data in UDR register
	 * It also clear the UDRE flag as the UDR register is not empty now.
	 */
	UDR = data;
     c36:	ec e2       	ldi	r30, 0x2C	; 44
     c38:	f0 e0       	ldi	r31, 0x00	; 0
     c3a:	89 81       	ldd	r24, Y+1	; 0x01
     c3c:	80 83       	st	Z, r24
}
     c3e:	0f 90       	pop	r0
     c40:	cf 91       	pop	r28
     c42:	df 91       	pop	r29
     c44:	08 95       	ret

00000c46 <UART_receiveByte>:


uint8 UART_receiveByte(void)
{
     c46:	df 93       	push	r29
     c48:	cf 93       	push	r28
     c4a:	cd b7       	in	r28, 0x3d	; 61
     c4c:	de b7       	in	r29, 0x3e	; 62
	/*
	 *  Poll until the receive complete flag is set, to make sure the UDR has an correctly unread data
	 * The flag is cleared automatically when the receive buffer is empty.
	 */
	while(BIT_IS_CLEAR(UCSRA,RXC));
     c4e:	eb e2       	ldi	r30, 0x2B	; 43
     c50:	f0 e0       	ldi	r31, 0x00	; 0
     c52:	80 81       	ld	r24, Z
     c54:	88 23       	and	r24, r24
     c56:	dc f7       	brge	.-10     	; 0xc4e <UART_receiveByte+0x8>
	/* Read the unread data in the receive buffer register */
	return UDR;
     c58:	ec e2       	ldi	r30, 0x2C	; 44
     c5a:	f0 e0       	ldi	r31, 0x00	; 0
     c5c:	80 81       	ld	r24, Z
}
     c5e:	cf 91       	pop	r28
     c60:	df 91       	pop	r29
     c62:	08 95       	ret

00000c64 <UART_sendString>:

void UART_sendString(uint8 *Str)
{
     c64:	df 93       	push	r29
     c66:	cf 93       	push	r28
     c68:	00 d0       	rcall	.+0      	; 0xc6a <UART_sendString+0x6>
     c6a:	cd b7       	in	r28, 0x3d	; 61
     c6c:	de b7       	in	r29, 0x3e	; 62
     c6e:	9a 83       	std	Y+2, r25	; 0x02
     c70:	89 83       	std	Y+1, r24	; 0x01
     c72:	0a c0       	rjmp	.+20     	; 0xc88 <UART_sendString+0x24>
	while(*Str != '\0')
	{
		UART_sendByte(*Str);
     c74:	e9 81       	ldd	r30, Y+1	; 0x01
     c76:	fa 81       	ldd	r31, Y+2	; 0x02
     c78:	80 81       	ld	r24, Z
     c7a:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
		Str++;
     c7e:	89 81       	ldd	r24, Y+1	; 0x01
     c80:	9a 81       	ldd	r25, Y+2	; 0x02
     c82:	01 96       	adiw	r24, 0x01	; 1
     c84:	9a 83       	std	Y+2, r25	; 0x02
     c86:	89 83       	std	Y+1, r24	; 0x01
	return UDR;
}

void UART_sendString(uint8 *Str)
{
	while(*Str != '\0')
     c88:	e9 81       	ldd	r30, Y+1	; 0x01
     c8a:	fa 81       	ldd	r31, Y+2	; 0x02
     c8c:	80 81       	ld	r24, Z
     c8e:	88 23       	and	r24, r24
     c90:	89 f7       	brne	.-30     	; 0xc74 <UART_sendString+0x10>
	{
		UART_sendByte(*Str);
		Str++;
	}
}
     c92:	0f 90       	pop	r0
     c94:	0f 90       	pop	r0
     c96:	cf 91       	pop	r28
     c98:	df 91       	pop	r29
     c9a:	08 95       	ret

00000c9c <UART_receiveString>:

void UART_receiveString(uint8* Str)
{
     c9c:	0f 93       	push	r16
     c9e:	1f 93       	push	r17
     ca0:	df 93       	push	r29
     ca2:	cf 93       	push	r28
     ca4:	00 d0       	rcall	.+0      	; 0xca6 <UART_receiveString+0xa>
     ca6:	0f 92       	push	r0
     ca8:	cd b7       	in	r28, 0x3d	; 61
     caa:	de b7       	in	r29, 0x3e	; 62
     cac:	9b 83       	std	Y+3, r25	; 0x03
     cae:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
     cb0:	19 82       	std	Y+1, r1	; 0x01
	Str[i] = UART_receiveByte();
     cb2:	89 81       	ldd	r24, Y+1	; 0x01
     cb4:	28 2f       	mov	r18, r24
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	8a 81       	ldd	r24, Y+2	; 0x02
     cba:	9b 81       	ldd	r25, Y+3	; 0x03
     cbc:	8c 01       	movw	r16, r24
     cbe:	02 0f       	add	r16, r18
     cc0:	13 1f       	adc	r17, r19
     cc2:	0e 94 23 06 	call	0xc46	; 0xc46 <UART_receiveByte>
     cc6:	f8 01       	movw	r30, r16
     cc8:	80 83       	st	Z, r24
     cca:	0f c0       	rjmp	.+30     	; 0xcea <UART_receiveString+0x4e>
	 * '$' here is Used by the programmer/user to refer to the end of the
	 * string received, because we can't send '\0'.
	 */
	while(Str[i] != '$')
	{
		i++;
     ccc:	89 81       	ldd	r24, Y+1	; 0x01
     cce:	8f 5f       	subi	r24, 0xFF	; 255
     cd0:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_receiveByte();
     cd2:	89 81       	ldd	r24, Y+1	; 0x01
     cd4:	28 2f       	mov	r18, r24
     cd6:	30 e0       	ldi	r19, 0x00	; 0
     cd8:	8a 81       	ldd	r24, Y+2	; 0x02
     cda:	9b 81       	ldd	r25, Y+3	; 0x03
     cdc:	8c 01       	movw	r16, r24
     cde:	02 0f       	add	r16, r18
     ce0:	13 1f       	adc	r17, r19
     ce2:	0e 94 23 06 	call	0xc46	; 0xc46 <UART_receiveByte>
     ce6:	f8 01       	movw	r30, r16
     ce8:	80 83       	st	Z, r24
	/*
	 * Receive the whole string until the MASTER is send '$'
	 * '$' here is Used by the programmer/user to refer to the end of the
	 * string received, because we can't send '\0'.
	 */
	while(Str[i] != '$')
     cea:	89 81       	ldd	r24, Y+1	; 0x01
     cec:	28 2f       	mov	r18, r24
     cee:	30 e0       	ldi	r19, 0x00	; 0
     cf0:	8a 81       	ldd	r24, Y+2	; 0x02
     cf2:	9b 81       	ldd	r25, Y+3	; 0x03
     cf4:	fc 01       	movw	r30, r24
     cf6:	e2 0f       	add	r30, r18
     cf8:	f3 1f       	adc	r31, r19
     cfa:	80 81       	ld	r24, Z
     cfc:	84 32       	cpi	r24, 0x24	; 36
     cfe:	31 f7       	brne	.-52     	; 0xccc <UART_receiveString+0x30>
	{
		i++;
		Str[i] = UART_receiveByte();
	}
	/* After receiving the whole string plus the '$', replace the '$' with '\0' */
	Str[i] = '\0';
     d00:	89 81       	ldd	r24, Y+1	; 0x01
     d02:	28 2f       	mov	r18, r24
     d04:	30 e0       	ldi	r19, 0x00	; 0
     d06:	8a 81       	ldd	r24, Y+2	; 0x02
     d08:	9b 81       	ldd	r25, Y+3	; 0x03
     d0a:	fc 01       	movw	r30, r24
     d0c:	e2 0f       	add	r30, r18
     d0e:	f3 1f       	adc	r31, r19
     d10:	10 82       	st	Z, r1

}
     d12:	0f 90       	pop	r0
     d14:	0f 90       	pop	r0
     d16:	0f 90       	pop	r0
     d18:	cf 91       	pop	r28
     d1a:	df 91       	pop	r29
     d1c:	1f 91       	pop	r17
     d1e:	0f 91       	pop	r16
     d20:	08 95       	ret

00000d22 <TWI_init>:
#include <avr/io.h>
#include "twi.h"
#include "../../LIBRARIES/comman_macros.h"

void TWI_init(TWI_configType *a_Ptr)
{
     d22:	df 93       	push	r29
     d24:	cf 93       	push	r28
     d26:	00 d0       	rcall	.+0      	; 0xd28 <TWI_init+0x6>
     d28:	cd b7       	in	r28, 0x3d	; 61
     d2a:	de b7       	in	r29, 0x3e	; 62
     d2c:	9a 83       	std	Y+2, r25	; 0x02
     d2e:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = a_Ptr->bitRate;
     d30:	a0 e2       	ldi	r26, 0x20	; 32
     d32:	b0 e0       	ldi	r27, 0x00	; 0
     d34:	e9 81       	ldd	r30, Y+1	; 0x01
     d36:	fa 81       	ldd	r31, Y+2	; 0x02
     d38:	80 81       	ld	r24, Z
     d3a:	8c 93       	st	X, r24
	TWSR = 0x00;
     d3c:	e1 e2       	ldi	r30, 0x21	; 33
     d3e:	f0 e0       	ldi	r31, 0x00	; 0
     d40:	10 82       	st	Z, r1

    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = a_Ptr->deviceAddress; // my address = 0x01 :)
     d42:	a2 e2       	ldi	r26, 0x22	; 34
     d44:	b0 e0       	ldi	r27, 0x00	; 0
     d46:	e9 81       	ldd	r30, Y+1	; 0x01
     d48:	fa 81       	ldd	r31, Y+2	; 0x02
     d4a:	81 81       	ldd	r24, Z+1	; 0x01
     d4c:	8c 93       	st	X, r24

    TWCR = (1<<TWEN); /* enable TWI */
     d4e:	e6 e5       	ldi	r30, 0x56	; 86
     d50:	f0 e0       	ldi	r31, 0x00	; 0
     d52:	84 e0       	ldi	r24, 0x04	; 4
     d54:	80 83       	st	Z, r24
}
     d56:	0f 90       	pop	r0
     d58:	0f 90       	pop	r0
     d5a:	cf 91       	pop	r28
     d5c:	df 91       	pop	r29
     d5e:	08 95       	ret

00000d60 <TWI_start>:

void TWI_start(void)
{
     d60:	df 93       	push	r29
     d62:	cf 93       	push	r28
     d64:	cd b7       	in	r28, 0x3d	; 61
     d66:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
     d68:	e6 e5       	ldi	r30, 0x56	; 86
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	84 ea       	ldi	r24, 0xA4	; 164
     d6e:	80 83       	st	Z, r24

    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
     d70:	e6 e5       	ldi	r30, 0x56	; 86
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	88 23       	and	r24, r24
     d78:	dc f7       	brge	.-10     	; 0xd70 <TWI_start+0x10>
}
     d7a:	cf 91       	pop	r28
     d7c:	df 91       	pop	r29
     d7e:	08 95       	ret

00000d80 <TWI_stop>:

void TWI_stop(void)
{
     d80:	df 93       	push	r29
     d82:	cf 93       	push	r28
     d84:	cd b7       	in	r28, 0x3d	; 61
     d86:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
     d88:	e6 e5       	ldi	r30, 0x56	; 86
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	84 e9       	ldi	r24, 0x94	; 148
     d8e:	80 83       	st	Z, r24
}
     d90:	cf 91       	pop	r28
     d92:	df 91       	pop	r29
     d94:	08 95       	ret

00000d96 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
     d96:	df 93       	push	r29
     d98:	cf 93       	push	r28
     d9a:	0f 92       	push	r0
     d9c:	cd b7       	in	r28, 0x3d	; 61
     d9e:	de b7       	in	r29, 0x3e	; 62
     da0:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
     da2:	e3 e2       	ldi	r30, 0x23	; 35
     da4:	f0 e0       	ldi	r31, 0x00	; 0
     da6:	89 81       	ldd	r24, Y+1	; 0x01
     da8:	80 83       	st	Z, r24
    /*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
     daa:	e6 e5       	ldi	r30, 0x56	; 86
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	84 e8       	ldi	r24, 0x84	; 132
     db0:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
     db2:	e6 e5       	ldi	r30, 0x56	; 86
     db4:	f0 e0       	ldi	r31, 0x00	; 0
     db6:	80 81       	ld	r24, Z
     db8:	88 23       	and	r24, r24
     dba:	dc f7       	brge	.-10     	; 0xdb2 <TWI_writeByte+0x1c>
}
     dbc:	0f 90       	pop	r0
     dbe:	cf 91       	pop	r28
     dc0:	df 91       	pop	r29
     dc2:	08 95       	ret

00000dc4 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
     dc4:	df 93       	push	r29
     dc6:	cf 93       	push	r28
     dc8:	cd b7       	in	r28, 0x3d	; 61
     dca:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
     dcc:	e6 e5       	ldi	r30, 0x56	; 86
     dce:	f0 e0       	ldi	r31, 0x00	; 0
     dd0:	84 ec       	ldi	r24, 0xC4	; 196
     dd2:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
     dd4:	e6 e5       	ldi	r30, 0x56	; 86
     dd6:	f0 e0       	ldi	r31, 0x00	; 0
     dd8:	80 81       	ld	r24, Z
     dda:	88 23       	and	r24, r24
     ddc:	dc f7       	brge	.-10     	; 0xdd4 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
     dde:	e3 e2       	ldi	r30, 0x23	; 35
     de0:	f0 e0       	ldi	r31, 0x00	; 0
     de2:	80 81       	ld	r24, Z
}
     de4:	cf 91       	pop	r28
     de6:	df 91       	pop	r29
     de8:	08 95       	ret

00000dea <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
     dea:	df 93       	push	r29
     dec:	cf 93       	push	r28
     dee:	cd b7       	in	r28, 0x3d	; 61
     df0:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
     df2:	e6 e5       	ldi	r30, 0x56	; 86
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	84 e8       	ldi	r24, 0x84	; 132
     df8:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
     dfa:	e6 e5       	ldi	r30, 0x56	; 86
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	88 23       	and	r24, r24
     e02:	dc f7       	brge	.-10     	; 0xdfa <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
     e04:	e3 e2       	ldi	r30, 0x23	; 35
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	80 81       	ld	r24, Z
}
     e0a:	cf 91       	pop	r28
     e0c:	df 91       	pop	r29
     e0e:	08 95       	ret

00000e10 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
     e10:	df 93       	push	r29
     e12:	cf 93       	push	r28
     e14:	0f 92       	push	r0
     e16:	cd b7       	in	r28, 0x3d	; 61
     e18:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
     e1a:	e1 e2       	ldi	r30, 0x21	; 33
     e1c:	f0 e0       	ldi	r31, 0x00	; 0
     e1e:	80 81       	ld	r24, Z
     e20:	88 7f       	andi	r24, 0xF8	; 248
     e22:	89 83       	std	Y+1, r24	; 0x01
    return status;
     e24:	89 81       	ldd	r24, Y+1	; 0x01
}
     e26:	0f 90       	pop	r0
     e28:	cf 91       	pop	r28
     e2a:	df 91       	pop	r29
     e2c:	08 95       	ret

00000e2e <GPT_startTimer>:
/*******************************************************************************
 * 						GPT Functions' Definition
 *******************************************************************************/

void GPT_startTimer(TimerType Tx)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	0f 92       	push	r0
     e34:	cd b7       	in	r28, 0x3d	; 61
     e36:	de b7       	in	r29, 0x3e	; 62
     e38:	89 83       	std	Y+1, r24	; 0x01
	if(Tx>=0 && Tx<=2)
     e3a:	89 81       	ldd	r24, Y+1	; 0x01
     e3c:	83 30       	cpi	r24, 0x03	; 3
     e3e:	70 f4       	brcc	.+28     	; 0xe5c <GPT_startTimer+0x2e>
	{
		(*GPT_Init[Tx])(&GPT_ConfigStructObj);
     e40:	89 81       	ldd	r24, Y+1	; 0x01
     e42:	88 2f       	mov	r24, r24
     e44:	90 e0       	ldi	r25, 0x00	; 0
     e46:	88 0f       	add	r24, r24
     e48:	99 1f       	adc	r25, r25
     e4a:	fc 01       	movw	r30, r24
     e4c:	e8 59       	subi	r30, 0x98	; 152
     e4e:	ff 4f       	sbci	r31, 0xFF	; 255
     e50:	01 90       	ld	r0, Z+
     e52:	f0 81       	ld	r31, Z
     e54:	e0 2d       	mov	r30, r0
     e56:	8e e6       	ldi	r24, 0x6E	; 110
     e58:	90 e0       	ldi	r25, 0x00	; 0
     e5a:	09 95       	icall
	}
	else
	{
		/* Do Nothing... */
	}
}
     e5c:	0f 90       	pop	r0
     e5e:	cf 91       	pop	r28
     e60:	df 91       	pop	r29
     e62:	08 95       	ret

00000e64 <GPT_setPrescaler>:
#ifdef GPT_SET_PRESCALER_API
/*--------------------------------------- GPT_setPrescaler ----------------------------------------------------------*/
void GPT_setPrescaler(TimerType Tx,GPT_PrescalerType value)
{
     e64:	df 93       	push	r29
     e66:	cf 93       	push	r28
     e68:	00 d0       	rcall	.+0      	; 0xe6a <GPT_setPrescaler+0x6>
     e6a:	00 d0       	rcall	.+0      	; 0xe6c <GPT_setPrescaler+0x8>
     e6c:	cd b7       	in	r28, 0x3d	; 61
     e6e:	de b7       	in	r29, 0x3e	; 62
     e70:	89 83       	std	Y+1, r24	; 0x01
     e72:	6a 83       	std	Y+2, r22	; 0x02
	if(Tx >= T0 && Tx <= T2)
     e74:	89 81       	ldd	r24, Y+1	; 0x01
     e76:	83 30       	cpi	r24, 0x03	; 3
     e78:	98 f5       	brcc	.+102    	; 0xee0 <GPT_setPrescaler+0x7c>
	{
		switch(Tx)
     e7a:	89 81       	ldd	r24, Y+1	; 0x01
     e7c:	28 2f       	mov	r18, r24
     e7e:	30 e0       	ldi	r19, 0x00	; 0
     e80:	3c 83       	std	Y+4, r19	; 0x04
     e82:	2b 83       	std	Y+3, r18	; 0x03
     e84:	8b 81       	ldd	r24, Y+3	; 0x03
     e86:	9c 81       	ldd	r25, Y+4	; 0x04
     e88:	81 30       	cpi	r24, 0x01	; 1
     e8a:	91 05       	cpc	r25, r1
     e8c:	a1 f0       	breq	.+40     	; 0xeb6 <GPT_setPrescaler+0x52>
     e8e:	2b 81       	ldd	r18, Y+3	; 0x03
     e90:	3c 81       	ldd	r19, Y+4	; 0x04
     e92:	22 30       	cpi	r18, 0x02	; 2
     e94:	31 05       	cpc	r19, r1
     e96:	d1 f0       	breq	.+52     	; 0xecc <GPT_setPrescaler+0x68>
     e98:	8b 81       	ldd	r24, Y+3	; 0x03
     e9a:	9c 81       	ldd	r25, Y+4	; 0x04
     e9c:	00 97       	sbiw	r24, 0x00	; 0
     e9e:	01 f5       	brne	.+64     	; 0xee0 <GPT_setPrescaler+0x7c>
		{
		case T0:
			TCCR0 = (TCCR0 & 0xF8)|(value);
     ea0:	a3 e5       	ldi	r26, 0x53	; 83
     ea2:	b0 e0       	ldi	r27, 0x00	; 0
     ea4:	e3 e5       	ldi	r30, 0x53	; 83
     ea6:	f0 e0       	ldi	r31, 0x00	; 0
     ea8:	80 81       	ld	r24, Z
     eaa:	98 2f       	mov	r25, r24
     eac:	98 7f       	andi	r25, 0xF8	; 248
     eae:	8a 81       	ldd	r24, Y+2	; 0x02
     eb0:	89 2b       	or	r24, r25
     eb2:	8c 93       	st	X, r24
     eb4:	15 c0       	rjmp	.+42     	; 0xee0 <GPT_setPrescaler+0x7c>
			break;
		case T1:
			TCCR1B = (TCCR1B & 0xF8) | (value);
     eb6:	ae e4       	ldi	r26, 0x4E	; 78
     eb8:	b0 e0       	ldi	r27, 0x00	; 0
     eba:	ee e4       	ldi	r30, 0x4E	; 78
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	98 2f       	mov	r25, r24
     ec2:	98 7f       	andi	r25, 0xF8	; 248
     ec4:	8a 81       	ldd	r24, Y+2	; 0x02
     ec6:	89 2b       	or	r24, r25
     ec8:	8c 93       	st	X, r24
     eca:	0a c0       	rjmp	.+20     	; 0xee0 <GPT_setPrescaler+0x7c>
			break;
		case T2:
			TCCR2 = (TCCR2 & 0xF8)|(value);
     ecc:	a5 e4       	ldi	r26, 0x45	; 69
     ece:	b0 e0       	ldi	r27, 0x00	; 0
     ed0:	e5 e4       	ldi	r30, 0x45	; 69
     ed2:	f0 e0       	ldi	r31, 0x00	; 0
     ed4:	80 81       	ld	r24, Z
     ed6:	98 2f       	mov	r25, r24
     ed8:	98 7f       	andi	r25, 0xF8	; 248
     eda:	8a 81       	ldd	r24, Y+2	; 0x02
     edc:	89 2b       	or	r24, r25
     ede:	8c 93       	st	X, r24
	}
	else
	{
		/* Do Nothing...*/
	}
}
     ee0:	0f 90       	pop	r0
     ee2:	0f 90       	pop	r0
     ee4:	0f 90       	pop	r0
     ee6:	0f 90       	pop	r0
     ee8:	cf 91       	pop	r28
     eea:	df 91       	pop	r29
     eec:	08 95       	ret

00000eee <GPT_setInitValue>:
#endif
/*--------------------------------------- GPT_setInitValue ----------------------------------------------------------*/
#ifdef GPT_SET_INIT_VALUE_API
void GPT_setInitValue(TimerType Tx,TimerValueType value)
{
     eee:	df 93       	push	r29
     ef0:	cf 93       	push	r28
     ef2:	00 d0       	rcall	.+0      	; 0xef4 <GPT_setInitValue+0x6>
     ef4:	00 d0       	rcall	.+0      	; 0xef6 <GPT_setInitValue+0x8>
     ef6:	0f 92       	push	r0
     ef8:	cd b7       	in	r28, 0x3d	; 61
     efa:	de b7       	in	r29, 0x3e	; 62
     efc:	89 83       	std	Y+1, r24	; 0x01
     efe:	7b 83       	std	Y+3, r23	; 0x03
     f00:	6a 83       	std	Y+2, r22	; 0x02
	if(Tx>=T0 && Tx<=T2)
     f02:	89 81       	ldd	r24, Y+1	; 0x01
     f04:	83 30       	cpi	r24, 0x03	; 3
     f06:	18 f5       	brcc	.+70     	; 0xf4e <GPT_setInitValue+0x60>
	{
		switch(Tx)
     f08:	89 81       	ldd	r24, Y+1	; 0x01
     f0a:	28 2f       	mov	r18, r24
     f0c:	30 e0       	ldi	r19, 0x00	; 0
     f0e:	3d 83       	std	Y+5, r19	; 0x05
     f10:	2c 83       	std	Y+4, r18	; 0x04
     f12:	8c 81       	ldd	r24, Y+4	; 0x04
     f14:	9d 81       	ldd	r25, Y+5	; 0x05
     f16:	81 30       	cpi	r24, 0x01	; 1
     f18:	91 05       	cpc	r25, r1
     f1a:	71 f0       	breq	.+28     	; 0xf38 <GPT_setInitValue+0x4a>
     f1c:	2c 81       	ldd	r18, Y+4	; 0x04
     f1e:	3d 81       	ldd	r19, Y+5	; 0x05
     f20:	22 30       	cpi	r18, 0x02	; 2
     f22:	31 05       	cpc	r19, r1
     f24:	81 f0       	breq	.+32     	; 0xf46 <GPT_setInitValue+0x58>
     f26:	8c 81       	ldd	r24, Y+4	; 0x04
     f28:	9d 81       	ldd	r25, Y+5	; 0x05
     f2a:	00 97       	sbiw	r24, 0x00	; 0
     f2c:	81 f4       	brne	.+32     	; 0xf4e <GPT_setInitValue+0x60>
		{
		case T0:
			TCNT0 = value;
     f2e:	e2 e5       	ldi	r30, 0x52	; 82
     f30:	f0 e0       	ldi	r31, 0x00	; 0
     f32:	8a 81       	ldd	r24, Y+2	; 0x02
     f34:	80 83       	st	Z, r24
     f36:	0b c0       	rjmp	.+22     	; 0xf4e <GPT_setInitValue+0x60>
			break;
		case T1:
			TCNT1 = value;
     f38:	ec e4       	ldi	r30, 0x4C	; 76
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	8a 81       	ldd	r24, Y+2	; 0x02
     f3e:	9b 81       	ldd	r25, Y+3	; 0x03
     f40:	91 83       	std	Z+1, r25	; 0x01
     f42:	80 83       	st	Z, r24
     f44:	04 c0       	rjmp	.+8      	; 0xf4e <GPT_setInitValue+0x60>
			break;
		case T2:
			TCNT2 = value;
     f46:	e4 e4       	ldi	r30, 0x44	; 68
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	8a 81       	ldd	r24, Y+2	; 0x02
     f4c:	80 83       	st	Z, r24
	}
	else
	{
		/* Do Nothing...*/
	}
}
     f4e:	0f 90       	pop	r0
     f50:	0f 90       	pop	r0
     f52:	0f 90       	pop	r0
     f54:	0f 90       	pop	r0
     f56:	0f 90       	pop	r0
     f58:	cf 91       	pop	r28
     f5a:	df 91       	pop	r29
     f5c:	08 95       	ret

00000f5e <GPT_setCompValue>:
#endif
/*--------------------------------------- GPT_setCompValue ----------------------------------------------------------*/
#ifdef GPT_SET_COMP_VALUE_API
void GPT_setCompValue(TimerType Tx,TimerValueType value)
{
     f5e:	df 93       	push	r29
     f60:	cf 93       	push	r28
     f62:	00 d0       	rcall	.+0      	; 0xf64 <GPT_setCompValue+0x6>
     f64:	00 d0       	rcall	.+0      	; 0xf66 <GPT_setCompValue+0x8>
     f66:	0f 92       	push	r0
     f68:	cd b7       	in	r28, 0x3d	; 61
     f6a:	de b7       	in	r29, 0x3e	; 62
     f6c:	89 83       	std	Y+1, r24	; 0x01
     f6e:	7b 83       	std	Y+3, r23	; 0x03
     f70:	6a 83       	std	Y+2, r22	; 0x02
	if(Tx>=T0 && Tx<=T2)
     f72:	89 81       	ldd	r24, Y+1	; 0x01
     f74:	83 30       	cpi	r24, 0x03	; 3
     f76:	18 f5       	brcc	.+70     	; 0xfbe <GPT_setCompValue+0x60>
	{
		switch(Tx)
     f78:	89 81       	ldd	r24, Y+1	; 0x01
     f7a:	28 2f       	mov	r18, r24
     f7c:	30 e0       	ldi	r19, 0x00	; 0
     f7e:	3d 83       	std	Y+5, r19	; 0x05
     f80:	2c 83       	std	Y+4, r18	; 0x04
     f82:	8c 81       	ldd	r24, Y+4	; 0x04
     f84:	9d 81       	ldd	r25, Y+5	; 0x05
     f86:	81 30       	cpi	r24, 0x01	; 1
     f88:	91 05       	cpc	r25, r1
     f8a:	71 f0       	breq	.+28     	; 0xfa8 <GPT_setCompValue+0x4a>
     f8c:	2c 81       	ldd	r18, Y+4	; 0x04
     f8e:	3d 81       	ldd	r19, Y+5	; 0x05
     f90:	22 30       	cpi	r18, 0x02	; 2
     f92:	31 05       	cpc	r19, r1
     f94:	81 f0       	breq	.+32     	; 0xfb6 <GPT_setCompValue+0x58>
     f96:	8c 81       	ldd	r24, Y+4	; 0x04
     f98:	9d 81       	ldd	r25, Y+5	; 0x05
     f9a:	00 97       	sbiw	r24, 0x00	; 0
     f9c:	81 f4       	brne	.+32     	; 0xfbe <GPT_setCompValue+0x60>
		{
		case T0:
			OCR0 = value;
     f9e:	ec e5       	ldi	r30, 0x5C	; 92
     fa0:	f0 e0       	ldi	r31, 0x00	; 0
     fa2:	8a 81       	ldd	r24, Y+2	; 0x02
     fa4:	80 83       	st	Z, r24
     fa6:	0b c0       	rjmp	.+22     	; 0xfbe <GPT_setCompValue+0x60>
			break;
		case T1:
			OCR1A = value;
     fa8:	ea e4       	ldi	r30, 0x4A	; 74
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	8a 81       	ldd	r24, Y+2	; 0x02
     fae:	9b 81       	ldd	r25, Y+3	; 0x03
     fb0:	91 83       	std	Z+1, r25	; 0x01
     fb2:	80 83       	st	Z, r24
     fb4:	04 c0       	rjmp	.+8      	; 0xfbe <GPT_setCompValue+0x60>
			break;
		case T2:
			OCR2 = value;
     fb6:	e3 e4       	ldi	r30, 0x43	; 67
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	8a 81       	ldd	r24, Y+2	; 0x02
     fbc:	80 83       	st	Z, r24
	}
	else
	{
		/* Do Nothing...*/
	}
}
     fbe:	0f 90       	pop	r0
     fc0:	0f 90       	pop	r0
     fc2:	0f 90       	pop	r0
     fc4:	0f 90       	pop	r0
     fc6:	0f 90       	pop	r0
     fc8:	cf 91       	pop	r28
     fca:	df 91       	pop	r29
     fcc:	08 95       	ret

00000fce <GPT_setMode>:
#endif
/*--------------------------------------- GPT_setMode ----------------------------------------------------------*/
#ifdef GPT_SET_MODE_API
void GPT_setMode(TimerType Tx,GPT_ModeType mode)
{
     fce:	df 93       	push	r29
     fd0:	cf 93       	push	r28
     fd2:	cd b7       	in	r28, 0x3d	; 61
     fd4:	de b7       	in	r29, 0x3e	; 62
     fd6:	2a 97       	sbiw	r28, 0x0a	; 10
     fd8:	0f b6       	in	r0, 0x3f	; 63
     fda:	f8 94       	cli
     fdc:	de bf       	out	0x3e, r29	; 62
     fde:	0f be       	out	0x3f, r0	; 63
     fe0:	cd bf       	out	0x3d, r28	; 61
     fe2:	89 83       	std	Y+1, r24	; 0x01
     fe4:	6a 83       	std	Y+2, r22	; 0x02
	if((Tx >= T0 && Tx <= T2) && (mode == NORMAL || mode == OUTPUT_COMPARE))
     fe6:	89 81       	ldd	r24, Y+1	; 0x01
     fe8:	83 30       	cpi	r24, 0x03	; 3
     fea:	08 f0       	brcs	.+2      	; 0xfee <GPT_setMode+0x20>
     fec:	59 c0       	rjmp	.+178    	; 0x10a0 <GPT_setMode+0xd2>
     fee:	8a 81       	ldd	r24, Y+2	; 0x02
     ff0:	88 23       	and	r24, r24
     ff2:	21 f0       	breq	.+8      	; 0xffc <GPT_setMode+0x2e>
     ff4:	8a 81       	ldd	r24, Y+2	; 0x02
     ff6:	82 30       	cpi	r24, 0x02	; 2
     ff8:	09 f0       	breq	.+2      	; 0xffc <GPT_setMode+0x2e>
     ffa:	52 c0       	rjmp	.+164    	; 0x10a0 <GPT_setMode+0xd2>
	{
		switch(Tx)
     ffc:	89 81       	ldd	r24, Y+1	; 0x01
     ffe:	28 2f       	mov	r18, r24
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	3a 87       	std	Y+10, r19	; 0x0a
    1004:	29 87       	std	Y+9, r18	; 0x09
    1006:	89 85       	ldd	r24, Y+9	; 0x09
    1008:	9a 85       	ldd	r25, Y+10	; 0x0a
    100a:	81 30       	cpi	r24, 0x01	; 1
    100c:	91 05       	cpc	r25, r1
    100e:	f9 f0       	breq	.+62     	; 0x104e <GPT_setMode+0x80>
    1010:	29 85       	ldd	r18, Y+9	; 0x09
    1012:	3a 85       	ldd	r19, Y+10	; 0x0a
    1014:	22 30       	cpi	r18, 0x02	; 2
    1016:	31 05       	cpc	r19, r1
    1018:	79 f1       	breq	.+94     	; 0x1078 <GPT_setMode+0xaa>
    101a:	89 85       	ldd	r24, Y+9	; 0x09
    101c:	9a 85       	ldd	r25, Y+10	; 0x0a
    101e:	00 97       	sbiw	r24, 0x00	; 0
    1020:	09 f0       	breq	.+2      	; 0x1024 <GPT_setMode+0x56>
    1022:	3e c0       	rjmp	.+124    	; 0x10a0 <GPT_setMode+0xd2>
		{
		case T0:
			(mode == NORMAL)? (TCCR0 &=~ (1<<WGM01)):(TCCR0 |= (1<<WGM01));
    1024:	8a 81       	ldd	r24, Y+2	; 0x02
    1026:	88 23       	and	r24, r24
    1028:	49 f4       	brne	.+18     	; 0x103c <GPT_setMode+0x6e>
    102a:	a3 e5       	ldi	r26, 0x53	; 83
    102c:	b0 e0       	ldi	r27, 0x00	; 0
    102e:	e3 e5       	ldi	r30, 0x53	; 83
    1030:	f0 e0       	ldi	r31, 0x00	; 0
    1032:	80 81       	ld	r24, Z
    1034:	87 7f       	andi	r24, 0xF7	; 247
    1036:	8c 93       	st	X, r24
    1038:	9c 91       	ld	r25, X
    103a:	32 c0       	rjmp	.+100    	; 0x10a0 <GPT_setMode+0xd2>
    103c:	a3 e5       	ldi	r26, 0x53	; 83
    103e:	b0 e0       	ldi	r27, 0x00	; 0
    1040:	e3 e5       	ldi	r30, 0x53	; 83
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	80 81       	ld	r24, Z
    1046:	88 60       	ori	r24, 0x08	; 8
    1048:	8c 93       	st	X, r24
    104a:	2c 91       	ld	r18, X
    104c:	29 c0       	rjmp	.+82     	; 0x10a0 <GPT_setMode+0xd2>
		case T1:
#if(TIMER1_CTC_MODE_NUMBER == CTC_MODE_NUMBER_12)
			(mode == NORMAL)? (TCCR1B &= ~(1<<WGM12) & ~(1<<WGM13)):(TCCR1B |= (1<<WGM12)| (1<<WGM13));

#else
			(mode == NORMAL)? (TCCR1B &=~ (1<<WGM12)):(TCCR1B |= (1<<WGM12));
    104e:	8a 81       	ldd	r24, Y+2	; 0x02
    1050:	88 23       	and	r24, r24
    1052:	49 f4       	brne	.+18     	; 0x1066 <GPT_setMode+0x98>
    1054:	ae e4       	ldi	r26, 0x4E	; 78
    1056:	b0 e0       	ldi	r27, 0x00	; 0
    1058:	ee e4       	ldi	r30, 0x4E	; 78
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	80 81       	ld	r24, Z
    105e:	87 7f       	andi	r24, 0xF7	; 247
    1060:	8c 93       	st	X, r24
    1062:	3c 91       	ld	r19, X
    1064:	1d c0       	rjmp	.+58     	; 0x10a0 <GPT_setMode+0xd2>
    1066:	ae e4       	ldi	r26, 0x4E	; 78
    1068:	b0 e0       	ldi	r27, 0x00	; 0
    106a:	ee e4       	ldi	r30, 0x4E	; 78
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	88 60       	ori	r24, 0x08	; 8
    1072:	8c 93       	st	X, r24
    1074:	8c 91       	ld	r24, X
    1076:	14 c0       	rjmp	.+40     	; 0x10a0 <GPT_setMode+0xd2>

#endif
			break;
		case T2:
			(mode == NORMAL)? (TCCR0 &=~ (1<<WGM21)):(TCCR0 |= (1<<WGM21));
    1078:	8a 81       	ldd	r24, Y+2	; 0x02
    107a:	88 23       	and	r24, r24
    107c:	49 f4       	brne	.+18     	; 0x1090 <GPT_setMode+0xc2>
    107e:	a3 e5       	ldi	r26, 0x53	; 83
    1080:	b0 e0       	ldi	r27, 0x00	; 0
    1082:	e3 e5       	ldi	r30, 0x53	; 83
    1084:	f0 e0       	ldi	r31, 0x00	; 0
    1086:	80 81       	ld	r24, Z
    1088:	87 7f       	andi	r24, 0xF7	; 247
    108a:	8c 93       	st	X, r24
    108c:	9c 91       	ld	r25, X
    108e:	08 c0       	rjmp	.+16     	; 0x10a0 <GPT_setMode+0xd2>
    1090:	a3 e5       	ldi	r26, 0x53	; 83
    1092:	b0 e0       	ldi	r27, 0x00	; 0
    1094:	e3 e5       	ldi	r30, 0x53	; 83
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	80 81       	ld	r24, Z
    109a:	88 60       	ori	r24, 0x08	; 8
    109c:	8c 93       	st	X, r24
    109e:	2c 91       	ld	r18, X
	}
	else
	{
		/* Do Nothing...*/
	}
}
    10a0:	2a 96       	adiw	r28, 0x0a	; 10
    10a2:	0f b6       	in	r0, 0x3f	; 63
    10a4:	f8 94       	cli
    10a6:	de bf       	out	0x3e, r29	; 62
    10a8:	0f be       	out	0x3f, r0	; 63
    10aa:	cd bf       	out	0x3d, r28	; 61
    10ac:	cf 91       	pop	r28
    10ae:	df 91       	pop	r29
    10b0:	08 95       	ret

000010b2 <GPT_stopTimer>:
#endif
/*--------------------------------------- GPT_stopTimer ----------------------------------------------------------*/
void GPT_stopTimer(TimerType Tx)
{
    10b2:	df 93       	push	r29
    10b4:	cf 93       	push	r28
    10b6:	00 d0       	rcall	.+0      	; 0x10b8 <GPT_stopTimer+0x6>
    10b8:	0f 92       	push	r0
    10ba:	cd b7       	in	r28, 0x3d	; 61
    10bc:	de b7       	in	r29, 0x3e	; 62
    10be:	89 83       	std	Y+1, r24	; 0x01
	switch(Tx)
    10c0:	89 81       	ldd	r24, Y+1	; 0x01
    10c2:	28 2f       	mov	r18, r24
    10c4:	30 e0       	ldi	r19, 0x00	; 0
    10c6:	3b 83       	std	Y+3, r19	; 0x03
    10c8:	2a 83       	std	Y+2, r18	; 0x02
    10ca:	8a 81       	ldd	r24, Y+2	; 0x02
    10cc:	9b 81       	ldd	r25, Y+3	; 0x03
    10ce:	81 30       	cpi	r24, 0x01	; 1
    10d0:	91 05       	cpc	r25, r1
    10d2:	69 f0       	breq	.+26     	; 0x10ee <GPT_stopTimer+0x3c>
    10d4:	2a 81       	ldd	r18, Y+2	; 0x02
    10d6:	3b 81       	ldd	r19, Y+3	; 0x03
    10d8:	22 30       	cpi	r18, 0x02	; 2
    10da:	31 05       	cpc	r19, r1
    10dc:	61 f0       	breq	.+24     	; 0x10f6 <GPT_stopTimer+0x44>
    10de:	8a 81       	ldd	r24, Y+2	; 0x02
    10e0:	9b 81       	ldd	r25, Y+3	; 0x03
    10e2:	00 97       	sbiw	r24, 0x00	; 0
    10e4:	59 f4       	brne	.+22     	; 0x10fc <GPT_stopTimer+0x4a>
	{
	case T0:
		TCCR0 = 0;
    10e6:	e3 e5       	ldi	r30, 0x53	; 83
    10e8:	f0 e0       	ldi	r31, 0x00	; 0
    10ea:	10 82       	st	Z, r1
    10ec:	07 c0       	rjmp	.+14     	; 0x10fc <GPT_stopTimer+0x4a>
		break;
	case T1:
		TCCR1B = 0;
    10ee:	ee e4       	ldi	r30, 0x4E	; 78
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	10 82       	st	Z, r1
    10f4:	03 c0       	rjmp	.+6      	; 0x10fc <GPT_stopTimer+0x4a>
		break;
	case T2:
		TCCR2 = 0;
    10f6:	e5 e4       	ldi	r30, 0x45	; 69
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	10 82       	st	Z, r1
		break;
	default:
		/* Do Nothing...*/
		break;
	}
}
    10fc:	0f 90       	pop	r0
    10fe:	0f 90       	pop	r0
    1100:	0f 90       	pop	r0
    1102:	cf 91       	pop	r28
    1104:	df 91       	pop	r29
    1106:	08 95       	ret

00001108 <GPT_InitTimer0>:

/*------------------------------------------ GPT_InitTimer0 ------------------------------------------------------*/
static void GPT_InitTimer0(const GPT_ConfigType* Config_Ptr)
{
    1108:	df 93       	push	r29
    110a:	cf 93       	push	r28
    110c:	00 d0       	rcall	.+0      	; 0x110e <GPT_InitTimer0+0x6>
    110e:	00 d0       	rcall	.+0      	; 0x1110 <GPT_InitTimer0+0x8>
    1110:	cd b7       	in	r28, 0x3d	; 61
    1112:	de b7       	in	r29, 0x3e	; 62
    1114:	9a 83       	std	Y+2, r25	; 0x02
    1116:	89 83       	std	Y+1, r24	; 0x01
	if(Config_Ptr != NULL_PTR)
    1118:	89 81       	ldd	r24, Y+1	; 0x01
    111a:	9a 81       	ldd	r25, Y+2	; 0x02
    111c:	00 97       	sbiw	r24, 0x00	; 0
    111e:	09 f4       	brne	.+2      	; 0x1122 <GPT_InitTimer0+0x1a>
    1120:	48 c0       	rjmp	.+144    	; 0x11b2 <GPT_InitTimer0+0xaa>
	{
		/* Set an Initial Value for Timer0 */
		TCNT0 = Config_Ptr->GPT_Config[T0].TimerInitValue;
    1122:	a2 e5       	ldi	r26, 0x52	; 82
    1124:	b0 e0       	ldi	r27, 0x00	; 0
    1126:	e9 81       	ldd	r30, Y+1	; 0x01
    1128:	fa 81       	ldd	r31, Y+2	; 0x02
    112a:	84 81       	ldd	r24, Z+4	; 0x04
    112c:	95 81       	ldd	r25, Z+5	; 0x05
    112e:	8c 93       	st	X, r24
		switch(Config_Ptr->GPT_Config[T0].mode)
    1130:	e9 81       	ldd	r30, Y+1	; 0x01
    1132:	fa 81       	ldd	r31, Y+2	; 0x02
    1134:	81 81       	ldd	r24, Z+1	; 0x01
    1136:	28 2f       	mov	r18, r24
    1138:	30 e0       	ldi	r19, 0x00	; 0
    113a:	3c 83       	std	Y+4, r19	; 0x04
    113c:	2b 83       	std	Y+3, r18	; 0x03
    113e:	8b 81       	ldd	r24, Y+3	; 0x03
    1140:	9c 81       	ldd	r25, Y+4	; 0x04
    1142:	00 97       	sbiw	r24, 0x00	; 0
    1144:	31 f0       	breq	.+12     	; 0x1152 <GPT_InitTimer0+0x4a>
    1146:	2b 81       	ldd	r18, Y+3	; 0x03
    1148:	3c 81       	ldd	r19, Y+4	; 0x04
    114a:	22 30       	cpi	r18, 0x02	; 2
    114c:	31 05       	cpc	r19, r1
    114e:	79 f0       	breq	.+30     	; 0x116e <GPT_InitTimer0+0x66>
    1150:	30 c0       	rjmp	.+96     	; 0x11b2 <GPT_InitTimer0+0xaa>
			 * |FOC0 | WGM00 | COM01 | COM00 | WGM01 | CS02 | CS01 | CS00|
			 * -----------------------------------------------------------
			 * |  1  |   0   |   - 	 |   -   |   0   |  prescaler_value  |
			 * -----------------------------------------------------------
			 */
			TCCR0 = (1<<FOC0)|((TCCR0 & 0xF8)|(Config_Ptr->GPT_Config[T0].prescaler));
    1152:	a3 e5       	ldi	r26, 0x53	; 83
    1154:	b0 e0       	ldi	r27, 0x00	; 0
    1156:	e3 e5       	ldi	r30, 0x53	; 83
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	80 81       	ld	r24, Z
    115c:	98 2f       	mov	r25, r24
    115e:	98 7f       	andi	r25, 0xF8	; 248
    1160:	e9 81       	ldd	r30, Y+1	; 0x01
    1162:	fa 81       	ldd	r31, Y+2	; 0x02
    1164:	82 81       	ldd	r24, Z+2	; 0x02
    1166:	89 2b       	or	r24, r25
    1168:	80 68       	ori	r24, 0x80	; 128
    116a:	8c 93       	st	X, r24
    116c:	22 c0       	rjmp	.+68     	; 0x11b2 <GPT_InitTimer0+0xaa>
			break;
		/*=========================================== CTC Mode ========================================================*/
		case OUTPUT_COMPARE:
			/* Initialize OCR0 = TOP ,for CTC Mode */
			OCR0 = Config_Ptr->GPT_Config[T0].TimerCompValue;
    116e:	ac e5       	ldi	r26, 0x5C	; 92
    1170:	b0 e0       	ldi	r27, 0x00	; 0
    1172:	e9 81       	ldd	r30, Y+1	; 0x01
    1174:	fa 81       	ldd	r31, Y+2	; 0x02
    1176:	86 81       	ldd	r24, Z+6	; 0x06
    1178:	97 81       	ldd	r25, Z+7	; 0x07
    117a:	8c 93       	st	X, r24
			 * |FOC0 | WGM00 | COM01 | COM00 | WGM01 | CS02 | CS01 | CS00|
			 * -----------------------------------------------------------
			 * |  1  |   0   |   - 	 |   -   |   1   |  prescaler_value  |
			 * -----------------------------------------------------------
			 */
			TCCR0 = (1<<FOC0)|(1<<WGM01)|((TCCR0 & 0xF8)|(Config_Ptr->GPT_Config[T0].prescaler))| (0x30 & (Config_Ptr->GPT_Config[T0].CTC_waveForm<<4));
    117c:	a3 e5       	ldi	r26, 0x53	; 83
    117e:	b0 e0       	ldi	r27, 0x00	; 0
    1180:	e3 e5       	ldi	r30, 0x53	; 83
    1182:	f0 e0       	ldi	r31, 0x00	; 0
    1184:	80 81       	ld	r24, Z
    1186:	98 2f       	mov	r25, r24
    1188:	98 7f       	andi	r25, 0xF8	; 248
    118a:	e9 81       	ldd	r30, Y+1	; 0x01
    118c:	fa 81       	ldd	r31, Y+2	; 0x02
    118e:	82 81       	ldd	r24, Z+2	; 0x02
    1190:	89 2b       	or	r24, r25
    1192:	28 2f       	mov	r18, r24
    1194:	28 68       	ori	r18, 0x88	; 136
    1196:	e9 81       	ldd	r30, Y+1	; 0x01
    1198:	fa 81       	ldd	r31, Y+2	; 0x02
    119a:	83 81       	ldd	r24, Z+3	; 0x03
    119c:	88 2f       	mov	r24, r24
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	82 95       	swap	r24
    11a2:	92 95       	swap	r25
    11a4:	90 7f       	andi	r25, 0xF0	; 240
    11a6:	98 27       	eor	r25, r24
    11a8:	80 7f       	andi	r24, 0xF0	; 240
    11aa:	98 27       	eor	r25, r24
    11ac:	80 73       	andi	r24, 0x30	; 48
    11ae:	82 2b       	or	r24, r18
    11b0:	8c 93       	st	X, r24
	}
	else
	{
		/* Do Nothing...*/
	}
}
    11b2:	0f 90       	pop	r0
    11b4:	0f 90       	pop	r0
    11b6:	0f 90       	pop	r0
    11b8:	0f 90       	pop	r0
    11ba:	cf 91       	pop	r28
    11bc:	df 91       	pop	r29
    11be:	08 95       	ret

000011c0 <GPT_InitTimer1>:

/*------------------------------------------ GPT_InitTimer1 ------------------------------------------------------*/

static void GPT_InitTimer1(const GPT_ConfigType* Config_Ptr)
{
    11c0:	df 93       	push	r29
    11c2:	cf 93       	push	r28
    11c4:	00 d0       	rcall	.+0      	; 0x11c6 <GPT_InitTimer1+0x6>
    11c6:	00 d0       	rcall	.+0      	; 0x11c8 <GPT_InitTimer1+0x8>
    11c8:	cd b7       	in	r28, 0x3d	; 61
    11ca:	de b7       	in	r29, 0x3e	; 62
    11cc:	9a 83       	std	Y+2, r25	; 0x02
    11ce:	89 83       	std	Y+1, r24	; 0x01
	if(Config_Ptr != NULL_PTR)
    11d0:	89 81       	ldd	r24, Y+1	; 0x01
    11d2:	9a 81       	ldd	r25, Y+2	; 0x02
    11d4:	00 97       	sbiw	r24, 0x00	; 0
    11d6:	09 f4       	brne	.+2      	; 0x11da <GPT_InitTimer1+0x1a>
    11d8:	53 c0       	rjmp	.+166    	; 0x1280 <GPT_InitTimer1+0xc0>
	{
		/* Set an Initial Value for Timer1 */
		TCNT1 = Config_Ptr->GPT_Config[T1].TimerInitValue;
    11da:	ac e4       	ldi	r26, 0x4C	; 76
    11dc:	b0 e0       	ldi	r27, 0x00	; 0
    11de:	e9 81       	ldd	r30, Y+1	; 0x01
    11e0:	fa 81       	ldd	r31, Y+2	; 0x02
    11e2:	84 85       	ldd	r24, Z+12	; 0x0c
    11e4:	95 85       	ldd	r25, Z+13	; 0x0d
    11e6:	11 96       	adiw	r26, 0x01	; 1
    11e8:	9c 93       	st	X, r25
    11ea:	8e 93       	st	-X, r24
		switch(Config_Ptr->GPT_Config[T1].mode)
    11ec:	e9 81       	ldd	r30, Y+1	; 0x01
    11ee:	fa 81       	ldd	r31, Y+2	; 0x02
    11f0:	81 85       	ldd	r24, Z+9	; 0x09
    11f2:	28 2f       	mov	r18, r24
    11f4:	30 e0       	ldi	r19, 0x00	; 0
    11f6:	3c 83       	std	Y+4, r19	; 0x04
    11f8:	2b 83       	std	Y+3, r18	; 0x03
    11fa:	8b 81       	ldd	r24, Y+3	; 0x03
    11fc:	9c 81       	ldd	r25, Y+4	; 0x04
    11fe:	00 97       	sbiw	r24, 0x00	; 0
    1200:	31 f0       	breq	.+12     	; 0x120e <GPT_InitTimer1+0x4e>
    1202:	2b 81       	ldd	r18, Y+3	; 0x03
    1204:	3c 81       	ldd	r19, Y+4	; 0x04
    1206:	22 30       	cpi	r18, 0x02	; 2
    1208:	31 05       	cpc	r19, r1
    120a:	91 f0       	breq	.+36     	; 0x1230 <GPT_InitTimer1+0x70>
    120c:	39 c0       	rjmp	.+114    	; 0x1280 <GPT_InitTimer1+0xc0>
		{
		/*================================================= Normal Mode ===============================================*/
		case NORMAL:
			/* DISABLE PWM for Normal mode */
			TCCR1A = (1<<FOC1A)|(1<<FOC1B);
    120e:	ef e4       	ldi	r30, 0x4F	; 79
    1210:	f0 e0       	ldi	r31, 0x00	; 0
    1212:	8c e0       	ldi	r24, 0x0C	; 12
    1214:	80 83       	st	Z, r24
			/* Select the prescaler for Normal mode */
			TCCR1B = (TCCR1B & 0xF8)|(Config_Ptr->GPT_Config[T1].prescaler);
    1216:	ae e4       	ldi	r26, 0x4E	; 78
    1218:	b0 e0       	ldi	r27, 0x00	; 0
    121a:	ee e4       	ldi	r30, 0x4E	; 78
    121c:	f0 e0       	ldi	r31, 0x00	; 0
    121e:	80 81       	ld	r24, Z
    1220:	98 2f       	mov	r25, r24
    1222:	98 7f       	andi	r25, 0xF8	; 248
    1224:	e9 81       	ldd	r30, Y+1	; 0x01
    1226:	fa 81       	ldd	r31, Y+2	; 0x02
    1228:	82 85       	ldd	r24, Z+10	; 0x0a
    122a:	89 2b       	or	r24, r25
    122c:	8c 93       	st	X, r24
    122e:	28 c0       	rjmp	.+80     	; 0x1280 <GPT_InitTimer1+0xc0>
			 */
			TCCR1B = (1<<WGM12)| (1<<WGM13)| ((TCCR1B & 0xF8) | (Config_Ptr->GPT_Config[T1].prescaler));

#elif(TIMER1_CTC_MODE_NUMBER == CTC_MODE_NUMBER_4)
			/* Initialize OCR1A = TOP ,for CTC Mode number (4)*/
			OCR1A = Config_Ptr->GPT_Config[T1].TimerCompValue;
    1230:	aa e4       	ldi	r26, 0x4A	; 74
    1232:	b0 e0       	ldi	r27, 0x00	; 0
    1234:	e9 81       	ldd	r30, Y+1	; 0x01
    1236:	fa 81       	ldd	r31, Y+2	; 0x02
    1238:	86 85       	ldd	r24, Z+14	; 0x0e
    123a:	97 85       	ldd	r25, Z+15	; 0x0f
    123c:	11 96       	adiw	r26, 0x01	; 1
    123e:	9c 93       	st	X, r25
    1240:	8e 93       	st	-X, r24
			 * |COM1A1|COM1A0|COM1B1|COM1B0|FOC1A|FOC1B|WGM11|WGM10|
			 * -----------------------------------------------------
			 * |CTC_waveForm |  0   |  0   |  1  |  1  |  0  |  0  |
			 * -----------------------------------------------------
			 */
			TCCR1A = (1<<FOC1A)|(1<<FOC1B)|(Config_Ptr->GPT_Config[T1].CTC_waveForm<<6);
    1242:	af e4       	ldi	r26, 0x4F	; 79
    1244:	b0 e0       	ldi	r27, 0x00	; 0
    1246:	e9 81       	ldd	r30, Y+1	; 0x01
    1248:	fa 81       	ldd	r31, Y+2	; 0x02
    124a:	83 85       	ldd	r24, Z+11	; 0x0b
    124c:	88 2f       	mov	r24, r24
    124e:	90 e0       	ldi	r25, 0x00	; 0
    1250:	00 24       	eor	r0, r0
    1252:	96 95       	lsr	r25
    1254:	87 95       	ror	r24
    1256:	07 94       	ror	r0
    1258:	96 95       	lsr	r25
    125a:	87 95       	ror	r24
    125c:	07 94       	ror	r0
    125e:	98 2f       	mov	r25, r24
    1260:	80 2d       	mov	r24, r0
    1262:	8c 60       	ori	r24, 0x0C	; 12
    1264:	8c 93       	st	X, r24
			 * |ICNC1 | ICES1 |  -  | WGM13 | WGM12 | CS12 | CS11 | CS10|
			 * ----------------------------------------------------------
			 * |  0   |   0   |  -  |   0   |   1   |  prescaler_value  |
			 * ----------------------------------------------------------
			 */
			TCCR1B = (1<<WGM12) | ((TCCR1B & 0xF8) | (Config_Ptr->GPT_Config[T1].prescaler));
    1266:	ae e4       	ldi	r26, 0x4E	; 78
    1268:	b0 e0       	ldi	r27, 0x00	; 0
    126a:	ee e4       	ldi	r30, 0x4E	; 78
    126c:	f0 e0       	ldi	r31, 0x00	; 0
    126e:	80 81       	ld	r24, Z
    1270:	98 2f       	mov	r25, r24
    1272:	98 7f       	andi	r25, 0xF8	; 248
    1274:	e9 81       	ldd	r30, Y+1	; 0x01
    1276:	fa 81       	ldd	r31, Y+2	; 0x02
    1278:	82 85       	ldd	r24, Z+10	; 0x0a
    127a:	89 2b       	or	r24, r25
    127c:	88 60       	ori	r24, 0x08	; 8
    127e:	8c 93       	st	X, r24
	}
	else
	{
		/* Do Nothing...*/
	}
}
    1280:	0f 90       	pop	r0
    1282:	0f 90       	pop	r0
    1284:	0f 90       	pop	r0
    1286:	0f 90       	pop	r0
    1288:	cf 91       	pop	r28
    128a:	df 91       	pop	r29
    128c:	08 95       	ret

0000128e <GPT_InitTimer2>:

/*------------------------------------------ GPT_InitTimer2 ------------------------------------------------------*/
static void GPT_InitTimer2(const GPT_ConfigType* Config_Ptr)
{
    128e:	df 93       	push	r29
    1290:	cf 93       	push	r28
    1292:	00 d0       	rcall	.+0      	; 0x1294 <GPT_InitTimer2+0x6>
    1294:	00 d0       	rcall	.+0      	; 0x1296 <GPT_InitTimer2+0x8>
    1296:	cd b7       	in	r28, 0x3d	; 61
    1298:	de b7       	in	r29, 0x3e	; 62
    129a:	9a 83       	std	Y+2, r25	; 0x02
    129c:	89 83       	std	Y+1, r24	; 0x01
	if(Config_Ptr != NULL_PTR)
    129e:	89 81       	ldd	r24, Y+1	; 0x01
    12a0:	9a 81       	ldd	r25, Y+2	; 0x02
    12a2:	00 97       	sbiw	r24, 0x00	; 0
    12a4:	09 f4       	brne	.+2      	; 0x12a8 <GPT_InitTimer2+0x1a>
    12a6:	48 c0       	rjmp	.+144    	; 0x1338 <GPT_InitTimer2+0xaa>
	{
		/* Set an Initial Value for Timer0 */
		TCNT2 = Config_Ptr->GPT_Config[T2].TimerInitValue;
    12a8:	a4 e4       	ldi	r26, 0x44	; 68
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	e9 81       	ldd	r30, Y+1	; 0x01
    12ae:	fa 81       	ldd	r31, Y+2	; 0x02
    12b0:	84 89       	ldd	r24, Z+20	; 0x14
    12b2:	95 89       	ldd	r25, Z+21	; 0x15
    12b4:	8c 93       	st	X, r24
		switch(Config_Ptr->GPT_Config[T2].mode)
    12b6:	e9 81       	ldd	r30, Y+1	; 0x01
    12b8:	fa 81       	ldd	r31, Y+2	; 0x02
    12ba:	81 89       	ldd	r24, Z+17	; 0x11
    12bc:	28 2f       	mov	r18, r24
    12be:	30 e0       	ldi	r19, 0x00	; 0
    12c0:	3c 83       	std	Y+4, r19	; 0x04
    12c2:	2b 83       	std	Y+3, r18	; 0x03
    12c4:	8b 81       	ldd	r24, Y+3	; 0x03
    12c6:	9c 81       	ldd	r25, Y+4	; 0x04
    12c8:	00 97       	sbiw	r24, 0x00	; 0
    12ca:	31 f0       	breq	.+12     	; 0x12d8 <GPT_InitTimer2+0x4a>
    12cc:	2b 81       	ldd	r18, Y+3	; 0x03
    12ce:	3c 81       	ldd	r19, Y+4	; 0x04
    12d0:	22 30       	cpi	r18, 0x02	; 2
    12d2:	31 05       	cpc	r19, r1
    12d4:	79 f0       	breq	.+30     	; 0x12f4 <GPT_InitTimer2+0x66>
    12d6:	30 c0       	rjmp	.+96     	; 0x1338 <GPT_InitTimer2+0xaa>
			 * |FOC2 | WGM20 | COM21 | COM20 | WGM21 | CS22 | CS21 | CS20|
			 * -----------------------------------------------------------
			 * |  1  |   0   |   - 	 |   -   |   0   |  prescaler_value  |
			 * -----------------------------------------------------------
			 */
			TCCR2 = (1<<FOC2)|((TCCR2 & 0xF8)|(Config_Ptr->GPT_Config[T2].prescaler));
    12d8:	a5 e4       	ldi	r26, 0x45	; 69
    12da:	b0 e0       	ldi	r27, 0x00	; 0
    12dc:	e5 e4       	ldi	r30, 0x45	; 69
    12de:	f0 e0       	ldi	r31, 0x00	; 0
    12e0:	80 81       	ld	r24, Z
    12e2:	98 2f       	mov	r25, r24
    12e4:	98 7f       	andi	r25, 0xF8	; 248
    12e6:	e9 81       	ldd	r30, Y+1	; 0x01
    12e8:	fa 81       	ldd	r31, Y+2	; 0x02
    12ea:	82 89       	ldd	r24, Z+18	; 0x12
    12ec:	89 2b       	or	r24, r25
    12ee:	80 68       	ori	r24, 0x80	; 128
    12f0:	8c 93       	st	X, r24
    12f2:	22 c0       	rjmp	.+68     	; 0x1338 <GPT_InitTimer2+0xaa>
			break;
		/*=========================================== CTC Mode ========================================================*/
		case OUTPUT_COMPARE:

			/* Initialize OCR0 = TOP ,for CTC Mode */
			OCR2 = Config_Ptr->GPT_Config[T2].TimerCompValue;
    12f4:	a3 e4       	ldi	r26, 0x43	; 67
    12f6:	b0 e0       	ldi	r27, 0x00	; 0
    12f8:	e9 81       	ldd	r30, Y+1	; 0x01
    12fa:	fa 81       	ldd	r31, Y+2	; 0x02
    12fc:	86 89       	ldd	r24, Z+22	; 0x16
    12fe:	97 89       	ldd	r25, Z+23	; 0x17
    1300:	8c 93       	st	X, r24
			 * |FOC2 | WGM20 | COM21 | COM20 | WGM21 | CS22 | CS21 | CS20|
			 * -----------------------------------------------------------
			 * |  1  |   0   |   - 	 |   -   |   1   |  prescaler_value  |
			 * -----------------------------------------------------------
			 */
			TCCR2 = (1<<FOC2)|(1<<WGM21)|((TCCR2 & 0xF8)|(Config_Ptr->GPT_Config[T2].prescaler))| (0x30 & (Config_Ptr->GPT_Config[T2].CTC_waveForm <<4));
    1302:	a5 e4       	ldi	r26, 0x45	; 69
    1304:	b0 e0       	ldi	r27, 0x00	; 0
    1306:	e5 e4       	ldi	r30, 0x45	; 69
    1308:	f0 e0       	ldi	r31, 0x00	; 0
    130a:	80 81       	ld	r24, Z
    130c:	98 2f       	mov	r25, r24
    130e:	98 7f       	andi	r25, 0xF8	; 248
    1310:	e9 81       	ldd	r30, Y+1	; 0x01
    1312:	fa 81       	ldd	r31, Y+2	; 0x02
    1314:	82 89       	ldd	r24, Z+18	; 0x12
    1316:	89 2b       	or	r24, r25
    1318:	28 2f       	mov	r18, r24
    131a:	28 68       	ori	r18, 0x88	; 136
    131c:	e9 81       	ldd	r30, Y+1	; 0x01
    131e:	fa 81       	ldd	r31, Y+2	; 0x02
    1320:	83 89       	ldd	r24, Z+19	; 0x13
    1322:	88 2f       	mov	r24, r24
    1324:	90 e0       	ldi	r25, 0x00	; 0
    1326:	82 95       	swap	r24
    1328:	92 95       	swap	r25
    132a:	90 7f       	andi	r25, 0xF0	; 240
    132c:	98 27       	eor	r25, r24
    132e:	80 7f       	andi	r24, 0xF0	; 240
    1330:	98 27       	eor	r25, r24
    1332:	80 73       	andi	r24, 0x30	; 48
    1334:	82 2b       	or	r24, r18
    1336:	8c 93       	st	X, r24
	}
	else
	{
		/* Do Nothing..*/
	}
}
    1338:	0f 90       	pop	r0
    133a:	0f 90       	pop	r0
    133c:	0f 90       	pop	r0
    133e:	0f 90       	pop	r0
    1340:	cf 91       	pop	r28
    1342:	df 91       	pop	r29
    1344:	08 95       	ret

00001346 <GPT_enableNotification>:
/*******************************************************************************
 * 						GPT Enable/Disable Notification Functions
 *******************************************************************************/
void GPT_enableNotification(TimerType Tx,GPT_ModeType mode)
{
    1346:	df 93       	push	r29
    1348:	cf 93       	push	r28
    134a:	cd b7       	in	r28, 0x3d	; 61
    134c:	de b7       	in	r29, 0x3e	; 62
    134e:	2a 97       	sbiw	r28, 0x0a	; 10
    1350:	0f b6       	in	r0, 0x3f	; 63
    1352:	f8 94       	cli
    1354:	de bf       	out	0x3e, r29	; 62
    1356:	0f be       	out	0x3f, r0	; 63
    1358:	cd bf       	out	0x3d, r28	; 61
    135a:	89 83       	std	Y+1, r24	; 0x01
    135c:	6a 83       	std	Y+2, r22	; 0x02
	if((Tx >= T0 && Tx <= T2) && (mode == NORMAL || mode == OUTPUT_COMPARE))
    135e:	89 81       	ldd	r24, Y+1	; 0x01
    1360:	83 30       	cpi	r24, 0x03	; 3
    1362:	08 f0       	brcs	.+2      	; 0x1366 <GPT_enableNotification+0x20>
    1364:	59 c0       	rjmp	.+178    	; 0x1418 <GPT_enableNotification+0xd2>
    1366:	8a 81       	ldd	r24, Y+2	; 0x02
    1368:	88 23       	and	r24, r24
    136a:	21 f0       	breq	.+8      	; 0x1374 <GPT_enableNotification+0x2e>
    136c:	8a 81       	ldd	r24, Y+2	; 0x02
    136e:	82 30       	cpi	r24, 0x02	; 2
    1370:	09 f0       	breq	.+2      	; 0x1374 <GPT_enableNotification+0x2e>
    1372:	52 c0       	rjmp	.+164    	; 0x1418 <GPT_enableNotification+0xd2>
	{
		switch(Tx)
    1374:	89 81       	ldd	r24, Y+1	; 0x01
    1376:	28 2f       	mov	r18, r24
    1378:	30 e0       	ldi	r19, 0x00	; 0
    137a:	3a 87       	std	Y+10, r19	; 0x0a
    137c:	29 87       	std	Y+9, r18	; 0x09
    137e:	89 85       	ldd	r24, Y+9	; 0x09
    1380:	9a 85       	ldd	r25, Y+10	; 0x0a
    1382:	81 30       	cpi	r24, 0x01	; 1
    1384:	91 05       	cpc	r25, r1
    1386:	f9 f0       	breq	.+62     	; 0x13c6 <GPT_enableNotification+0x80>
    1388:	29 85       	ldd	r18, Y+9	; 0x09
    138a:	3a 85       	ldd	r19, Y+10	; 0x0a
    138c:	22 30       	cpi	r18, 0x02	; 2
    138e:	31 05       	cpc	r19, r1
    1390:	79 f1       	breq	.+94     	; 0x13f0 <GPT_enableNotification+0xaa>
    1392:	89 85       	ldd	r24, Y+9	; 0x09
    1394:	9a 85       	ldd	r25, Y+10	; 0x0a
    1396:	00 97       	sbiw	r24, 0x00	; 0
    1398:	09 f0       	breq	.+2      	; 0x139c <GPT_enableNotification+0x56>
    139a:	3e c0       	rjmp	.+124    	; 0x1418 <GPT_enableNotification+0xd2>
		{
		case T0:
			(mode == NORMAL)? SET_BIT(TIMSK,TOIE0):SET_BIT(TIMSK,OCIE0);
    139c:	8a 81       	ldd	r24, Y+2	; 0x02
    139e:	88 23       	and	r24, r24
    13a0:	49 f4       	brne	.+18     	; 0x13b4 <GPT_enableNotification+0x6e>
    13a2:	a9 e5       	ldi	r26, 0x59	; 89
    13a4:	b0 e0       	ldi	r27, 0x00	; 0
    13a6:	e9 e5       	ldi	r30, 0x59	; 89
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	80 81       	ld	r24, Z
    13ac:	81 60       	ori	r24, 0x01	; 1
    13ae:	8c 93       	st	X, r24
    13b0:	9c 91       	ld	r25, X
    13b2:	32 c0       	rjmp	.+100    	; 0x1418 <GPT_enableNotification+0xd2>
    13b4:	a9 e5       	ldi	r26, 0x59	; 89
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	e9 e5       	ldi	r30, 0x59	; 89
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	82 60       	ori	r24, 0x02	; 2
    13c0:	8c 93       	st	X, r24
    13c2:	2c 91       	ld	r18, X
    13c4:	29 c0       	rjmp	.+82     	; 0x1418 <GPT_enableNotification+0xd2>
		case T1:
#if(TIMER1_CTC_MODE_NUMBER == CTC_MODE_NUMBER_12)
			(mode == NORMAL)? SET_BIT(TIMSK,TOIE1):SET_BIT(TIMSK,TICIE1);

#else
			(mode == NORMAL)? SET_BIT(TIMSK,TOIE1):SET_BIT(TIMSK,OCIE1A);
    13c6:	8a 81       	ldd	r24, Y+2	; 0x02
    13c8:	88 23       	and	r24, r24
    13ca:	49 f4       	brne	.+18     	; 0x13de <GPT_enableNotification+0x98>
    13cc:	a9 e5       	ldi	r26, 0x59	; 89
    13ce:	b0 e0       	ldi	r27, 0x00	; 0
    13d0:	e9 e5       	ldi	r30, 0x59	; 89
    13d2:	f0 e0       	ldi	r31, 0x00	; 0
    13d4:	80 81       	ld	r24, Z
    13d6:	84 60       	ori	r24, 0x04	; 4
    13d8:	8c 93       	st	X, r24
    13da:	3c 91       	ld	r19, X
    13dc:	1d c0       	rjmp	.+58     	; 0x1418 <GPT_enableNotification+0xd2>
    13de:	a9 e5       	ldi	r26, 0x59	; 89
    13e0:	b0 e0       	ldi	r27, 0x00	; 0
    13e2:	e9 e5       	ldi	r30, 0x59	; 89
    13e4:	f0 e0       	ldi	r31, 0x00	; 0
    13e6:	80 81       	ld	r24, Z
    13e8:	80 61       	ori	r24, 0x10	; 16
    13ea:	8c 93       	st	X, r24
    13ec:	8c 91       	ld	r24, X
    13ee:	14 c0       	rjmp	.+40     	; 0x1418 <GPT_enableNotification+0xd2>

#endif
			break;
		case T2:
			(mode == NORMAL)? SET_BIT(TIMSK,TOIE2):SET_BIT(TIMSK,OCIE2);
    13f0:	8a 81       	ldd	r24, Y+2	; 0x02
    13f2:	88 23       	and	r24, r24
    13f4:	49 f4       	brne	.+18     	; 0x1408 <GPT_enableNotification+0xc2>
    13f6:	a9 e5       	ldi	r26, 0x59	; 89
    13f8:	b0 e0       	ldi	r27, 0x00	; 0
    13fa:	e9 e5       	ldi	r30, 0x59	; 89
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	80 81       	ld	r24, Z
    1400:	80 64       	ori	r24, 0x40	; 64
    1402:	8c 93       	st	X, r24
    1404:	9c 91       	ld	r25, X
    1406:	08 c0       	rjmp	.+16     	; 0x1418 <GPT_enableNotification+0xd2>
    1408:	a9 e5       	ldi	r26, 0x59	; 89
    140a:	b0 e0       	ldi	r27, 0x00	; 0
    140c:	e9 e5       	ldi	r30, 0x59	; 89
    140e:	f0 e0       	ldi	r31, 0x00	; 0
    1410:	80 81       	ld	r24, Z
    1412:	80 68       	ori	r24, 0x80	; 128
    1414:	8c 93       	st	X, r24
    1416:	2c 91       	ld	r18, X
	}
	else
	{
		/* Do Nothing...*/
	}
}
    1418:	2a 96       	adiw	r28, 0x0a	; 10
    141a:	0f b6       	in	r0, 0x3f	; 63
    141c:	f8 94       	cli
    141e:	de bf       	out	0x3e, r29	; 62
    1420:	0f be       	out	0x3f, r0	; 63
    1422:	cd bf       	out	0x3d, r28	; 61
    1424:	cf 91       	pop	r28
    1426:	df 91       	pop	r29
    1428:	08 95       	ret

0000142a <GPT_disableNotification>:
/*------------------------------------------ GPT_disableNotification -------------------------------------------*/
void GPT_disableNotification(TimerType Tx,GPT_ModeType mode)
{
    142a:	df 93       	push	r29
    142c:	cf 93       	push	r28
    142e:	cd b7       	in	r28, 0x3d	; 61
    1430:	de b7       	in	r29, 0x3e	; 62
    1432:	2a 97       	sbiw	r28, 0x0a	; 10
    1434:	0f b6       	in	r0, 0x3f	; 63
    1436:	f8 94       	cli
    1438:	de bf       	out	0x3e, r29	; 62
    143a:	0f be       	out	0x3f, r0	; 63
    143c:	cd bf       	out	0x3d, r28	; 61
    143e:	89 83       	std	Y+1, r24	; 0x01
    1440:	6a 83       	std	Y+2, r22	; 0x02
	if((Tx >= T0 && Tx <= T2) && (mode == NORMAL || mode == OUTPUT_COMPARE))
    1442:	89 81       	ldd	r24, Y+1	; 0x01
    1444:	83 30       	cpi	r24, 0x03	; 3
    1446:	08 f0       	brcs	.+2      	; 0x144a <GPT_disableNotification+0x20>
    1448:	59 c0       	rjmp	.+178    	; 0x14fc <GPT_disableNotification+0xd2>
    144a:	8a 81       	ldd	r24, Y+2	; 0x02
    144c:	88 23       	and	r24, r24
    144e:	21 f0       	breq	.+8      	; 0x1458 <GPT_disableNotification+0x2e>
    1450:	8a 81       	ldd	r24, Y+2	; 0x02
    1452:	82 30       	cpi	r24, 0x02	; 2
    1454:	09 f0       	breq	.+2      	; 0x1458 <GPT_disableNotification+0x2e>
    1456:	52 c0       	rjmp	.+164    	; 0x14fc <GPT_disableNotification+0xd2>
	{
		switch(Tx)
    1458:	89 81       	ldd	r24, Y+1	; 0x01
    145a:	28 2f       	mov	r18, r24
    145c:	30 e0       	ldi	r19, 0x00	; 0
    145e:	3a 87       	std	Y+10, r19	; 0x0a
    1460:	29 87       	std	Y+9, r18	; 0x09
    1462:	89 85       	ldd	r24, Y+9	; 0x09
    1464:	9a 85       	ldd	r25, Y+10	; 0x0a
    1466:	81 30       	cpi	r24, 0x01	; 1
    1468:	91 05       	cpc	r25, r1
    146a:	f9 f0       	breq	.+62     	; 0x14aa <GPT_disableNotification+0x80>
    146c:	29 85       	ldd	r18, Y+9	; 0x09
    146e:	3a 85       	ldd	r19, Y+10	; 0x0a
    1470:	22 30       	cpi	r18, 0x02	; 2
    1472:	31 05       	cpc	r19, r1
    1474:	79 f1       	breq	.+94     	; 0x14d4 <GPT_disableNotification+0xaa>
    1476:	89 85       	ldd	r24, Y+9	; 0x09
    1478:	9a 85       	ldd	r25, Y+10	; 0x0a
    147a:	00 97       	sbiw	r24, 0x00	; 0
    147c:	09 f0       	breq	.+2      	; 0x1480 <GPT_disableNotification+0x56>
    147e:	3e c0       	rjmp	.+124    	; 0x14fc <GPT_disableNotification+0xd2>
		{
		case T0:
			(mode == NORMAL)? CLEAR_BIT(TIMSK,TOIE0):CLEAR_BIT(TIMSK,OCIE0);
    1480:	8a 81       	ldd	r24, Y+2	; 0x02
    1482:	88 23       	and	r24, r24
    1484:	49 f4       	brne	.+18     	; 0x1498 <GPT_disableNotification+0x6e>
    1486:	a9 e5       	ldi	r26, 0x59	; 89
    1488:	b0 e0       	ldi	r27, 0x00	; 0
    148a:	e9 e5       	ldi	r30, 0x59	; 89
    148c:	f0 e0       	ldi	r31, 0x00	; 0
    148e:	80 81       	ld	r24, Z
    1490:	8e 7f       	andi	r24, 0xFE	; 254
    1492:	8c 93       	st	X, r24
    1494:	9c 91       	ld	r25, X
    1496:	32 c0       	rjmp	.+100    	; 0x14fc <GPT_disableNotification+0xd2>
    1498:	a9 e5       	ldi	r26, 0x59	; 89
    149a:	b0 e0       	ldi	r27, 0x00	; 0
    149c:	e9 e5       	ldi	r30, 0x59	; 89
    149e:	f0 e0       	ldi	r31, 0x00	; 0
    14a0:	80 81       	ld	r24, Z
    14a2:	8d 7f       	andi	r24, 0xFD	; 253
    14a4:	8c 93       	st	X, r24
    14a6:	2c 91       	ld	r18, X
    14a8:	29 c0       	rjmp	.+82     	; 0x14fc <GPT_disableNotification+0xd2>
		case T1:
#if(TIMER1_CTC_MODE_NUMBER == CTC_MODE_NUMBER_12)
			(mode == NORMAL)? CLEAR_BIT(TIMSK,TOIE1):CLEAR_BIT(TIMSK,TICIE1);
			break;
#else
			(mode == NORMAL)? CLEAR_BIT(TIMSK,TOIE1):CLEAR_BIT(TIMSK,OCIE1A);
    14aa:	8a 81       	ldd	r24, Y+2	; 0x02
    14ac:	88 23       	and	r24, r24
    14ae:	49 f4       	brne	.+18     	; 0x14c2 <GPT_disableNotification+0x98>
    14b0:	a9 e5       	ldi	r26, 0x59	; 89
    14b2:	b0 e0       	ldi	r27, 0x00	; 0
    14b4:	e9 e5       	ldi	r30, 0x59	; 89
    14b6:	f0 e0       	ldi	r31, 0x00	; 0
    14b8:	80 81       	ld	r24, Z
    14ba:	8b 7f       	andi	r24, 0xFB	; 251
    14bc:	8c 93       	st	X, r24
    14be:	3c 91       	ld	r19, X
    14c0:	1d c0       	rjmp	.+58     	; 0x14fc <GPT_disableNotification+0xd2>
    14c2:	a9 e5       	ldi	r26, 0x59	; 89
    14c4:	b0 e0       	ldi	r27, 0x00	; 0
    14c6:	e9 e5       	ldi	r30, 0x59	; 89
    14c8:	f0 e0       	ldi	r31, 0x00	; 0
    14ca:	80 81       	ld	r24, Z
    14cc:	8f 7e       	andi	r24, 0xEF	; 239
    14ce:	8c 93       	st	X, r24
    14d0:	8c 91       	ld	r24, X
    14d2:	14 c0       	rjmp	.+40     	; 0x14fc <GPT_disableNotification+0xd2>
			break;
#endif
		case T2:
			(mode == NORMAL)? CLEAR_BIT(TIMSK,TOIE2):CLEAR_BIT(TIMSK,OCIE2);
    14d4:	8a 81       	ldd	r24, Y+2	; 0x02
    14d6:	88 23       	and	r24, r24
    14d8:	49 f4       	brne	.+18     	; 0x14ec <GPT_disableNotification+0xc2>
    14da:	a9 e5       	ldi	r26, 0x59	; 89
    14dc:	b0 e0       	ldi	r27, 0x00	; 0
    14de:	e9 e5       	ldi	r30, 0x59	; 89
    14e0:	f0 e0       	ldi	r31, 0x00	; 0
    14e2:	80 81       	ld	r24, Z
    14e4:	8f 7b       	andi	r24, 0xBF	; 191
    14e6:	8c 93       	st	X, r24
    14e8:	9c 91       	ld	r25, X
    14ea:	08 c0       	rjmp	.+16     	; 0x14fc <GPT_disableNotification+0xd2>
    14ec:	a9 e5       	ldi	r26, 0x59	; 89
    14ee:	b0 e0       	ldi	r27, 0x00	; 0
    14f0:	e9 e5       	ldi	r30, 0x59	; 89
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	8f 77       	andi	r24, 0x7F	; 127
    14f8:	8c 93       	st	X, r24
    14fa:	2c 91       	ld	r18, X
	}
	else
	{
		/* Do Nothing...*/
	}
}
    14fc:	2a 96       	adiw	r28, 0x0a	; 10
    14fe:	0f b6       	in	r0, 0x3f	; 63
    1500:	f8 94       	cli
    1502:	de bf       	out	0x3e, r29	; 62
    1504:	0f be       	out	0x3f, r0	; 63
    1506:	cd bf       	out	0x3d, r28	; 61
    1508:	cf 91       	pop	r28
    150a:	df 91       	pop	r29
    150c:	08 95       	ret

0000150e <GPT_T0_setCallBack>:
/*******************************************************************************
 * 						Timer Call Back Functions
 *******************************************************************************/
void GPT_T0_setCallBack(void (*a_Fun_Ptr)(void))
{
    150e:	df 93       	push	r29
    1510:	cf 93       	push	r28
    1512:	00 d0       	rcall	.+0      	; 0x1514 <GPT_T0_setCallBack+0x6>
    1514:	cd b7       	in	r28, 0x3d	; 61
    1516:	de b7       	in	r29, 0x3e	; 62
    1518:	9a 83       	std	Y+2, r25	; 0x02
    151a:	89 83       	std	Y+1, r24	; 0x01
	g_Timer0_callBack_Ptr = a_Fun_Ptr;
    151c:	89 81       	ldd	r24, Y+1	; 0x01
    151e:	9a 81       	ldd	r25, Y+2	; 0x02
    1520:	90 93 8f 00 	sts	0x008F, r25
    1524:	80 93 8e 00 	sts	0x008E, r24
}
    1528:	0f 90       	pop	r0
    152a:	0f 90       	pop	r0
    152c:	cf 91       	pop	r28
    152e:	df 91       	pop	r29
    1530:	08 95       	ret

00001532 <GPT_T1_setCallBack>:
/*--------------------------------------------------------------------*/
void GPT_T1_setCallBack(void (*a_Fun_Ptr)(void))
{
    1532:	df 93       	push	r29
    1534:	cf 93       	push	r28
    1536:	00 d0       	rcall	.+0      	; 0x1538 <GPT_T1_setCallBack+0x6>
    1538:	cd b7       	in	r28, 0x3d	; 61
    153a:	de b7       	in	r29, 0x3e	; 62
    153c:	9a 83       	std	Y+2, r25	; 0x02
    153e:	89 83       	std	Y+1, r24	; 0x01
	g_Timer1_callBack_Ptr = a_Fun_Ptr;
    1540:	89 81       	ldd	r24, Y+1	; 0x01
    1542:	9a 81       	ldd	r25, Y+2	; 0x02
    1544:	90 93 91 00 	sts	0x0091, r25
    1548:	80 93 90 00 	sts	0x0090, r24
}
    154c:	0f 90       	pop	r0
    154e:	0f 90       	pop	r0
    1550:	cf 91       	pop	r28
    1552:	df 91       	pop	r29
    1554:	08 95       	ret

00001556 <GPT_T2_setCallBack>:
/*--------------------------------------------------------------------*/
void GPT_T2_setCallBack(void (*a_Fun_Ptr)(void))
{
    1556:	df 93       	push	r29
    1558:	cf 93       	push	r28
    155a:	00 d0       	rcall	.+0      	; 0x155c <GPT_T2_setCallBack+0x6>
    155c:	cd b7       	in	r28, 0x3d	; 61
    155e:	de b7       	in	r29, 0x3e	; 62
    1560:	9a 83       	std	Y+2, r25	; 0x02
    1562:	89 83       	std	Y+1, r24	; 0x01
	g_Timer2_callBack_Ptr = a_Fun_Ptr;
    1564:	89 81       	ldd	r24, Y+1	; 0x01
    1566:	9a 81       	ldd	r25, Y+2	; 0x02
    1568:	90 93 93 00 	sts	0x0093, r25
    156c:	80 93 92 00 	sts	0x0092, r24
}
    1570:	0f 90       	pop	r0
    1572:	0f 90       	pop	r0
    1574:	cf 91       	pop	r28
    1576:	df 91       	pop	r29
    1578:	08 95       	ret

0000157a <__vector_9>:
/*******************************************************************************
 * 						TIMERS'	Interrupt Service Routine
 *******************************************************************************/
/*-------------------------- TIMER0 ISR -------------------------*/
ISR(TIMER0_OVF_vect)
{
    157a:	1f 92       	push	r1
    157c:	0f 92       	push	r0
    157e:	0f b6       	in	r0, 0x3f	; 63
    1580:	0f 92       	push	r0
    1582:	11 24       	eor	r1, r1
    1584:	2f 93       	push	r18
    1586:	3f 93       	push	r19
    1588:	4f 93       	push	r20
    158a:	5f 93       	push	r21
    158c:	6f 93       	push	r22
    158e:	7f 93       	push	r23
    1590:	8f 93       	push	r24
    1592:	9f 93       	push	r25
    1594:	af 93       	push	r26
    1596:	bf 93       	push	r27
    1598:	ef 93       	push	r30
    159a:	ff 93       	push	r31
    159c:	df 93       	push	r29
    159e:	cf 93       	push	r28
    15a0:	cd b7       	in	r28, 0x3d	; 61
    15a2:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_callBack_Ptr != NULL_PTR)
    15a4:	80 91 8e 00 	lds	r24, 0x008E
    15a8:	90 91 8f 00 	lds	r25, 0x008F
    15ac:	00 97       	sbiw	r24, 0x00	; 0
    15ae:	29 f0       	breq	.+10     	; 0x15ba <__vector_9+0x40>
		(*g_Timer0_callBack_Ptr)();
    15b0:	e0 91 8e 00 	lds	r30, 0x008E
    15b4:	f0 91 8f 00 	lds	r31, 0x008F
    15b8:	09 95       	icall
}
    15ba:	cf 91       	pop	r28
    15bc:	df 91       	pop	r29
    15be:	ff 91       	pop	r31
    15c0:	ef 91       	pop	r30
    15c2:	bf 91       	pop	r27
    15c4:	af 91       	pop	r26
    15c6:	9f 91       	pop	r25
    15c8:	8f 91       	pop	r24
    15ca:	7f 91       	pop	r23
    15cc:	6f 91       	pop	r22
    15ce:	5f 91       	pop	r21
    15d0:	4f 91       	pop	r20
    15d2:	3f 91       	pop	r19
    15d4:	2f 91       	pop	r18
    15d6:	0f 90       	pop	r0
    15d8:	0f be       	out	0x3f, r0	; 63
    15da:	0f 90       	pop	r0
    15dc:	1f 90       	pop	r1
    15de:	18 95       	reti

000015e0 <__vector_19>:

ISR(TIMER0_COMP_vect)
{
    15e0:	1f 92       	push	r1
    15e2:	0f 92       	push	r0
    15e4:	0f b6       	in	r0, 0x3f	; 63
    15e6:	0f 92       	push	r0
    15e8:	11 24       	eor	r1, r1
    15ea:	2f 93       	push	r18
    15ec:	3f 93       	push	r19
    15ee:	4f 93       	push	r20
    15f0:	5f 93       	push	r21
    15f2:	6f 93       	push	r22
    15f4:	7f 93       	push	r23
    15f6:	8f 93       	push	r24
    15f8:	9f 93       	push	r25
    15fa:	af 93       	push	r26
    15fc:	bf 93       	push	r27
    15fe:	ef 93       	push	r30
    1600:	ff 93       	push	r31
    1602:	df 93       	push	r29
    1604:	cf 93       	push	r28
    1606:	cd b7       	in	r28, 0x3d	; 61
    1608:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer0_callBack_Ptr != NULL_PTR)
    160a:	80 91 8e 00 	lds	r24, 0x008E
    160e:	90 91 8f 00 	lds	r25, 0x008F
    1612:	00 97       	sbiw	r24, 0x00	; 0
    1614:	29 f0       	breq	.+10     	; 0x1620 <__vector_19+0x40>
		(*g_Timer0_callBack_Ptr)();
    1616:	e0 91 8e 00 	lds	r30, 0x008E
    161a:	f0 91 8f 00 	lds	r31, 0x008F
    161e:	09 95       	icall
}
    1620:	cf 91       	pop	r28
    1622:	df 91       	pop	r29
    1624:	ff 91       	pop	r31
    1626:	ef 91       	pop	r30
    1628:	bf 91       	pop	r27
    162a:	af 91       	pop	r26
    162c:	9f 91       	pop	r25
    162e:	8f 91       	pop	r24
    1630:	7f 91       	pop	r23
    1632:	6f 91       	pop	r22
    1634:	5f 91       	pop	r21
    1636:	4f 91       	pop	r20
    1638:	3f 91       	pop	r19
    163a:	2f 91       	pop	r18
    163c:	0f 90       	pop	r0
    163e:	0f be       	out	0x3f, r0	; 63
    1640:	0f 90       	pop	r0
    1642:	1f 90       	pop	r1
    1644:	18 95       	reti

00001646 <__vector_8>:

/*-------------------------- TIMER1 ISR -------------------------*/
ISR(TIMER1_OVF_vect)
{
    1646:	1f 92       	push	r1
    1648:	0f 92       	push	r0
    164a:	0f b6       	in	r0, 0x3f	; 63
    164c:	0f 92       	push	r0
    164e:	11 24       	eor	r1, r1
    1650:	2f 93       	push	r18
    1652:	3f 93       	push	r19
    1654:	4f 93       	push	r20
    1656:	5f 93       	push	r21
    1658:	6f 93       	push	r22
    165a:	7f 93       	push	r23
    165c:	8f 93       	push	r24
    165e:	9f 93       	push	r25
    1660:	af 93       	push	r26
    1662:	bf 93       	push	r27
    1664:	ef 93       	push	r30
    1666:	ff 93       	push	r31
    1668:	df 93       	push	r29
    166a:	cf 93       	push	r28
    166c:	cd b7       	in	r28, 0x3d	; 61
    166e:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_callBack_Ptr != NULL_PTR)
    1670:	80 91 90 00 	lds	r24, 0x0090
    1674:	90 91 91 00 	lds	r25, 0x0091
    1678:	00 97       	sbiw	r24, 0x00	; 0
    167a:	29 f0       	breq	.+10     	; 0x1686 <__vector_8+0x40>
		(*g_Timer1_callBack_Ptr)();
    167c:	e0 91 90 00 	lds	r30, 0x0090
    1680:	f0 91 91 00 	lds	r31, 0x0091
    1684:	09 95       	icall
}
    1686:	cf 91       	pop	r28
    1688:	df 91       	pop	r29
    168a:	ff 91       	pop	r31
    168c:	ef 91       	pop	r30
    168e:	bf 91       	pop	r27
    1690:	af 91       	pop	r26
    1692:	9f 91       	pop	r25
    1694:	8f 91       	pop	r24
    1696:	7f 91       	pop	r23
    1698:	6f 91       	pop	r22
    169a:	5f 91       	pop	r21
    169c:	4f 91       	pop	r20
    169e:	3f 91       	pop	r19
    16a0:	2f 91       	pop	r18
    16a2:	0f 90       	pop	r0
    16a4:	0f be       	out	0x3f, r0	; 63
    16a6:	0f 90       	pop	r0
    16a8:	1f 90       	pop	r1
    16aa:	18 95       	reti

000016ac <__vector_6>:

ISR(TIMER1_COMPA_vect)
{
    16ac:	1f 92       	push	r1
    16ae:	0f 92       	push	r0
    16b0:	0f b6       	in	r0, 0x3f	; 63
    16b2:	0f 92       	push	r0
    16b4:	11 24       	eor	r1, r1
    16b6:	2f 93       	push	r18
    16b8:	3f 93       	push	r19
    16ba:	4f 93       	push	r20
    16bc:	5f 93       	push	r21
    16be:	6f 93       	push	r22
    16c0:	7f 93       	push	r23
    16c2:	8f 93       	push	r24
    16c4:	9f 93       	push	r25
    16c6:	af 93       	push	r26
    16c8:	bf 93       	push	r27
    16ca:	ef 93       	push	r30
    16cc:	ff 93       	push	r31
    16ce:	df 93       	push	r29
    16d0:	cf 93       	push	r28
    16d2:	cd b7       	in	r28, 0x3d	; 61
    16d4:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_callBack_Ptr != NULL_PTR)
    16d6:	80 91 90 00 	lds	r24, 0x0090
    16da:	90 91 91 00 	lds	r25, 0x0091
    16de:	00 97       	sbiw	r24, 0x00	; 0
    16e0:	29 f0       	breq	.+10     	; 0x16ec <__vector_6+0x40>
		(*g_Timer1_callBack_Ptr)();
    16e2:	e0 91 90 00 	lds	r30, 0x0090
    16e6:	f0 91 91 00 	lds	r31, 0x0091
    16ea:	09 95       	icall
}
    16ec:	cf 91       	pop	r28
    16ee:	df 91       	pop	r29
    16f0:	ff 91       	pop	r31
    16f2:	ef 91       	pop	r30
    16f4:	bf 91       	pop	r27
    16f6:	af 91       	pop	r26
    16f8:	9f 91       	pop	r25
    16fa:	8f 91       	pop	r24
    16fc:	7f 91       	pop	r23
    16fe:	6f 91       	pop	r22
    1700:	5f 91       	pop	r21
    1702:	4f 91       	pop	r20
    1704:	3f 91       	pop	r19
    1706:	2f 91       	pop	r18
    1708:	0f 90       	pop	r0
    170a:	0f be       	out	0x3f, r0	; 63
    170c:	0f 90       	pop	r0
    170e:	1f 90       	pop	r1
    1710:	18 95       	reti

00001712 <__vector_7>:

ISR(TIMER1_COMPB_vect)
{
    1712:	1f 92       	push	r1
    1714:	0f 92       	push	r0
    1716:	0f b6       	in	r0, 0x3f	; 63
    1718:	0f 92       	push	r0
    171a:	11 24       	eor	r1, r1
    171c:	2f 93       	push	r18
    171e:	3f 93       	push	r19
    1720:	4f 93       	push	r20
    1722:	5f 93       	push	r21
    1724:	6f 93       	push	r22
    1726:	7f 93       	push	r23
    1728:	8f 93       	push	r24
    172a:	9f 93       	push	r25
    172c:	af 93       	push	r26
    172e:	bf 93       	push	r27
    1730:	ef 93       	push	r30
    1732:	ff 93       	push	r31
    1734:	df 93       	push	r29
    1736:	cf 93       	push	r28
    1738:	cd b7       	in	r28, 0x3d	; 61
    173a:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer1_callBack_Ptr != NULL_PTR)
    173c:	80 91 90 00 	lds	r24, 0x0090
    1740:	90 91 91 00 	lds	r25, 0x0091
    1744:	00 97       	sbiw	r24, 0x00	; 0
    1746:	29 f0       	breq	.+10     	; 0x1752 <__vector_7+0x40>
		(*g_Timer1_callBack_Ptr)();
    1748:	e0 91 90 00 	lds	r30, 0x0090
    174c:	f0 91 91 00 	lds	r31, 0x0091
    1750:	09 95       	icall
}
    1752:	cf 91       	pop	r28
    1754:	df 91       	pop	r29
    1756:	ff 91       	pop	r31
    1758:	ef 91       	pop	r30
    175a:	bf 91       	pop	r27
    175c:	af 91       	pop	r26
    175e:	9f 91       	pop	r25
    1760:	8f 91       	pop	r24
    1762:	7f 91       	pop	r23
    1764:	6f 91       	pop	r22
    1766:	5f 91       	pop	r21
    1768:	4f 91       	pop	r20
    176a:	3f 91       	pop	r19
    176c:	2f 91       	pop	r18
    176e:	0f 90       	pop	r0
    1770:	0f be       	out	0x3f, r0	; 63
    1772:	0f 90       	pop	r0
    1774:	1f 90       	pop	r1
    1776:	18 95       	reti

00001778 <__vector_4>:

/*-------------------------- TIMER2 ISR -------------------------*/
ISR(TIMER2_OVF_vect)
{
    1778:	1f 92       	push	r1
    177a:	0f 92       	push	r0
    177c:	0f b6       	in	r0, 0x3f	; 63
    177e:	0f 92       	push	r0
    1780:	11 24       	eor	r1, r1
    1782:	2f 93       	push	r18
    1784:	3f 93       	push	r19
    1786:	4f 93       	push	r20
    1788:	5f 93       	push	r21
    178a:	6f 93       	push	r22
    178c:	7f 93       	push	r23
    178e:	8f 93       	push	r24
    1790:	9f 93       	push	r25
    1792:	af 93       	push	r26
    1794:	bf 93       	push	r27
    1796:	ef 93       	push	r30
    1798:	ff 93       	push	r31
    179a:	df 93       	push	r29
    179c:	cf 93       	push	r28
    179e:	cd b7       	in	r28, 0x3d	; 61
    17a0:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer2_callBack_Ptr != NULL_PTR)
    17a2:	80 91 92 00 	lds	r24, 0x0092
    17a6:	90 91 93 00 	lds	r25, 0x0093
    17aa:	00 97       	sbiw	r24, 0x00	; 0
    17ac:	29 f0       	breq	.+10     	; 0x17b8 <__vector_4+0x40>
		(*g_Timer2_callBack_Ptr)();
    17ae:	e0 91 92 00 	lds	r30, 0x0092
    17b2:	f0 91 93 00 	lds	r31, 0x0093
    17b6:	09 95       	icall
}
    17b8:	cf 91       	pop	r28
    17ba:	df 91       	pop	r29
    17bc:	ff 91       	pop	r31
    17be:	ef 91       	pop	r30
    17c0:	bf 91       	pop	r27
    17c2:	af 91       	pop	r26
    17c4:	9f 91       	pop	r25
    17c6:	8f 91       	pop	r24
    17c8:	7f 91       	pop	r23
    17ca:	6f 91       	pop	r22
    17cc:	5f 91       	pop	r21
    17ce:	4f 91       	pop	r20
    17d0:	3f 91       	pop	r19
    17d2:	2f 91       	pop	r18
    17d4:	0f 90       	pop	r0
    17d6:	0f be       	out	0x3f, r0	; 63
    17d8:	0f 90       	pop	r0
    17da:	1f 90       	pop	r1
    17dc:	18 95       	reti

000017de <__vector_3>:

ISR(TIMER2_COMP_vect)
{
    17de:	1f 92       	push	r1
    17e0:	0f 92       	push	r0
    17e2:	0f b6       	in	r0, 0x3f	; 63
    17e4:	0f 92       	push	r0
    17e6:	11 24       	eor	r1, r1
    17e8:	2f 93       	push	r18
    17ea:	3f 93       	push	r19
    17ec:	4f 93       	push	r20
    17ee:	5f 93       	push	r21
    17f0:	6f 93       	push	r22
    17f2:	7f 93       	push	r23
    17f4:	8f 93       	push	r24
    17f6:	9f 93       	push	r25
    17f8:	af 93       	push	r26
    17fa:	bf 93       	push	r27
    17fc:	ef 93       	push	r30
    17fe:	ff 93       	push	r31
    1800:	df 93       	push	r29
    1802:	cf 93       	push	r28
    1804:	cd b7       	in	r28, 0x3d	; 61
    1806:	de b7       	in	r29, 0x3e	; 62
	if(g_Timer2_callBack_Ptr != NULL_PTR)
    1808:	80 91 92 00 	lds	r24, 0x0092
    180c:	90 91 93 00 	lds	r25, 0x0093
    1810:	00 97       	sbiw	r24, 0x00	; 0
    1812:	29 f0       	breq	.+10     	; 0x181e <__vector_3+0x40>
		(*g_Timer2_callBack_Ptr)();
    1814:	e0 91 92 00 	lds	r30, 0x0092
    1818:	f0 91 93 00 	lds	r31, 0x0093
    181c:	09 95       	icall
}
    181e:	cf 91       	pop	r28
    1820:	df 91       	pop	r29
    1822:	ff 91       	pop	r31
    1824:	ef 91       	pop	r30
    1826:	bf 91       	pop	r27
    1828:	af 91       	pop	r26
    182a:	9f 91       	pop	r25
    182c:	8f 91       	pop	r24
    182e:	7f 91       	pop	r23
    1830:	6f 91       	pop	r22
    1832:	5f 91       	pop	r21
    1834:	4f 91       	pop	r20
    1836:	3f 91       	pop	r19
    1838:	2f 91       	pop	r18
    183a:	0f 90       	pop	r0
    183c:	0f be       	out	0x3f, r0	; 63
    183e:	0f 90       	pop	r0
    1840:	1f 90       	pop	r1
    1842:	18 95       	reti

00001844 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 ----------------------------------------------------------------------------------------------*/
void GPIO_setupPinDirection(uint8 port_num,uint8 pin_num, GPIO_PinDirectionType direction)
{
    1844:	df 93       	push	r29
    1846:	cf 93       	push	r28
    1848:	00 d0       	rcall	.+0      	; 0x184a <GPIO_setupPinDirection+0x6>
    184a:	00 d0       	rcall	.+0      	; 0x184c <GPIO_setupPinDirection+0x8>
    184c:	0f 92       	push	r0
    184e:	cd b7       	in	r28, 0x3d	; 61
    1850:	de b7       	in	r29, 0x3e	; 62
    1852:	89 83       	std	Y+1, r24	; 0x01
    1854:	6a 83       	std	Y+2, r22	; 0x02
    1856:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((port_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1858:	89 81       	ldd	r24, Y+1	; 0x01
    185a:	88 30       	cpi	r24, 0x08	; 8
    185c:	08 f0       	brcs	.+2      	; 0x1860 <GPIO_setupPinDirection+0x1c>
    185e:	d5 c0       	rjmp	.+426    	; 0x1a0a <GPIO_setupPinDirection+0x1c6>
    1860:	89 81       	ldd	r24, Y+1	; 0x01
    1862:	84 30       	cpi	r24, 0x04	; 4
    1864:	08 f0       	brcs	.+2      	; 0x1868 <GPIO_setupPinDirection+0x24>
    1866:	d1 c0       	rjmp	.+418    	; 0x1a0a <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    1868:	89 81       	ldd	r24, Y+1	; 0x01
    186a:	28 2f       	mov	r18, r24
    186c:	30 e0       	ldi	r19, 0x00	; 0
    186e:	3d 83       	std	Y+5, r19	; 0x05
    1870:	2c 83       	std	Y+4, r18	; 0x04
    1872:	8c 81       	ldd	r24, Y+4	; 0x04
    1874:	9d 81       	ldd	r25, Y+5	; 0x05
    1876:	81 30       	cpi	r24, 0x01	; 1
    1878:	91 05       	cpc	r25, r1
    187a:	09 f4       	brne	.+2      	; 0x187e <GPIO_setupPinDirection+0x3a>
    187c:	43 c0       	rjmp	.+134    	; 0x1904 <GPIO_setupPinDirection+0xc0>
    187e:	2c 81       	ldd	r18, Y+4	; 0x04
    1880:	3d 81       	ldd	r19, Y+5	; 0x05
    1882:	22 30       	cpi	r18, 0x02	; 2
    1884:	31 05       	cpc	r19, r1
    1886:	2c f4       	brge	.+10     	; 0x1892 <GPIO_setupPinDirection+0x4e>
    1888:	8c 81       	ldd	r24, Y+4	; 0x04
    188a:	9d 81       	ldd	r25, Y+5	; 0x05
    188c:	00 97       	sbiw	r24, 0x00	; 0
    188e:	71 f0       	breq	.+28     	; 0x18ac <GPIO_setupPinDirection+0x68>
    1890:	bc c0       	rjmp	.+376    	; 0x1a0a <GPIO_setupPinDirection+0x1c6>
    1892:	2c 81       	ldd	r18, Y+4	; 0x04
    1894:	3d 81       	ldd	r19, Y+5	; 0x05
    1896:	22 30       	cpi	r18, 0x02	; 2
    1898:	31 05       	cpc	r19, r1
    189a:	09 f4       	brne	.+2      	; 0x189e <GPIO_setupPinDirection+0x5a>
    189c:	5f c0       	rjmp	.+190    	; 0x195c <GPIO_setupPinDirection+0x118>
    189e:	8c 81       	ldd	r24, Y+4	; 0x04
    18a0:	9d 81       	ldd	r25, Y+5	; 0x05
    18a2:	83 30       	cpi	r24, 0x03	; 3
    18a4:	91 05       	cpc	r25, r1
    18a6:	09 f4       	brne	.+2      	; 0x18aa <GPIO_setupPinDirection+0x66>
    18a8:	85 c0       	rjmp	.+266    	; 0x19b4 <GPIO_setupPinDirection+0x170>
    18aa:	af c0       	rjmp	.+350    	; 0x1a0a <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    18ac:	8b 81       	ldd	r24, Y+3	; 0x03
    18ae:	81 30       	cpi	r24, 0x01	; 1
    18b0:	a1 f4       	brne	.+40     	; 0x18da <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    18b2:	aa e3       	ldi	r26, 0x3A	; 58
    18b4:	b0 e0       	ldi	r27, 0x00	; 0
    18b6:	ea e3       	ldi	r30, 0x3A	; 58
    18b8:	f0 e0       	ldi	r31, 0x00	; 0
    18ba:	80 81       	ld	r24, Z
    18bc:	48 2f       	mov	r20, r24
    18be:	8a 81       	ldd	r24, Y+2	; 0x02
    18c0:	28 2f       	mov	r18, r24
    18c2:	30 e0       	ldi	r19, 0x00	; 0
    18c4:	81 e0       	ldi	r24, 0x01	; 1
    18c6:	90 e0       	ldi	r25, 0x00	; 0
    18c8:	02 2e       	mov	r0, r18
    18ca:	02 c0       	rjmp	.+4      	; 0x18d0 <GPIO_setupPinDirection+0x8c>
    18cc:	88 0f       	add	r24, r24
    18ce:	99 1f       	adc	r25, r25
    18d0:	0a 94       	dec	r0
    18d2:	e2 f7       	brpl	.-8      	; 0x18cc <GPIO_setupPinDirection+0x88>
    18d4:	84 2b       	or	r24, r20
    18d6:	8c 93       	st	X, r24
    18d8:	98 c0       	rjmp	.+304    	; 0x1a0a <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    18da:	aa e3       	ldi	r26, 0x3A	; 58
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	ea e3       	ldi	r30, 0x3A	; 58
    18e0:	f0 e0       	ldi	r31, 0x00	; 0
    18e2:	80 81       	ld	r24, Z
    18e4:	48 2f       	mov	r20, r24
    18e6:	8a 81       	ldd	r24, Y+2	; 0x02
    18e8:	28 2f       	mov	r18, r24
    18ea:	30 e0       	ldi	r19, 0x00	; 0
    18ec:	81 e0       	ldi	r24, 0x01	; 1
    18ee:	90 e0       	ldi	r25, 0x00	; 0
    18f0:	02 2e       	mov	r0, r18
    18f2:	02 c0       	rjmp	.+4      	; 0x18f8 <GPIO_setupPinDirection+0xb4>
    18f4:	88 0f       	add	r24, r24
    18f6:	99 1f       	adc	r25, r25
    18f8:	0a 94       	dec	r0
    18fa:	e2 f7       	brpl	.-8      	; 0x18f4 <GPIO_setupPinDirection+0xb0>
    18fc:	80 95       	com	r24
    18fe:	84 23       	and	r24, r20
    1900:	8c 93       	st	X, r24
    1902:	83 c0       	rjmp	.+262    	; 0x1a0a <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1904:	8b 81       	ldd	r24, Y+3	; 0x03
    1906:	81 30       	cpi	r24, 0x01	; 1
    1908:	a1 f4       	brne	.+40     	; 0x1932 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    190a:	a7 e3       	ldi	r26, 0x37	; 55
    190c:	b0 e0       	ldi	r27, 0x00	; 0
    190e:	e7 e3       	ldi	r30, 0x37	; 55
    1910:	f0 e0       	ldi	r31, 0x00	; 0
    1912:	80 81       	ld	r24, Z
    1914:	48 2f       	mov	r20, r24
    1916:	8a 81       	ldd	r24, Y+2	; 0x02
    1918:	28 2f       	mov	r18, r24
    191a:	30 e0       	ldi	r19, 0x00	; 0
    191c:	81 e0       	ldi	r24, 0x01	; 1
    191e:	90 e0       	ldi	r25, 0x00	; 0
    1920:	02 2e       	mov	r0, r18
    1922:	02 c0       	rjmp	.+4      	; 0x1928 <GPIO_setupPinDirection+0xe4>
    1924:	88 0f       	add	r24, r24
    1926:	99 1f       	adc	r25, r25
    1928:	0a 94       	dec	r0
    192a:	e2 f7       	brpl	.-8      	; 0x1924 <GPIO_setupPinDirection+0xe0>
    192c:	84 2b       	or	r24, r20
    192e:	8c 93       	st	X, r24
    1930:	6c c0       	rjmp	.+216    	; 0x1a0a <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1932:	a7 e3       	ldi	r26, 0x37	; 55
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	e7 e3       	ldi	r30, 0x37	; 55
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	48 2f       	mov	r20, r24
    193e:	8a 81       	ldd	r24, Y+2	; 0x02
    1940:	28 2f       	mov	r18, r24
    1942:	30 e0       	ldi	r19, 0x00	; 0
    1944:	81 e0       	ldi	r24, 0x01	; 1
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	02 2e       	mov	r0, r18
    194a:	02 c0       	rjmp	.+4      	; 0x1950 <GPIO_setupPinDirection+0x10c>
    194c:	88 0f       	add	r24, r24
    194e:	99 1f       	adc	r25, r25
    1950:	0a 94       	dec	r0
    1952:	e2 f7       	brpl	.-8      	; 0x194c <GPIO_setupPinDirection+0x108>
    1954:	80 95       	com	r24
    1956:	84 23       	and	r24, r20
    1958:	8c 93       	st	X, r24
    195a:	57 c0       	rjmp	.+174    	; 0x1a0a <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    195c:	8b 81       	ldd	r24, Y+3	; 0x03
    195e:	81 30       	cpi	r24, 0x01	; 1
    1960:	a1 f4       	brne	.+40     	; 0x198a <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1962:	a4 e3       	ldi	r26, 0x34	; 52
    1964:	b0 e0       	ldi	r27, 0x00	; 0
    1966:	e4 e3       	ldi	r30, 0x34	; 52
    1968:	f0 e0       	ldi	r31, 0x00	; 0
    196a:	80 81       	ld	r24, Z
    196c:	48 2f       	mov	r20, r24
    196e:	8a 81       	ldd	r24, Y+2	; 0x02
    1970:	28 2f       	mov	r18, r24
    1972:	30 e0       	ldi	r19, 0x00	; 0
    1974:	81 e0       	ldi	r24, 0x01	; 1
    1976:	90 e0       	ldi	r25, 0x00	; 0
    1978:	02 2e       	mov	r0, r18
    197a:	02 c0       	rjmp	.+4      	; 0x1980 <GPIO_setupPinDirection+0x13c>
    197c:	88 0f       	add	r24, r24
    197e:	99 1f       	adc	r25, r25
    1980:	0a 94       	dec	r0
    1982:	e2 f7       	brpl	.-8      	; 0x197c <GPIO_setupPinDirection+0x138>
    1984:	84 2b       	or	r24, r20
    1986:	8c 93       	st	X, r24
    1988:	40 c0       	rjmp	.+128    	; 0x1a0a <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    198a:	a4 e3       	ldi	r26, 0x34	; 52
    198c:	b0 e0       	ldi	r27, 0x00	; 0
    198e:	e4 e3       	ldi	r30, 0x34	; 52
    1990:	f0 e0       	ldi	r31, 0x00	; 0
    1992:	80 81       	ld	r24, Z
    1994:	48 2f       	mov	r20, r24
    1996:	8a 81       	ldd	r24, Y+2	; 0x02
    1998:	28 2f       	mov	r18, r24
    199a:	30 e0       	ldi	r19, 0x00	; 0
    199c:	81 e0       	ldi	r24, 0x01	; 1
    199e:	90 e0       	ldi	r25, 0x00	; 0
    19a0:	02 2e       	mov	r0, r18
    19a2:	02 c0       	rjmp	.+4      	; 0x19a8 <GPIO_setupPinDirection+0x164>
    19a4:	88 0f       	add	r24, r24
    19a6:	99 1f       	adc	r25, r25
    19a8:	0a 94       	dec	r0
    19aa:	e2 f7       	brpl	.-8      	; 0x19a4 <GPIO_setupPinDirection+0x160>
    19ac:	80 95       	com	r24
    19ae:	84 23       	and	r24, r20
    19b0:	8c 93       	st	X, r24
    19b2:	2b c0       	rjmp	.+86     	; 0x1a0a <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    19b4:	8b 81       	ldd	r24, Y+3	; 0x03
    19b6:	81 30       	cpi	r24, 0x01	; 1
    19b8:	a1 f4       	brne	.+40     	; 0x19e2 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    19ba:	a1 e3       	ldi	r26, 0x31	; 49
    19bc:	b0 e0       	ldi	r27, 0x00	; 0
    19be:	e1 e3       	ldi	r30, 0x31	; 49
    19c0:	f0 e0       	ldi	r31, 0x00	; 0
    19c2:	80 81       	ld	r24, Z
    19c4:	48 2f       	mov	r20, r24
    19c6:	8a 81       	ldd	r24, Y+2	; 0x02
    19c8:	28 2f       	mov	r18, r24
    19ca:	30 e0       	ldi	r19, 0x00	; 0
    19cc:	81 e0       	ldi	r24, 0x01	; 1
    19ce:	90 e0       	ldi	r25, 0x00	; 0
    19d0:	02 2e       	mov	r0, r18
    19d2:	02 c0       	rjmp	.+4      	; 0x19d8 <GPIO_setupPinDirection+0x194>
    19d4:	88 0f       	add	r24, r24
    19d6:	99 1f       	adc	r25, r25
    19d8:	0a 94       	dec	r0
    19da:	e2 f7       	brpl	.-8      	; 0x19d4 <GPIO_setupPinDirection+0x190>
    19dc:	84 2b       	or	r24, r20
    19de:	8c 93       	st	X, r24
    19e0:	14 c0       	rjmp	.+40     	; 0x1a0a <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    19e2:	a1 e3       	ldi	r26, 0x31	; 49
    19e4:	b0 e0       	ldi	r27, 0x00	; 0
    19e6:	e1 e3       	ldi	r30, 0x31	; 49
    19e8:	f0 e0       	ldi	r31, 0x00	; 0
    19ea:	80 81       	ld	r24, Z
    19ec:	48 2f       	mov	r20, r24
    19ee:	8a 81       	ldd	r24, Y+2	; 0x02
    19f0:	28 2f       	mov	r18, r24
    19f2:	30 e0       	ldi	r19, 0x00	; 0
    19f4:	81 e0       	ldi	r24, 0x01	; 1
    19f6:	90 e0       	ldi	r25, 0x00	; 0
    19f8:	02 2e       	mov	r0, r18
    19fa:	02 c0       	rjmp	.+4      	; 0x1a00 <GPIO_setupPinDirection+0x1bc>
    19fc:	88 0f       	add	r24, r24
    19fe:	99 1f       	adc	r25, r25
    1a00:	0a 94       	dec	r0
    1a02:	e2 f7       	brpl	.-8      	; 0x19fc <GPIO_setupPinDirection+0x1b8>
    1a04:	80 95       	com	r24
    1a06:	84 23       	and	r24, r20
    1a08:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1a0a:	0f 90       	pop	r0
    1a0c:	0f 90       	pop	r0
    1a0e:	0f 90       	pop	r0
    1a10:	0f 90       	pop	r0
    1a12:	0f 90       	pop	r0
    1a14:	cf 91       	pop	r28
    1a16:	df 91       	pop	r29
    1a18:	08 95       	ret

00001a1a <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 ----------------------------------------------------------------------------------------------*/
void GPIO_writePin(uint8 port_num,uint8 pin_num, uint8 value)
{
    1a1a:	df 93       	push	r29
    1a1c:	cf 93       	push	r28
    1a1e:	00 d0       	rcall	.+0      	; 0x1a20 <GPIO_writePin+0x6>
    1a20:	00 d0       	rcall	.+0      	; 0x1a22 <GPIO_writePin+0x8>
    1a22:	0f 92       	push	r0
    1a24:	cd b7       	in	r28, 0x3d	; 61
    1a26:	de b7       	in	r29, 0x3e	; 62
    1a28:	89 83       	std	Y+1, r24	; 0x01
    1a2a:	6a 83       	std	Y+2, r22	; 0x02
    1a2c:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((port_num >= NUM_OF_PINS_PER_PORT) || (port_num  >= NUM_OF_PORTS))
    1a2e:	89 81       	ldd	r24, Y+1	; 0x01
    1a30:	88 30       	cpi	r24, 0x08	; 8
    1a32:	08 f0       	brcs	.+2      	; 0x1a36 <GPIO_writePin+0x1c>
    1a34:	d5 c0       	rjmp	.+426    	; 0x1be0 <GPIO_writePin+0x1c6>
    1a36:	89 81       	ldd	r24, Y+1	; 0x01
    1a38:	84 30       	cpi	r24, 0x04	; 4
    1a3a:	08 f0       	brcs	.+2      	; 0x1a3e <GPIO_writePin+0x24>
    1a3c:	d1 c0       	rjmp	.+418    	; 0x1be0 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1a3e:	89 81       	ldd	r24, Y+1	; 0x01
    1a40:	28 2f       	mov	r18, r24
    1a42:	30 e0       	ldi	r19, 0x00	; 0
    1a44:	3d 83       	std	Y+5, r19	; 0x05
    1a46:	2c 83       	std	Y+4, r18	; 0x04
    1a48:	8c 81       	ldd	r24, Y+4	; 0x04
    1a4a:	9d 81       	ldd	r25, Y+5	; 0x05
    1a4c:	81 30       	cpi	r24, 0x01	; 1
    1a4e:	91 05       	cpc	r25, r1
    1a50:	09 f4       	brne	.+2      	; 0x1a54 <GPIO_writePin+0x3a>
    1a52:	43 c0       	rjmp	.+134    	; 0x1ada <GPIO_writePin+0xc0>
    1a54:	2c 81       	ldd	r18, Y+4	; 0x04
    1a56:	3d 81       	ldd	r19, Y+5	; 0x05
    1a58:	22 30       	cpi	r18, 0x02	; 2
    1a5a:	31 05       	cpc	r19, r1
    1a5c:	2c f4       	brge	.+10     	; 0x1a68 <GPIO_writePin+0x4e>
    1a5e:	8c 81       	ldd	r24, Y+4	; 0x04
    1a60:	9d 81       	ldd	r25, Y+5	; 0x05
    1a62:	00 97       	sbiw	r24, 0x00	; 0
    1a64:	71 f0       	breq	.+28     	; 0x1a82 <GPIO_writePin+0x68>
    1a66:	bc c0       	rjmp	.+376    	; 0x1be0 <GPIO_writePin+0x1c6>
    1a68:	2c 81       	ldd	r18, Y+4	; 0x04
    1a6a:	3d 81       	ldd	r19, Y+5	; 0x05
    1a6c:	22 30       	cpi	r18, 0x02	; 2
    1a6e:	31 05       	cpc	r19, r1
    1a70:	09 f4       	brne	.+2      	; 0x1a74 <GPIO_writePin+0x5a>
    1a72:	5f c0       	rjmp	.+190    	; 0x1b32 <GPIO_writePin+0x118>
    1a74:	8c 81       	ldd	r24, Y+4	; 0x04
    1a76:	9d 81       	ldd	r25, Y+5	; 0x05
    1a78:	83 30       	cpi	r24, 0x03	; 3
    1a7a:	91 05       	cpc	r25, r1
    1a7c:	09 f4       	brne	.+2      	; 0x1a80 <GPIO_writePin+0x66>
    1a7e:	85 c0       	rjmp	.+266    	; 0x1b8a <GPIO_writePin+0x170>
    1a80:	af c0       	rjmp	.+350    	; 0x1be0 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1a82:	8b 81       	ldd	r24, Y+3	; 0x03
    1a84:	81 30       	cpi	r24, 0x01	; 1
    1a86:	a1 f4       	brne	.+40     	; 0x1ab0 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1a88:	ab e3       	ldi	r26, 0x3B	; 59
    1a8a:	b0 e0       	ldi	r27, 0x00	; 0
    1a8c:	eb e3       	ldi	r30, 0x3B	; 59
    1a8e:	f0 e0       	ldi	r31, 0x00	; 0
    1a90:	80 81       	ld	r24, Z
    1a92:	48 2f       	mov	r20, r24
    1a94:	8a 81       	ldd	r24, Y+2	; 0x02
    1a96:	28 2f       	mov	r18, r24
    1a98:	30 e0       	ldi	r19, 0x00	; 0
    1a9a:	81 e0       	ldi	r24, 0x01	; 1
    1a9c:	90 e0       	ldi	r25, 0x00	; 0
    1a9e:	02 2e       	mov	r0, r18
    1aa0:	02 c0       	rjmp	.+4      	; 0x1aa6 <GPIO_writePin+0x8c>
    1aa2:	88 0f       	add	r24, r24
    1aa4:	99 1f       	adc	r25, r25
    1aa6:	0a 94       	dec	r0
    1aa8:	e2 f7       	brpl	.-8      	; 0x1aa2 <GPIO_writePin+0x88>
    1aaa:	84 2b       	or	r24, r20
    1aac:	8c 93       	st	X, r24
    1aae:	98 c0       	rjmp	.+304    	; 0x1be0 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1ab0:	ab e3       	ldi	r26, 0x3B	; 59
    1ab2:	b0 e0       	ldi	r27, 0x00	; 0
    1ab4:	eb e3       	ldi	r30, 0x3B	; 59
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	80 81       	ld	r24, Z
    1aba:	48 2f       	mov	r20, r24
    1abc:	8a 81       	ldd	r24, Y+2	; 0x02
    1abe:	28 2f       	mov	r18, r24
    1ac0:	30 e0       	ldi	r19, 0x00	; 0
    1ac2:	81 e0       	ldi	r24, 0x01	; 1
    1ac4:	90 e0       	ldi	r25, 0x00	; 0
    1ac6:	02 2e       	mov	r0, r18
    1ac8:	02 c0       	rjmp	.+4      	; 0x1ace <GPIO_writePin+0xb4>
    1aca:	88 0f       	add	r24, r24
    1acc:	99 1f       	adc	r25, r25
    1ace:	0a 94       	dec	r0
    1ad0:	e2 f7       	brpl	.-8      	; 0x1aca <GPIO_writePin+0xb0>
    1ad2:	80 95       	com	r24
    1ad4:	84 23       	and	r24, r20
    1ad6:	8c 93       	st	X, r24
    1ad8:	83 c0       	rjmp	.+262    	; 0x1be0 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1ada:	8b 81       	ldd	r24, Y+3	; 0x03
    1adc:	81 30       	cpi	r24, 0x01	; 1
    1ade:	a1 f4       	brne	.+40     	; 0x1b08 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1ae0:	a8 e3       	ldi	r26, 0x38	; 56
    1ae2:	b0 e0       	ldi	r27, 0x00	; 0
    1ae4:	e8 e3       	ldi	r30, 0x38	; 56
    1ae6:	f0 e0       	ldi	r31, 0x00	; 0
    1ae8:	80 81       	ld	r24, Z
    1aea:	48 2f       	mov	r20, r24
    1aec:	8a 81       	ldd	r24, Y+2	; 0x02
    1aee:	28 2f       	mov	r18, r24
    1af0:	30 e0       	ldi	r19, 0x00	; 0
    1af2:	81 e0       	ldi	r24, 0x01	; 1
    1af4:	90 e0       	ldi	r25, 0x00	; 0
    1af6:	02 2e       	mov	r0, r18
    1af8:	02 c0       	rjmp	.+4      	; 0x1afe <GPIO_writePin+0xe4>
    1afa:	88 0f       	add	r24, r24
    1afc:	99 1f       	adc	r25, r25
    1afe:	0a 94       	dec	r0
    1b00:	e2 f7       	brpl	.-8      	; 0x1afa <GPIO_writePin+0xe0>
    1b02:	84 2b       	or	r24, r20
    1b04:	8c 93       	st	X, r24
    1b06:	6c c0       	rjmp	.+216    	; 0x1be0 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1b08:	a8 e3       	ldi	r26, 0x38	; 56
    1b0a:	b0 e0       	ldi	r27, 0x00	; 0
    1b0c:	e8 e3       	ldi	r30, 0x38	; 56
    1b0e:	f0 e0       	ldi	r31, 0x00	; 0
    1b10:	80 81       	ld	r24, Z
    1b12:	48 2f       	mov	r20, r24
    1b14:	8a 81       	ldd	r24, Y+2	; 0x02
    1b16:	28 2f       	mov	r18, r24
    1b18:	30 e0       	ldi	r19, 0x00	; 0
    1b1a:	81 e0       	ldi	r24, 0x01	; 1
    1b1c:	90 e0       	ldi	r25, 0x00	; 0
    1b1e:	02 2e       	mov	r0, r18
    1b20:	02 c0       	rjmp	.+4      	; 0x1b26 <GPIO_writePin+0x10c>
    1b22:	88 0f       	add	r24, r24
    1b24:	99 1f       	adc	r25, r25
    1b26:	0a 94       	dec	r0
    1b28:	e2 f7       	brpl	.-8      	; 0x1b22 <GPIO_writePin+0x108>
    1b2a:	80 95       	com	r24
    1b2c:	84 23       	and	r24, r20
    1b2e:	8c 93       	st	X, r24
    1b30:	57 c0       	rjmp	.+174    	; 0x1be0 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1b32:	8b 81       	ldd	r24, Y+3	; 0x03
    1b34:	81 30       	cpi	r24, 0x01	; 1
    1b36:	a1 f4       	brne	.+40     	; 0x1b60 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1b38:	a5 e3       	ldi	r26, 0x35	; 53
    1b3a:	b0 e0       	ldi	r27, 0x00	; 0
    1b3c:	e5 e3       	ldi	r30, 0x35	; 53
    1b3e:	f0 e0       	ldi	r31, 0x00	; 0
    1b40:	80 81       	ld	r24, Z
    1b42:	48 2f       	mov	r20, r24
    1b44:	8a 81       	ldd	r24, Y+2	; 0x02
    1b46:	28 2f       	mov	r18, r24
    1b48:	30 e0       	ldi	r19, 0x00	; 0
    1b4a:	81 e0       	ldi	r24, 0x01	; 1
    1b4c:	90 e0       	ldi	r25, 0x00	; 0
    1b4e:	02 2e       	mov	r0, r18
    1b50:	02 c0       	rjmp	.+4      	; 0x1b56 <GPIO_writePin+0x13c>
    1b52:	88 0f       	add	r24, r24
    1b54:	99 1f       	adc	r25, r25
    1b56:	0a 94       	dec	r0
    1b58:	e2 f7       	brpl	.-8      	; 0x1b52 <GPIO_writePin+0x138>
    1b5a:	84 2b       	or	r24, r20
    1b5c:	8c 93       	st	X, r24
    1b5e:	40 c0       	rjmp	.+128    	; 0x1be0 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1b60:	a5 e3       	ldi	r26, 0x35	; 53
    1b62:	b0 e0       	ldi	r27, 0x00	; 0
    1b64:	e5 e3       	ldi	r30, 0x35	; 53
    1b66:	f0 e0       	ldi	r31, 0x00	; 0
    1b68:	80 81       	ld	r24, Z
    1b6a:	48 2f       	mov	r20, r24
    1b6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b6e:	28 2f       	mov	r18, r24
    1b70:	30 e0       	ldi	r19, 0x00	; 0
    1b72:	81 e0       	ldi	r24, 0x01	; 1
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	02 2e       	mov	r0, r18
    1b78:	02 c0       	rjmp	.+4      	; 0x1b7e <GPIO_writePin+0x164>
    1b7a:	88 0f       	add	r24, r24
    1b7c:	99 1f       	adc	r25, r25
    1b7e:	0a 94       	dec	r0
    1b80:	e2 f7       	brpl	.-8      	; 0x1b7a <GPIO_writePin+0x160>
    1b82:	80 95       	com	r24
    1b84:	84 23       	and	r24, r20
    1b86:	8c 93       	st	X, r24
    1b88:	2b c0       	rjmp	.+86     	; 0x1be0 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1b8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b8c:	81 30       	cpi	r24, 0x01	; 1
    1b8e:	a1 f4       	brne	.+40     	; 0x1bb8 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1b90:	a2 e3       	ldi	r26, 0x32	; 50
    1b92:	b0 e0       	ldi	r27, 0x00	; 0
    1b94:	e2 e3       	ldi	r30, 0x32	; 50
    1b96:	f0 e0       	ldi	r31, 0x00	; 0
    1b98:	80 81       	ld	r24, Z
    1b9a:	48 2f       	mov	r20, r24
    1b9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b9e:	28 2f       	mov	r18, r24
    1ba0:	30 e0       	ldi	r19, 0x00	; 0
    1ba2:	81 e0       	ldi	r24, 0x01	; 1
    1ba4:	90 e0       	ldi	r25, 0x00	; 0
    1ba6:	02 2e       	mov	r0, r18
    1ba8:	02 c0       	rjmp	.+4      	; 0x1bae <GPIO_writePin+0x194>
    1baa:	88 0f       	add	r24, r24
    1bac:	99 1f       	adc	r25, r25
    1bae:	0a 94       	dec	r0
    1bb0:	e2 f7       	brpl	.-8      	; 0x1baa <GPIO_writePin+0x190>
    1bb2:	84 2b       	or	r24, r20
    1bb4:	8c 93       	st	X, r24
    1bb6:	14 c0       	rjmp	.+40     	; 0x1be0 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1bb8:	a2 e3       	ldi	r26, 0x32	; 50
    1bba:	b0 e0       	ldi	r27, 0x00	; 0
    1bbc:	e2 e3       	ldi	r30, 0x32	; 50
    1bbe:	f0 e0       	ldi	r31, 0x00	; 0
    1bc0:	80 81       	ld	r24, Z
    1bc2:	48 2f       	mov	r20, r24
    1bc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc6:	28 2f       	mov	r18, r24
    1bc8:	30 e0       	ldi	r19, 0x00	; 0
    1bca:	81 e0       	ldi	r24, 0x01	; 1
    1bcc:	90 e0       	ldi	r25, 0x00	; 0
    1bce:	02 2e       	mov	r0, r18
    1bd0:	02 c0       	rjmp	.+4      	; 0x1bd6 <GPIO_writePin+0x1bc>
    1bd2:	88 0f       	add	r24, r24
    1bd4:	99 1f       	adc	r25, r25
    1bd6:	0a 94       	dec	r0
    1bd8:	e2 f7       	brpl	.-8      	; 0x1bd2 <GPIO_writePin+0x1b8>
    1bda:	80 95       	com	r24
    1bdc:	84 23       	and	r24, r20
    1bde:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1be0:	0f 90       	pop	r0
    1be2:	0f 90       	pop	r0
    1be4:	0f 90       	pop	r0
    1be6:	0f 90       	pop	r0
    1be8:	0f 90       	pop	r0
    1bea:	cf 91       	pop	r28
    1bec:	df 91       	pop	r29
    1bee:	08 95       	ret

00001bf0 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 ----------------------------------------------------------------------------------------------*/
uint8 GPIO_readPin(uint8 port_num,uint8 pin_num)
{
    1bf0:	df 93       	push	r29
    1bf2:	cf 93       	push	r28
    1bf4:	00 d0       	rcall	.+0      	; 0x1bf6 <GPIO_readPin+0x6>
    1bf6:	00 d0       	rcall	.+0      	; 0x1bf8 <GPIO_readPin+0x8>
    1bf8:	0f 92       	push	r0
    1bfa:	cd b7       	in	r28, 0x3d	; 61
    1bfc:	de b7       	in	r29, 0x3e	; 62
    1bfe:	8a 83       	std	Y+2, r24	; 0x02
    1c00:	6b 83       	std	Y+3, r22	; 0x03
	uint8 a_pin_value = LOGIC_LOW;
    1c02:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((port_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1c04:	8a 81       	ldd	r24, Y+2	; 0x02
    1c06:	88 30       	cpi	r24, 0x08	; 8
    1c08:	08 f0       	brcs	.+2      	; 0x1c0c <GPIO_readPin+0x1c>
    1c0a:	84 c0       	rjmp	.+264    	; 0x1d14 <GPIO_readPin+0x124>
    1c0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c0e:	84 30       	cpi	r24, 0x04	; 4
    1c10:	08 f0       	brcs	.+2      	; 0x1c14 <GPIO_readPin+0x24>
    1c12:	80 c0       	rjmp	.+256    	; 0x1d14 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1c14:	8a 81       	ldd	r24, Y+2	; 0x02
    1c16:	28 2f       	mov	r18, r24
    1c18:	30 e0       	ldi	r19, 0x00	; 0
    1c1a:	3d 83       	std	Y+5, r19	; 0x05
    1c1c:	2c 83       	std	Y+4, r18	; 0x04
    1c1e:	4c 81       	ldd	r20, Y+4	; 0x04
    1c20:	5d 81       	ldd	r21, Y+5	; 0x05
    1c22:	41 30       	cpi	r20, 0x01	; 1
    1c24:	51 05       	cpc	r21, r1
    1c26:	79 f1       	breq	.+94     	; 0x1c86 <GPIO_readPin+0x96>
    1c28:	8c 81       	ldd	r24, Y+4	; 0x04
    1c2a:	9d 81       	ldd	r25, Y+5	; 0x05
    1c2c:	82 30       	cpi	r24, 0x02	; 2
    1c2e:	91 05       	cpc	r25, r1
    1c30:	34 f4       	brge	.+12     	; 0x1c3e <GPIO_readPin+0x4e>
    1c32:	2c 81       	ldd	r18, Y+4	; 0x04
    1c34:	3d 81       	ldd	r19, Y+5	; 0x05
    1c36:	21 15       	cp	r18, r1
    1c38:	31 05       	cpc	r19, r1
    1c3a:	69 f0       	breq	.+26     	; 0x1c56 <GPIO_readPin+0x66>
    1c3c:	6b c0       	rjmp	.+214    	; 0x1d14 <GPIO_readPin+0x124>
    1c3e:	4c 81       	ldd	r20, Y+4	; 0x04
    1c40:	5d 81       	ldd	r21, Y+5	; 0x05
    1c42:	42 30       	cpi	r20, 0x02	; 2
    1c44:	51 05       	cpc	r21, r1
    1c46:	b9 f1       	breq	.+110    	; 0x1cb6 <GPIO_readPin+0xc6>
    1c48:	8c 81       	ldd	r24, Y+4	; 0x04
    1c4a:	9d 81       	ldd	r25, Y+5	; 0x05
    1c4c:	83 30       	cpi	r24, 0x03	; 3
    1c4e:	91 05       	cpc	r25, r1
    1c50:	09 f4       	brne	.+2      	; 0x1c54 <GPIO_readPin+0x64>
    1c52:	49 c0       	rjmp	.+146    	; 0x1ce6 <GPIO_readPin+0xf6>
    1c54:	5f c0       	rjmp	.+190    	; 0x1d14 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1c56:	e9 e3       	ldi	r30, 0x39	; 57
    1c58:	f0 e0       	ldi	r31, 0x00	; 0
    1c5a:	80 81       	ld	r24, Z
    1c5c:	28 2f       	mov	r18, r24
    1c5e:	30 e0       	ldi	r19, 0x00	; 0
    1c60:	8b 81       	ldd	r24, Y+3	; 0x03
    1c62:	88 2f       	mov	r24, r24
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	a9 01       	movw	r20, r18
    1c68:	02 c0       	rjmp	.+4      	; 0x1c6e <GPIO_readPin+0x7e>
    1c6a:	55 95       	asr	r21
    1c6c:	47 95       	ror	r20
    1c6e:	8a 95       	dec	r24
    1c70:	e2 f7       	brpl	.-8      	; 0x1c6a <GPIO_readPin+0x7a>
    1c72:	ca 01       	movw	r24, r20
    1c74:	81 70       	andi	r24, 0x01	; 1
    1c76:	90 70       	andi	r25, 0x00	; 0
    1c78:	88 23       	and	r24, r24
    1c7a:	19 f0       	breq	.+6      	; 0x1c82 <GPIO_readPin+0x92>
			{
				a_pin_value = LOGIC_HIGH;
    1c7c:	81 e0       	ldi	r24, 0x01	; 1
    1c7e:	89 83       	std	Y+1, r24	; 0x01
    1c80:	49 c0       	rjmp	.+146    	; 0x1d14 <GPIO_readPin+0x124>
			}
			else
			{
				a_pin_value = LOGIC_LOW;
    1c82:	19 82       	std	Y+1, r1	; 0x01
    1c84:	47 c0       	rjmp	.+142    	; 0x1d14 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1c86:	e6 e3       	ldi	r30, 0x36	; 54
    1c88:	f0 e0       	ldi	r31, 0x00	; 0
    1c8a:	80 81       	ld	r24, Z
    1c8c:	28 2f       	mov	r18, r24
    1c8e:	30 e0       	ldi	r19, 0x00	; 0
    1c90:	8b 81       	ldd	r24, Y+3	; 0x03
    1c92:	88 2f       	mov	r24, r24
    1c94:	90 e0       	ldi	r25, 0x00	; 0
    1c96:	a9 01       	movw	r20, r18
    1c98:	02 c0       	rjmp	.+4      	; 0x1c9e <GPIO_readPin+0xae>
    1c9a:	55 95       	asr	r21
    1c9c:	47 95       	ror	r20
    1c9e:	8a 95       	dec	r24
    1ca0:	e2 f7       	brpl	.-8      	; 0x1c9a <GPIO_readPin+0xaa>
    1ca2:	ca 01       	movw	r24, r20
    1ca4:	81 70       	andi	r24, 0x01	; 1
    1ca6:	90 70       	andi	r25, 0x00	; 0
    1ca8:	88 23       	and	r24, r24
    1caa:	19 f0       	breq	.+6      	; 0x1cb2 <GPIO_readPin+0xc2>
			{
				a_pin_value = LOGIC_HIGH;
    1cac:	81 e0       	ldi	r24, 0x01	; 1
    1cae:	89 83       	std	Y+1, r24	; 0x01
    1cb0:	31 c0       	rjmp	.+98     	; 0x1d14 <GPIO_readPin+0x124>
			}
			else
			{
				a_pin_value = LOGIC_LOW;
    1cb2:	19 82       	std	Y+1, r1	; 0x01
    1cb4:	2f c0       	rjmp	.+94     	; 0x1d14 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1cb6:	e3 e3       	ldi	r30, 0x33	; 51
    1cb8:	f0 e0       	ldi	r31, 0x00	; 0
    1cba:	80 81       	ld	r24, Z
    1cbc:	28 2f       	mov	r18, r24
    1cbe:	30 e0       	ldi	r19, 0x00	; 0
    1cc0:	8b 81       	ldd	r24, Y+3	; 0x03
    1cc2:	88 2f       	mov	r24, r24
    1cc4:	90 e0       	ldi	r25, 0x00	; 0
    1cc6:	a9 01       	movw	r20, r18
    1cc8:	02 c0       	rjmp	.+4      	; 0x1cce <GPIO_readPin+0xde>
    1cca:	55 95       	asr	r21
    1ccc:	47 95       	ror	r20
    1cce:	8a 95       	dec	r24
    1cd0:	e2 f7       	brpl	.-8      	; 0x1cca <GPIO_readPin+0xda>
    1cd2:	ca 01       	movw	r24, r20
    1cd4:	81 70       	andi	r24, 0x01	; 1
    1cd6:	90 70       	andi	r25, 0x00	; 0
    1cd8:	88 23       	and	r24, r24
    1cda:	19 f0       	breq	.+6      	; 0x1ce2 <GPIO_readPin+0xf2>
			{
				a_pin_value = LOGIC_HIGH;
    1cdc:	81 e0       	ldi	r24, 0x01	; 1
    1cde:	89 83       	std	Y+1, r24	; 0x01
    1ce0:	19 c0       	rjmp	.+50     	; 0x1d14 <GPIO_readPin+0x124>
			}
			else
			{
				a_pin_value = LOGIC_LOW;
    1ce2:	19 82       	std	Y+1, r1	; 0x01
    1ce4:	17 c0       	rjmp	.+46     	; 0x1d14 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1ce6:	e0 e3       	ldi	r30, 0x30	; 48
    1ce8:	f0 e0       	ldi	r31, 0x00	; 0
    1cea:	80 81       	ld	r24, Z
    1cec:	28 2f       	mov	r18, r24
    1cee:	30 e0       	ldi	r19, 0x00	; 0
    1cf0:	8b 81       	ldd	r24, Y+3	; 0x03
    1cf2:	88 2f       	mov	r24, r24
    1cf4:	90 e0       	ldi	r25, 0x00	; 0
    1cf6:	a9 01       	movw	r20, r18
    1cf8:	02 c0       	rjmp	.+4      	; 0x1cfe <GPIO_readPin+0x10e>
    1cfa:	55 95       	asr	r21
    1cfc:	47 95       	ror	r20
    1cfe:	8a 95       	dec	r24
    1d00:	e2 f7       	brpl	.-8      	; 0x1cfa <GPIO_readPin+0x10a>
    1d02:	ca 01       	movw	r24, r20
    1d04:	81 70       	andi	r24, 0x01	; 1
    1d06:	90 70       	andi	r25, 0x00	; 0
    1d08:	88 23       	and	r24, r24
    1d0a:	19 f0       	breq	.+6      	; 0x1d12 <GPIO_readPin+0x122>
			{
				a_pin_value = LOGIC_HIGH;
    1d0c:	81 e0       	ldi	r24, 0x01	; 1
    1d0e:	89 83       	std	Y+1, r24	; 0x01
    1d10:	01 c0       	rjmp	.+2      	; 0x1d14 <GPIO_readPin+0x124>
			}
			else
			{
				a_pin_value = LOGIC_LOW;
    1d12:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return a_pin_value;
    1d14:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d16:	0f 90       	pop	r0
    1d18:	0f 90       	pop	r0
    1d1a:	0f 90       	pop	r0
    1d1c:	0f 90       	pop	r0
    1d1e:	0f 90       	pop	r0
    1d20:	cf 91       	pop	r28
    1d22:	df 91       	pop	r29
    1d24:	08 95       	ret

00001d26 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
------------------------------------------------------------------------------------------------ */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1d26:	df 93       	push	r29
    1d28:	cf 93       	push	r28
    1d2a:	00 d0       	rcall	.+0      	; 0x1d2c <GPIO_setupPortDirection+0x6>
    1d2c:	00 d0       	rcall	.+0      	; 0x1d2e <GPIO_setupPortDirection+0x8>
    1d2e:	cd b7       	in	r28, 0x3d	; 61
    1d30:	de b7       	in	r29, 0x3e	; 62
    1d32:	89 83       	std	Y+1, r24	; 0x01
    1d34:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1d36:	89 81       	ldd	r24, Y+1	; 0x01
    1d38:	84 30       	cpi	r24, 0x04	; 4
    1d3a:	90 f5       	brcc	.+100    	; 0x1da0 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1d3c:	89 81       	ldd	r24, Y+1	; 0x01
    1d3e:	28 2f       	mov	r18, r24
    1d40:	30 e0       	ldi	r19, 0x00	; 0
    1d42:	3c 83       	std	Y+4, r19	; 0x04
    1d44:	2b 83       	std	Y+3, r18	; 0x03
    1d46:	8b 81       	ldd	r24, Y+3	; 0x03
    1d48:	9c 81       	ldd	r25, Y+4	; 0x04
    1d4a:	81 30       	cpi	r24, 0x01	; 1
    1d4c:	91 05       	cpc	r25, r1
    1d4e:	d1 f0       	breq	.+52     	; 0x1d84 <GPIO_setupPortDirection+0x5e>
    1d50:	2b 81       	ldd	r18, Y+3	; 0x03
    1d52:	3c 81       	ldd	r19, Y+4	; 0x04
    1d54:	22 30       	cpi	r18, 0x02	; 2
    1d56:	31 05       	cpc	r19, r1
    1d58:	2c f4       	brge	.+10     	; 0x1d64 <GPIO_setupPortDirection+0x3e>
    1d5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d5c:	9c 81       	ldd	r25, Y+4	; 0x04
    1d5e:	00 97       	sbiw	r24, 0x00	; 0
    1d60:	61 f0       	breq	.+24     	; 0x1d7a <GPIO_setupPortDirection+0x54>
    1d62:	1e c0       	rjmp	.+60     	; 0x1da0 <GPIO_setupPortDirection+0x7a>
    1d64:	2b 81       	ldd	r18, Y+3	; 0x03
    1d66:	3c 81       	ldd	r19, Y+4	; 0x04
    1d68:	22 30       	cpi	r18, 0x02	; 2
    1d6a:	31 05       	cpc	r19, r1
    1d6c:	81 f0       	breq	.+32     	; 0x1d8e <GPIO_setupPortDirection+0x68>
    1d6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d70:	9c 81       	ldd	r25, Y+4	; 0x04
    1d72:	83 30       	cpi	r24, 0x03	; 3
    1d74:	91 05       	cpc	r25, r1
    1d76:	81 f0       	breq	.+32     	; 0x1d98 <GPIO_setupPortDirection+0x72>
    1d78:	13 c0       	rjmp	.+38     	; 0x1da0 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1d7a:	ea e3       	ldi	r30, 0x3A	; 58
    1d7c:	f0 e0       	ldi	r31, 0x00	; 0
    1d7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d80:	80 83       	st	Z, r24
    1d82:	0e c0       	rjmp	.+28     	; 0x1da0 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1d84:	e7 e3       	ldi	r30, 0x37	; 55
    1d86:	f0 e0       	ldi	r31, 0x00	; 0
    1d88:	8a 81       	ldd	r24, Y+2	; 0x02
    1d8a:	80 83       	st	Z, r24
    1d8c:	09 c0       	rjmp	.+18     	; 0x1da0 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1d8e:	e4 e3       	ldi	r30, 0x34	; 52
    1d90:	f0 e0       	ldi	r31, 0x00	; 0
    1d92:	8a 81       	ldd	r24, Y+2	; 0x02
    1d94:	80 83       	st	Z, r24
    1d96:	04 c0       	rjmp	.+8      	; 0x1da0 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1d98:	e1 e3       	ldi	r30, 0x31	; 49
    1d9a:	f0 e0       	ldi	r31, 0x00	; 0
    1d9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d9e:	80 83       	st	Z, r24
			break;
		}
	}
}
    1da0:	0f 90       	pop	r0
    1da2:	0f 90       	pop	r0
    1da4:	0f 90       	pop	r0
    1da6:	0f 90       	pop	r0
    1da8:	cf 91       	pop	r28
    1daa:	df 91       	pop	r29
    1dac:	08 95       	ret

00001dae <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 --------------------------------------------------------------------------------------------------------------*/
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1dae:	df 93       	push	r29
    1db0:	cf 93       	push	r28
    1db2:	00 d0       	rcall	.+0      	; 0x1db4 <GPIO_writePort+0x6>
    1db4:	00 d0       	rcall	.+0      	; 0x1db6 <GPIO_writePort+0x8>
    1db6:	cd b7       	in	r28, 0x3d	; 61
    1db8:	de b7       	in	r29, 0x3e	; 62
    1dba:	89 83       	std	Y+1, r24	; 0x01
    1dbc:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1dbe:	89 81       	ldd	r24, Y+1	; 0x01
    1dc0:	84 30       	cpi	r24, 0x04	; 4
    1dc2:	90 f5       	brcc	.+100    	; 0x1e28 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1dc4:	89 81       	ldd	r24, Y+1	; 0x01
    1dc6:	28 2f       	mov	r18, r24
    1dc8:	30 e0       	ldi	r19, 0x00	; 0
    1dca:	3c 83       	std	Y+4, r19	; 0x04
    1dcc:	2b 83       	std	Y+3, r18	; 0x03
    1dce:	8b 81       	ldd	r24, Y+3	; 0x03
    1dd0:	9c 81       	ldd	r25, Y+4	; 0x04
    1dd2:	81 30       	cpi	r24, 0x01	; 1
    1dd4:	91 05       	cpc	r25, r1
    1dd6:	d1 f0       	breq	.+52     	; 0x1e0c <GPIO_writePort+0x5e>
    1dd8:	2b 81       	ldd	r18, Y+3	; 0x03
    1dda:	3c 81       	ldd	r19, Y+4	; 0x04
    1ddc:	22 30       	cpi	r18, 0x02	; 2
    1dde:	31 05       	cpc	r19, r1
    1de0:	2c f4       	brge	.+10     	; 0x1dec <GPIO_writePort+0x3e>
    1de2:	8b 81       	ldd	r24, Y+3	; 0x03
    1de4:	9c 81       	ldd	r25, Y+4	; 0x04
    1de6:	00 97       	sbiw	r24, 0x00	; 0
    1de8:	61 f0       	breq	.+24     	; 0x1e02 <GPIO_writePort+0x54>
    1dea:	1e c0       	rjmp	.+60     	; 0x1e28 <GPIO_writePort+0x7a>
    1dec:	2b 81       	ldd	r18, Y+3	; 0x03
    1dee:	3c 81       	ldd	r19, Y+4	; 0x04
    1df0:	22 30       	cpi	r18, 0x02	; 2
    1df2:	31 05       	cpc	r19, r1
    1df4:	81 f0       	breq	.+32     	; 0x1e16 <GPIO_writePort+0x68>
    1df6:	8b 81       	ldd	r24, Y+3	; 0x03
    1df8:	9c 81       	ldd	r25, Y+4	; 0x04
    1dfa:	83 30       	cpi	r24, 0x03	; 3
    1dfc:	91 05       	cpc	r25, r1
    1dfe:	81 f0       	breq	.+32     	; 0x1e20 <GPIO_writePort+0x72>
    1e00:	13 c0       	rjmp	.+38     	; 0x1e28 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1e02:	eb e3       	ldi	r30, 0x3B	; 59
    1e04:	f0 e0       	ldi	r31, 0x00	; 0
    1e06:	8a 81       	ldd	r24, Y+2	; 0x02
    1e08:	80 83       	st	Z, r24
    1e0a:	0e c0       	rjmp	.+28     	; 0x1e28 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1e0c:	e8 e3       	ldi	r30, 0x38	; 56
    1e0e:	f0 e0       	ldi	r31, 0x00	; 0
    1e10:	8a 81       	ldd	r24, Y+2	; 0x02
    1e12:	80 83       	st	Z, r24
    1e14:	09 c0       	rjmp	.+18     	; 0x1e28 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1e16:	e5 e3       	ldi	r30, 0x35	; 53
    1e18:	f0 e0       	ldi	r31, 0x00	; 0
    1e1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e1c:	80 83       	st	Z, r24
    1e1e:	04 c0       	rjmp	.+8      	; 0x1e28 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1e20:	e2 e3       	ldi	r30, 0x32	; 50
    1e22:	f0 e0       	ldi	r31, 0x00	; 0
    1e24:	8a 81       	ldd	r24, Y+2	; 0x02
    1e26:	80 83       	st	Z, r24
			break;
		}
	}
}
    1e28:	0f 90       	pop	r0
    1e2a:	0f 90       	pop	r0
    1e2c:	0f 90       	pop	r0
    1e2e:	0f 90       	pop	r0
    1e30:	cf 91       	pop	r28
    1e32:	df 91       	pop	r29
    1e34:	08 95       	ret

00001e36 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 --------------------------------------------------------------------------------------*/
uint8 GPIO_readPort(uint8 port_num)
{
    1e36:	df 93       	push	r29
    1e38:	cf 93       	push	r28
    1e3a:	00 d0       	rcall	.+0      	; 0x1e3c <GPIO_readPort+0x6>
    1e3c:	00 d0       	rcall	.+0      	; 0x1e3e <GPIO_readPort+0x8>
    1e3e:	cd b7       	in	r28, 0x3d	; 61
    1e40:	de b7       	in	r29, 0x3e	; 62
    1e42:	8a 83       	std	Y+2, r24	; 0x02
	uint8 a_value = LOGIC_LOW;
    1e44:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1e46:	8a 81       	ldd	r24, Y+2	; 0x02
    1e48:	84 30       	cpi	r24, 0x04	; 4
    1e4a:	90 f5       	brcc	.+100    	; 0x1eb0 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port a_value as required */
		switch(port_num)
    1e4c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e4e:	28 2f       	mov	r18, r24
    1e50:	30 e0       	ldi	r19, 0x00	; 0
    1e52:	3c 83       	std	Y+4, r19	; 0x04
    1e54:	2b 83       	std	Y+3, r18	; 0x03
    1e56:	8b 81       	ldd	r24, Y+3	; 0x03
    1e58:	9c 81       	ldd	r25, Y+4	; 0x04
    1e5a:	81 30       	cpi	r24, 0x01	; 1
    1e5c:	91 05       	cpc	r25, r1
    1e5e:	d1 f0       	breq	.+52     	; 0x1e94 <GPIO_readPort+0x5e>
    1e60:	2b 81       	ldd	r18, Y+3	; 0x03
    1e62:	3c 81       	ldd	r19, Y+4	; 0x04
    1e64:	22 30       	cpi	r18, 0x02	; 2
    1e66:	31 05       	cpc	r19, r1
    1e68:	2c f4       	brge	.+10     	; 0x1e74 <GPIO_readPort+0x3e>
    1e6a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e6c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e6e:	00 97       	sbiw	r24, 0x00	; 0
    1e70:	61 f0       	breq	.+24     	; 0x1e8a <GPIO_readPort+0x54>
    1e72:	1e c0       	rjmp	.+60     	; 0x1eb0 <GPIO_readPort+0x7a>
    1e74:	2b 81       	ldd	r18, Y+3	; 0x03
    1e76:	3c 81       	ldd	r19, Y+4	; 0x04
    1e78:	22 30       	cpi	r18, 0x02	; 2
    1e7a:	31 05       	cpc	r19, r1
    1e7c:	81 f0       	breq	.+32     	; 0x1e9e <GPIO_readPort+0x68>
    1e7e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e80:	9c 81       	ldd	r25, Y+4	; 0x04
    1e82:	83 30       	cpi	r24, 0x03	; 3
    1e84:	91 05       	cpc	r25, r1
    1e86:	81 f0       	breq	.+32     	; 0x1ea8 <GPIO_readPort+0x72>
    1e88:	13 c0       	rjmp	.+38     	; 0x1eb0 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			a_value = PINA;
    1e8a:	e9 e3       	ldi	r30, 0x39	; 57
    1e8c:	f0 e0       	ldi	r31, 0x00	; 0
    1e8e:	80 81       	ld	r24, Z
    1e90:	89 83       	std	Y+1, r24	; 0x01
    1e92:	0e c0       	rjmp	.+28     	; 0x1eb0 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			a_value = PINB;
    1e94:	e6 e3       	ldi	r30, 0x36	; 54
    1e96:	f0 e0       	ldi	r31, 0x00	; 0
    1e98:	80 81       	ld	r24, Z
    1e9a:	89 83       	std	Y+1, r24	; 0x01
    1e9c:	09 c0       	rjmp	.+18     	; 0x1eb0 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			a_value = PINC;
    1e9e:	e3 e3       	ldi	r30, 0x33	; 51
    1ea0:	f0 e0       	ldi	r31, 0x00	; 0
    1ea2:	80 81       	ld	r24, Z
    1ea4:	89 83       	std	Y+1, r24	; 0x01
    1ea6:	04 c0       	rjmp	.+8      	; 0x1eb0 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			a_value = PIND;
    1ea8:	e0 e3       	ldi	r30, 0x30	; 48
    1eaa:	f0 e0       	ldi	r31, 0x00	; 0
    1eac:	80 81       	ld	r24, Z
    1eae:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return a_value;
    1eb0:	89 81       	ldd	r24, Y+1	; 0x01
}
    1eb2:	0f 90       	pop	r0
    1eb4:	0f 90       	pop	r0
    1eb6:	0f 90       	pop	r0
    1eb8:	0f 90       	pop	r0
    1eba:	cf 91       	pop	r28
    1ebc:	df 91       	pop	r29
    1ebe:	08 95       	ret

00001ec0 <EEPROM_init>:
 ----------------------------------------------------------------------------------*/
#include "../../MCAL/TWI/twi.h"
#include "eeprom.h"

void EEPROM_init(void)
{
    1ec0:	df 93       	push	r29
    1ec2:	cf 93       	push	r28
    1ec4:	00 d0       	rcall	.+0      	; 0x1ec6 <EEPROM_init+0x6>
    1ec6:	cd b7       	in	r28, 0x3d	; 61
    1ec8:	de b7       	in	r29, 0x3e	; 62
	/* Initialize the TWI/I2C Driver */
	TWI_configType config_Ptr;
	config_Ptr.bitRate = _400KB_BIT_RATE;
    1eca:	82 e0       	ldi	r24, 0x02	; 2
    1ecc:	89 83       	std	Y+1, r24	; 0x01
	config_Ptr.deviceAddress = 0x01;
    1ece:	81 e0       	ldi	r24, 0x01	; 1
    1ed0:	8a 83       	std	Y+2, r24	; 0x02
	TWI_init(&config_Ptr);
    1ed2:	ce 01       	movw	r24, r28
    1ed4:	01 96       	adiw	r24, 0x01	; 1
    1ed6:	0e 94 91 06 	call	0xd22	; 0xd22 <TWI_init>
}
    1eda:	0f 90       	pop	r0
    1edc:	0f 90       	pop	r0
    1ede:	cf 91       	pop	r28
    1ee0:	df 91       	pop	r29
    1ee2:	08 95       	ret

00001ee4 <EEPROM_writeByte>:

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    1ee4:	df 93       	push	r29
    1ee6:	cf 93       	push	r28
    1ee8:	00 d0       	rcall	.+0      	; 0x1eea <EEPROM_writeByte+0x6>
    1eea:	00 d0       	rcall	.+0      	; 0x1eec <EEPROM_writeByte+0x8>
    1eec:	cd b7       	in	r28, 0x3d	; 61
    1eee:	de b7       	in	r29, 0x3e	; 62
    1ef0:	9a 83       	std	Y+2, r25	; 0x02
    1ef2:	89 83       	std	Y+1, r24	; 0x01
    1ef4:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1ef6:	0e 94 b0 06 	call	0xd60	; 0xd60 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1efa:	0e 94 08 07 	call	0xe10	; 0xe10 <TWI_getStatus>
    1efe:	88 30       	cpi	r24, 0x08	; 8
    1f00:	11 f0       	breq	.+4      	; 0x1f06 <EEPROM_writeByte+0x22>
        return ERROR;
    1f02:	1c 82       	std	Y+4, r1	; 0x04
    1f04:	28 c0       	rjmp	.+80     	; 0x1f56 <EEPROM_writeByte+0x72>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    1f06:	89 81       	ldd	r24, Y+1	; 0x01
    1f08:	9a 81       	ldd	r25, Y+2	; 0x02
    1f0a:	80 70       	andi	r24, 0x00	; 0
    1f0c:	97 70       	andi	r25, 0x07	; 7
    1f0e:	88 0f       	add	r24, r24
    1f10:	89 2f       	mov	r24, r25
    1f12:	88 1f       	adc	r24, r24
    1f14:	99 0b       	sbc	r25, r25
    1f16:	91 95       	neg	r25
    1f18:	80 6a       	ori	r24, 0xA0	; 160
    1f1a:	0e 94 cb 06 	call	0xd96	; 0xd96 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1f1e:	0e 94 08 07 	call	0xe10	; 0xe10 <TWI_getStatus>
    1f22:	88 31       	cpi	r24, 0x18	; 24
    1f24:	11 f0       	breq	.+4      	; 0x1f2a <EEPROM_writeByte+0x46>
        return ERROR;
    1f26:	1c 82       	std	Y+4, r1	; 0x04
    1f28:	16 c0       	rjmp	.+44     	; 0x1f56 <EEPROM_writeByte+0x72>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1f2a:	89 81       	ldd	r24, Y+1	; 0x01
    1f2c:	0e 94 cb 06 	call	0xd96	; 0xd96 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1f30:	0e 94 08 07 	call	0xe10	; 0xe10 <TWI_getStatus>
    1f34:	88 32       	cpi	r24, 0x28	; 40
    1f36:	11 f0       	breq	.+4      	; 0x1f3c <EEPROM_writeByte+0x58>
        return ERROR;
    1f38:	1c 82       	std	Y+4, r1	; 0x04
    1f3a:	0d c0       	rjmp	.+26     	; 0x1f56 <EEPROM_writeByte+0x72>

    /* write byte to eeprom */
    TWI_writeByte(u8data);
    1f3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f3e:	0e 94 cb 06 	call	0xd96	; 0xd96 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1f42:	0e 94 08 07 	call	0xe10	; 0xe10 <TWI_getStatus>
    1f46:	88 32       	cpi	r24, 0x28	; 40
    1f48:	11 f0       	breq	.+4      	; 0x1f4e <EEPROM_writeByte+0x6a>
        return ERROR;
    1f4a:	1c 82       	std	Y+4, r1	; 0x04
    1f4c:	04 c0       	rjmp	.+8      	; 0x1f56 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    1f4e:	0e 94 c0 06 	call	0xd80	; 0xd80 <TWI_stop>

    return SUCCESS;
    1f52:	81 e0       	ldi	r24, 0x01	; 1
    1f54:	8c 83       	std	Y+4, r24	; 0x04
    1f56:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1f58:	0f 90       	pop	r0
    1f5a:	0f 90       	pop	r0
    1f5c:	0f 90       	pop	r0
    1f5e:	0f 90       	pop	r0
    1f60:	cf 91       	pop	r28
    1f62:	df 91       	pop	r29
    1f64:	08 95       	ret

00001f66 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    1f66:	df 93       	push	r29
    1f68:	cf 93       	push	r28
    1f6a:	00 d0       	rcall	.+0      	; 0x1f6c <EEPROM_readByte+0x6>
    1f6c:	00 d0       	rcall	.+0      	; 0x1f6e <EEPROM_readByte+0x8>
    1f6e:	0f 92       	push	r0
    1f70:	cd b7       	in	r28, 0x3d	; 61
    1f72:	de b7       	in	r29, 0x3e	; 62
    1f74:	9a 83       	std	Y+2, r25	; 0x02
    1f76:	89 83       	std	Y+1, r24	; 0x01
    1f78:	7c 83       	std	Y+4, r23	; 0x04
    1f7a:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1f7c:	0e 94 b0 06 	call	0xd60	; 0xd60 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1f80:	0e 94 08 07 	call	0xe10	; 0xe10 <TWI_getStatus>
    1f84:	88 30       	cpi	r24, 0x08	; 8
    1f86:	11 f0       	breq	.+4      	; 0x1f8c <EEPROM_readByte+0x26>
        return ERROR;
    1f88:	1d 82       	std	Y+5, r1	; 0x05
    1f8a:	44 c0       	rjmp	.+136    	; 0x2014 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1f8c:	89 81       	ldd	r24, Y+1	; 0x01
    1f8e:	9a 81       	ldd	r25, Y+2	; 0x02
    1f90:	80 70       	andi	r24, 0x00	; 0
    1f92:	97 70       	andi	r25, 0x07	; 7
    1f94:	88 0f       	add	r24, r24
    1f96:	89 2f       	mov	r24, r25
    1f98:	88 1f       	adc	r24, r24
    1f9a:	99 0b       	sbc	r25, r25
    1f9c:	91 95       	neg	r25
    1f9e:	80 6a       	ori	r24, 0xA0	; 160
    1fa0:	0e 94 cb 06 	call	0xd96	; 0xd96 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1fa4:	0e 94 08 07 	call	0xe10	; 0xe10 <TWI_getStatus>
    1fa8:	88 31       	cpi	r24, 0x18	; 24
    1faa:	11 f0       	breq	.+4      	; 0x1fb0 <EEPROM_readByte+0x4a>
        return ERROR;
    1fac:	1d 82       	std	Y+5, r1	; 0x05
    1fae:	32 c0       	rjmp	.+100    	; 0x2014 <EEPROM_readByte+0xae>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1fb0:	89 81       	ldd	r24, Y+1	; 0x01
    1fb2:	0e 94 cb 06 	call	0xd96	; 0xd96 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1fb6:	0e 94 08 07 	call	0xe10	; 0xe10 <TWI_getStatus>
    1fba:	88 32       	cpi	r24, 0x28	; 40
    1fbc:	11 f0       	breq	.+4      	; 0x1fc2 <EEPROM_readByte+0x5c>
        return ERROR;
    1fbe:	1d 82       	std	Y+5, r1	; 0x05
    1fc0:	29 c0       	rjmp	.+82     	; 0x2014 <EEPROM_readByte+0xae>

    /* Send the Repeated Start Bit */
    TWI_start();
    1fc2:	0e 94 b0 06 	call	0xd60	; 0xd60 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    1fc6:	0e 94 08 07 	call	0xe10	; 0xe10 <TWI_getStatus>
    1fca:	80 31       	cpi	r24, 0x10	; 16
    1fcc:	11 f0       	breq	.+4      	; 0x1fd2 <EEPROM_readByte+0x6c>
        return ERROR;
    1fce:	1d 82       	std	Y+5, r1	; 0x05
    1fd0:	21 c0       	rjmp	.+66     	; 0x2014 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    1fd2:	89 81       	ldd	r24, Y+1	; 0x01
    1fd4:	9a 81       	ldd	r25, Y+2	; 0x02
    1fd6:	80 70       	andi	r24, 0x00	; 0
    1fd8:	97 70       	andi	r25, 0x07	; 7
    1fda:	88 0f       	add	r24, r24
    1fdc:	89 2f       	mov	r24, r25
    1fde:	88 1f       	adc	r24, r24
    1fe0:	99 0b       	sbc	r25, r25
    1fe2:	91 95       	neg	r25
    1fe4:	81 6a       	ori	r24, 0xA1	; 161
    1fe6:	0e 94 cb 06 	call	0xd96	; 0xd96 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    1fea:	0e 94 08 07 	call	0xe10	; 0xe10 <TWI_getStatus>
    1fee:	80 34       	cpi	r24, 0x40	; 64
    1ff0:	11 f0       	breq	.+4      	; 0x1ff6 <EEPROM_readByte+0x90>
        return ERROR;
    1ff2:	1d 82       	std	Y+5, r1	; 0x05
    1ff4:	0f c0       	rjmp	.+30     	; 0x2014 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    1ff6:	0e 94 f5 06 	call	0xdea	; 0xdea <TWI_readByteWithNACK>
    1ffa:	eb 81       	ldd	r30, Y+3	; 0x03
    1ffc:	fc 81       	ldd	r31, Y+4	; 0x04
    1ffe:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    2000:	0e 94 08 07 	call	0xe10	; 0xe10 <TWI_getStatus>
    2004:	88 35       	cpi	r24, 0x58	; 88
    2006:	11 f0       	breq	.+4      	; 0x200c <EEPROM_readByte+0xa6>
        return ERROR;
    2008:	1d 82       	std	Y+5, r1	; 0x05
    200a:	04 c0       	rjmp	.+8      	; 0x2014 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    200c:	0e 94 c0 06 	call	0xd80	; 0xd80 <TWI_stop>

    return SUCCESS;
    2010:	81 e0       	ldi	r24, 0x01	; 1
    2012:	8d 83       	std	Y+5, r24	; 0x05
    2014:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2016:	0f 90       	pop	r0
    2018:	0f 90       	pop	r0
    201a:	0f 90       	pop	r0
    201c:	0f 90       	pop	r0
    201e:	0f 90       	pop	r0
    2020:	cf 91       	pop	r28
    2022:	df 91       	pop	r29
    2024:	08 95       	ret

00002026 <MOTOR_init>:

/*********************************************************************
 * 						Static Functions' Prototypes
 *********************************************************************/
void MOTOR_init()
{
    2026:	df 93       	push	r29
    2028:	cf 93       	push	r28
    202a:	cd b7       	in	r28, 0x3d	; 61
    202c:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(MOTOR_PORT_ID, MOTOR_CW_PIN_ID, PIN_OUTPUT);
    202e:	80 e0       	ldi	r24, 0x00	; 0
    2030:	60 e0       	ldi	r22, 0x00	; 0
    2032:	41 e0       	ldi	r20, 0x01	; 1
    2034:	0e 94 22 0c 	call	0x1844	; 0x1844 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(MOTOR_PORT_ID, MOTOR_A_CW_PIN_ID, PIN_OUTPUT);
    2038:	80 e0       	ldi	r24, 0x00	; 0
    203a:	61 e0       	ldi	r22, 0x01	; 1
    203c:	41 e0       	ldi	r20, 0x01	; 1
    203e:	0e 94 22 0c 	call	0x1844	; 0x1844 <GPIO_setupPinDirection>
	MOTOR_stop();
    2042:	0e 94 57 10 	call	0x20ae	; 0x20ae <MOTOR_stop>
}
    2046:	cf 91       	pop	r28
    2048:	df 91       	pop	r29
    204a:	08 95       	ret

0000204c <MOTOR_rotate>:

void MOTOR_rotate(uint8 a_direction)
{
    204c:	df 93       	push	r29
    204e:	cf 93       	push	r28
    2050:	00 d0       	rcall	.+0      	; 0x2052 <MOTOR_rotate+0x6>
    2052:	0f 92       	push	r0
    2054:	cd b7       	in	r28, 0x3d	; 61
    2056:	de b7       	in	r29, 0x3e	; 62
    2058:	89 83       	std	Y+1, r24	; 0x01
	switch(a_direction)
    205a:	89 81       	ldd	r24, Y+1	; 0x01
    205c:	28 2f       	mov	r18, r24
    205e:	30 e0       	ldi	r19, 0x00	; 0
    2060:	3b 83       	std	Y+3, r19	; 0x03
    2062:	2a 83       	std	Y+2, r18	; 0x02
    2064:	8a 81       	ldd	r24, Y+2	; 0x02
    2066:	9b 81       	ldd	r25, Y+3	; 0x03
    2068:	00 97       	sbiw	r24, 0x00	; 0
    206a:	31 f0       	breq	.+12     	; 0x2078 <MOTOR_rotate+0x2c>
    206c:	2a 81       	ldd	r18, Y+2	; 0x02
    206e:	3b 81       	ldd	r19, Y+3	; 0x03
    2070:	21 30       	cpi	r18, 0x01	; 1
    2072:	31 05       	cpc	r19, r1
    2074:	61 f0       	breq	.+24     	; 0x208e <MOTOR_rotate+0x42>
    2076:	15 c0       	rjmp	.+42     	; 0x20a2 <MOTOR_rotate+0x56>
	{
	case ROTATE_A_CW:
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_A_CW_PIN_ID, LOGIC_HIGH);
    2078:	80 e0       	ldi	r24, 0x00	; 0
    207a:	61 e0       	ldi	r22, 0x01	; 1
    207c:	41 e0       	ldi	r20, 0x01	; 1
    207e:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID,MOTOR_CW_PIN_ID,LOGIC_LOW);
    2082:	80 e0       	ldi	r24, 0x00	; 0
    2084:	60 e0       	ldi	r22, 0x00	; 0
    2086:	40 e0       	ldi	r20, 0x00	; 0
    2088:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <GPIO_writePin>
    208c:	0a c0       	rjmp	.+20     	; 0x20a2 <MOTOR_rotate+0x56>
		break;
	case ROTATE_CW:
		GPIO_writePin(MOTOR_PORT_ID,MOTOR_CW_PIN_ID,LOGIC_HIGH);
    208e:	80 e0       	ldi	r24, 0x00	; 0
    2090:	60 e0       	ldi	r22, 0x00	; 0
    2092:	41 e0       	ldi	r20, 0x01	; 1
    2094:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID,MOTOR_A_CW_PIN_ID,LOGIC_LOW);
    2098:	80 e0       	ldi	r24, 0x00	; 0
    209a:	61 e0       	ldi	r22, 0x01	; 1
    209c:	40 e0       	ldi	r20, 0x00	; 0
    209e:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <GPIO_writePin>
		break;
	}
}
    20a2:	0f 90       	pop	r0
    20a4:	0f 90       	pop	r0
    20a6:	0f 90       	pop	r0
    20a8:	cf 91       	pop	r28
    20aa:	df 91       	pop	r29
    20ac:	08 95       	ret

000020ae <MOTOR_stop>:

void MOTOR_stop(void)
{
    20ae:	df 93       	push	r29
    20b0:	cf 93       	push	r28
    20b2:	cd b7       	in	r28, 0x3d	; 61
    20b4:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(MOTOR_PORT_ID,MOTOR_A_CW_PIN_ID,LOGIC_LOW);
    20b6:	80 e0       	ldi	r24, 0x00	; 0
    20b8:	61 e0       	ldi	r22, 0x01	; 1
    20ba:	40 e0       	ldi	r20, 0x00	; 0
    20bc:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <GPIO_writePin>
	GPIO_writePin(MOTOR_PORT_ID, MOTOR_CW_PIN_ID, LOGIC_LOW);
    20c0:	80 e0       	ldi	r24, 0x00	; 0
    20c2:	60 e0       	ldi	r22, 0x00	; 0
    20c4:	40 e0       	ldi	r20, 0x00	; 0
    20c6:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <GPIO_writePin>
}
    20ca:	cf 91       	pop	r28
    20cc:	df 91       	pop	r29
    20ce:	08 95       	ret

000020d0 <BUZZER_init>:
#include "buzzer.h"

#include "../../LIBRARIES/Std_types.h"

void BUZZER_init(void)
{
    20d0:	df 93       	push	r29
    20d2:	cf 93       	push	r28
    20d4:	cd b7       	in	r28, 0x3d	; 61
    20d6:	de b7       	in	r29, 0x3e	; 62
	/* Set the buzzer at portB , pin0 as output */
	GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID, PIN_OUTPUT);
    20d8:	81 e0       	ldi	r24, 0x01	; 1
    20da:	60 e0       	ldi	r22, 0x00	; 0
    20dc:	41 e0       	ldi	r20, 0x01	; 1
    20de:	0e 94 22 0c 	call	0x1844	; 0x1844 <GPIO_setupPinDirection>
	/* Turn off Buzzer */
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, BUZZER_OFF);
    20e2:	81 e0       	ldi	r24, 0x01	; 1
    20e4:	60 e0       	ldi	r22, 0x00	; 0
    20e6:	40 e0       	ldi	r20, 0x00	; 0
    20e8:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <GPIO_writePin>
}
    20ec:	cf 91       	pop	r28
    20ee:	df 91       	pop	r29
    20f0:	08 95       	ret

000020f2 <BUZZER_on>:

void BUZZER_on(void)
{
    20f2:	df 93       	push	r29
    20f4:	cf 93       	push	r28
    20f6:	cd b7       	in	r28, 0x3d	; 61
    20f8:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, BUZZER_ON);
    20fa:	81 e0       	ldi	r24, 0x01	; 1
    20fc:	60 e0       	ldi	r22, 0x00	; 0
    20fe:	41 e0       	ldi	r20, 0x01	; 1
    2100:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <GPIO_writePin>
}
    2104:	cf 91       	pop	r28
    2106:	df 91       	pop	r29
    2108:	08 95       	ret

0000210a <BUZZER_off>:

void BUZZER_off(void)
{
    210a:	df 93       	push	r29
    210c:	cf 93       	push	r28
    210e:	cd b7       	in	r28, 0x3d	; 61
    2110:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, BUZZER_OFF);
    2112:	81 e0       	ldi	r24, 0x01	; 1
    2114:	60 e0       	ldi	r22, 0x00	; 0
    2116:	40 e0       	ldi	r20, 0x00	; 0
    2118:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <GPIO_writePin>
}
    211c:	cf 91       	pop	r28
    211e:	df 91       	pop	r29
    2120:	08 95       	ret

00002122 <CTRL_init>:
 	 	 	 	 	 	 	 	 	 Functions' Definition
 ************************************************************************************************/

/*==================================== CONTROL_init ===============================================*/
void CTRL_init(void)
{
    2122:	df 93       	push	r29
    2124:	cf 93       	push	r28
    2126:	cd b7       	in	r28, 0x3d	; 61
    2128:	de b7       	in	r29, 0x3e	; 62
    212a:	2c 97       	sbiw	r28, 0x0c	; 12
    212c:	0f b6       	in	r0, 0x3f	; 63
    212e:	f8 94       	cli
    2130:	de bf       	out	0x3e, r29	; 62
    2132:	0f be       	out	0x3f, r0	; 63
    2134:	cd bf       	out	0x3d, r28	; 61
	 * 2. initiate the Buzzer.
	 * 3. initiate the motor.
	 * 4. initiate the timer to Timer1, compare-mode, prescaler_1024,and set the initial and compare values.
	 * 5. initiate the UART to baud-rate=9600, 8-bits data, one stop bit and no parity.
	 **********************************************************************************************************/
	EEPROM_init();
    2136:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <EEPROM_init>
	BUZZER_init();
    213a:	0e 94 68 10 	call	0x20d0	; 0x20d0 <BUZZER_init>
	MOTOR_init();
    213e:	0e 94 13 10 	call	0x2026	; 0x2026 <MOTOR_init>
	GPT_startTimer(T1);
    2142:	81 e0       	ldi	r24, 0x01	; 1
    2144:	0e 94 17 07 	call	0xe2e	; 0xe2e <GPT_startTimer>
	GPT_T1_setCallBack(CTRL_callBack);
    2148:	8b e6       	ldi	r24, 0x6B	; 107
    214a:	93 e1       	ldi	r25, 0x13	; 19
    214c:	0e 94 99 0a 	call	0x1532	; 0x1532 <GPT_T1_setCallBack>
	UART_ConfigType uart_configObj = {9600,EIGHT_BITS,DISABLE_PARITY,ONE_STOP_BIT};
    2150:	ce 01       	movw	r24, r28
    2152:	01 96       	adiw	r24, 0x01	; 1
    2154:	99 87       	std	Y+9, r25	; 0x09
    2156:	88 87       	std	Y+8, r24	; 0x08
    2158:	e6 e8       	ldi	r30, 0x86	; 134
    215a:	f0 e0       	ldi	r31, 0x00	; 0
    215c:	fb 87       	std	Y+11, r31	; 0x0b
    215e:	ea 87       	std	Y+10, r30	; 0x0a
    2160:	f7 e0       	ldi	r31, 0x07	; 7
    2162:	fc 87       	std	Y+12, r31	; 0x0c
    2164:	ea 85       	ldd	r30, Y+10	; 0x0a
    2166:	fb 85       	ldd	r31, Y+11	; 0x0b
    2168:	00 80       	ld	r0, Z
    216a:	8a 85       	ldd	r24, Y+10	; 0x0a
    216c:	9b 85       	ldd	r25, Y+11	; 0x0b
    216e:	01 96       	adiw	r24, 0x01	; 1
    2170:	9b 87       	std	Y+11, r25	; 0x0b
    2172:	8a 87       	std	Y+10, r24	; 0x0a
    2174:	e8 85       	ldd	r30, Y+8	; 0x08
    2176:	f9 85       	ldd	r31, Y+9	; 0x09
    2178:	00 82       	st	Z, r0
    217a:	88 85       	ldd	r24, Y+8	; 0x08
    217c:	99 85       	ldd	r25, Y+9	; 0x09
    217e:	01 96       	adiw	r24, 0x01	; 1
    2180:	99 87       	std	Y+9, r25	; 0x09
    2182:	88 87       	std	Y+8, r24	; 0x08
    2184:	9c 85       	ldd	r25, Y+12	; 0x0c
    2186:	91 50       	subi	r25, 0x01	; 1
    2188:	9c 87       	std	Y+12, r25	; 0x0c
    218a:	ec 85       	ldd	r30, Y+12	; 0x0c
    218c:	ee 23       	and	r30, r30
    218e:	51 f7       	brne	.-44     	; 0x2164 <CTRL_init+0x42>
	UART_init(&uart_configObj);
    2190:	ce 01       	movw	r24, r28
    2192:	01 96       	adiw	r24, 0x01	; 1
    2194:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_init>
	GPT_enableNotification(T1, OUTPUT_COMPARE);
    2198:	81 e0       	ldi	r24, 0x01	; 1
    219a:	62 e0       	ldi	r22, 0x02	; 2
    219c:	0e 94 a3 09 	call	0x1346	; 0x1346 <GPT_enableNotification>
}
    21a0:	2c 96       	adiw	r28, 0x0c	; 12
    21a2:	0f b6       	in	r0, 0x3f	; 63
    21a4:	f8 94       	cli
    21a6:	de bf       	out	0x3e, r29	; 62
    21a8:	0f be       	out	0x3f, r0	; 63
    21aa:	cd bf       	out	0x3d, r28	; 61
    21ac:	cf 91       	pop	r28
    21ae:	df 91       	pop	r29
    21b0:	08 95       	ret

000021b2 <CTRL_receiveACK>:
/*======================================== HMI_receiveACK ==========================================*/
void CTRL_receiveACK(void)
{
    21b2:	df 93       	push	r29
    21b4:	cf 93       	push	r28
    21b6:	cd b7       	in	r28, 0x3d	; 61
    21b8:	de b7       	in	r29, 0x3e	; 62
	/* Wait until the control ECU check the password*/
	while(UART_receiveByte() != READY);
    21ba:	0e 94 23 06 	call	0xc46	; 0xc46 <UART_receiveByte>
    21be:	81 30       	cpi	r24, 0x01	; 1
    21c0:	e1 f7       	brne	.-8      	; 0x21ba <CTRL_receiveACK+0x8>
	UART_sendByte(READY);
    21c2:	81 e0       	ldi	r24, 0x01	; 1
    21c4:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
}
    21c8:	cf 91       	pop	r28
    21ca:	df 91       	pop	r29
    21cc:	08 95       	ret

000021ce <CTRL_sendACK>:
/*======================================== HMI_sendACK ==========================================*/
void CTRL_sendACK(void)
{
    21ce:	df 93       	push	r29
    21d0:	cf 93       	push	r28
    21d2:	cd b7       	in	r28, 0x3d	; 61
    21d4:	de b7       	in	r29, 0x3e	; 62
	UART_sendByte(READY);
    21d6:	81 e0       	ldi	r24, 0x01	; 1
    21d8:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
	while(UART_receiveByte() != READY);
    21dc:	0e 94 23 06 	call	0xc46	; 0xc46 <UART_receiveByte>
    21e0:	81 30       	cpi	r24, 0x01	; 1
    21e2:	e1 f7       	brne	.-8      	; 0x21dc <CTRL_sendACK+0xe>
}
    21e4:	cf 91       	pop	r28
    21e6:	df 91       	pop	r29
    21e8:	08 95       	ret

000021ea <CTRL_receivePassword>:
/*==================================== receivePassword ===============================================*/
void CTRL_receivePassword(uint8 *a_password)
{
    21ea:	0f 93       	push	r16
    21ec:	1f 93       	push	r17
    21ee:	df 93       	push	r29
    21f0:	cf 93       	push	r28
    21f2:	cd b7       	in	r28, 0x3d	; 61
    21f4:	de b7       	in	r29, 0x3e	; 62
    21f6:	61 97       	sbiw	r28, 0x11	; 17
    21f8:	0f b6       	in	r0, 0x3f	; 63
    21fa:	f8 94       	cli
    21fc:	de bf       	out	0x3e, r29	; 62
    21fe:	0f be       	out	0x3f, r0	; 63
    2200:	cd bf       	out	0x3d, r28	; 61
    2202:	99 8b       	std	Y+17, r25	; 0x11
    2204:	88 8b       	std	Y+16, r24	; 0x10
	uint8 i;
	for(i=0; i<NUMBER_OF_DIGITS_IN_PASSWORD;i++)
    2206:	1f 86       	std	Y+15, r1	; 0x0f
    2208:	81 c0       	rjmp	.+258    	; 0x230c <CTRL_receivePassword+0x122>
	{
		a_password[i] = UART_receiveByte();
    220a:	8f 85       	ldd	r24, Y+15	; 0x0f
    220c:	28 2f       	mov	r18, r24
    220e:	30 e0       	ldi	r19, 0x00	; 0
    2210:	88 89       	ldd	r24, Y+16	; 0x10
    2212:	99 89       	ldd	r25, Y+17	; 0x11
    2214:	8c 01       	movw	r16, r24
    2216:	02 0f       	add	r16, r18
    2218:	13 1f       	adc	r17, r19
    221a:	0e 94 23 06 	call	0xc46	; 0xc46 <UART_receiveByte>
    221e:	f8 01       	movw	r30, r16
    2220:	80 83       	st	Z, r24
    2222:	80 e0       	ldi	r24, 0x00	; 0
    2224:	90 e0       	ldi	r25, 0x00	; 0
    2226:	a8 e4       	ldi	r26, 0x48	; 72
    2228:	b2 e4       	ldi	r27, 0x42	; 66
    222a:	8b 87       	std	Y+11, r24	; 0x0b
    222c:	9c 87       	std	Y+12, r25	; 0x0c
    222e:	ad 87       	std	Y+13, r26	; 0x0d
    2230:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2232:	6b 85       	ldd	r22, Y+11	; 0x0b
    2234:	7c 85       	ldd	r23, Y+12	; 0x0c
    2236:	8d 85       	ldd	r24, Y+13	; 0x0d
    2238:	9e 85       	ldd	r25, Y+14	; 0x0e
    223a:	20 e0       	ldi	r18, 0x00	; 0
    223c:	30 e0       	ldi	r19, 0x00	; 0
    223e:	4a ef       	ldi	r20, 0xFA	; 250
    2240:	54 e4       	ldi	r21, 0x44	; 68
    2242:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2246:	dc 01       	movw	r26, r24
    2248:	cb 01       	movw	r24, r22
    224a:	8f 83       	std	Y+7, r24	; 0x07
    224c:	98 87       	std	Y+8, r25	; 0x08
    224e:	a9 87       	std	Y+9, r26	; 0x09
    2250:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2252:	6f 81       	ldd	r22, Y+7	; 0x07
    2254:	78 85       	ldd	r23, Y+8	; 0x08
    2256:	89 85       	ldd	r24, Y+9	; 0x09
    2258:	9a 85       	ldd	r25, Y+10	; 0x0a
    225a:	20 e0       	ldi	r18, 0x00	; 0
    225c:	30 e0       	ldi	r19, 0x00	; 0
    225e:	40 e8       	ldi	r20, 0x80	; 128
    2260:	5f e3       	ldi	r21, 0x3F	; 63
    2262:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2266:	88 23       	and	r24, r24
    2268:	2c f4       	brge	.+10     	; 0x2274 <CTRL_receivePassword+0x8a>
		__ticks = 1;
    226a:	81 e0       	ldi	r24, 0x01	; 1
    226c:	90 e0       	ldi	r25, 0x00	; 0
    226e:	9e 83       	std	Y+6, r25	; 0x06
    2270:	8d 83       	std	Y+5, r24	; 0x05
    2272:	3f c0       	rjmp	.+126    	; 0x22f2 <CTRL_receivePassword+0x108>
	else if (__tmp > 65535)
    2274:	6f 81       	ldd	r22, Y+7	; 0x07
    2276:	78 85       	ldd	r23, Y+8	; 0x08
    2278:	89 85       	ldd	r24, Y+9	; 0x09
    227a:	9a 85       	ldd	r25, Y+10	; 0x0a
    227c:	20 e0       	ldi	r18, 0x00	; 0
    227e:	3f ef       	ldi	r19, 0xFF	; 255
    2280:	4f e7       	ldi	r20, 0x7F	; 127
    2282:	57 e4       	ldi	r21, 0x47	; 71
    2284:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2288:	18 16       	cp	r1, r24
    228a:	4c f5       	brge	.+82     	; 0x22de <CTRL_receivePassword+0xf4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    228c:	6b 85       	ldd	r22, Y+11	; 0x0b
    228e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2290:	8d 85       	ldd	r24, Y+13	; 0x0d
    2292:	9e 85       	ldd	r25, Y+14	; 0x0e
    2294:	20 e0       	ldi	r18, 0x00	; 0
    2296:	30 e0       	ldi	r19, 0x00	; 0
    2298:	40 e2       	ldi	r20, 0x20	; 32
    229a:	51 e4       	ldi	r21, 0x41	; 65
    229c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22a0:	dc 01       	movw	r26, r24
    22a2:	cb 01       	movw	r24, r22
    22a4:	bc 01       	movw	r22, r24
    22a6:	cd 01       	movw	r24, r26
    22a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22ac:	dc 01       	movw	r26, r24
    22ae:	cb 01       	movw	r24, r22
    22b0:	9e 83       	std	Y+6, r25	; 0x06
    22b2:	8d 83       	std	Y+5, r24	; 0x05
    22b4:	0f c0       	rjmp	.+30     	; 0x22d4 <CTRL_receivePassword+0xea>
    22b6:	88 ec       	ldi	r24, 0xC8	; 200
    22b8:	90 e0       	ldi	r25, 0x00	; 0
    22ba:	9c 83       	std	Y+4, r25	; 0x04
    22bc:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    22be:	8b 81       	ldd	r24, Y+3	; 0x03
    22c0:	9c 81       	ldd	r25, Y+4	; 0x04
    22c2:	01 97       	sbiw	r24, 0x01	; 1
    22c4:	f1 f7       	brne	.-4      	; 0x22c2 <CTRL_receivePassword+0xd8>
    22c6:	9c 83       	std	Y+4, r25	; 0x04
    22c8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22ca:	8d 81       	ldd	r24, Y+5	; 0x05
    22cc:	9e 81       	ldd	r25, Y+6	; 0x06
    22ce:	01 97       	sbiw	r24, 0x01	; 1
    22d0:	9e 83       	std	Y+6, r25	; 0x06
    22d2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22d4:	8d 81       	ldd	r24, Y+5	; 0x05
    22d6:	9e 81       	ldd	r25, Y+6	; 0x06
    22d8:	00 97       	sbiw	r24, 0x00	; 0
    22da:	69 f7       	brne	.-38     	; 0x22b6 <CTRL_receivePassword+0xcc>
    22dc:	14 c0       	rjmp	.+40     	; 0x2306 <CTRL_receivePassword+0x11c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22de:	6f 81       	ldd	r22, Y+7	; 0x07
    22e0:	78 85       	ldd	r23, Y+8	; 0x08
    22e2:	89 85       	ldd	r24, Y+9	; 0x09
    22e4:	9a 85       	ldd	r25, Y+10	; 0x0a
    22e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22ea:	dc 01       	movw	r26, r24
    22ec:	cb 01       	movw	r24, r22
    22ee:	9e 83       	std	Y+6, r25	; 0x06
    22f0:	8d 83       	std	Y+5, r24	; 0x05
    22f2:	8d 81       	ldd	r24, Y+5	; 0x05
    22f4:	9e 81       	ldd	r25, Y+6	; 0x06
    22f6:	9a 83       	std	Y+2, r25	; 0x02
    22f8:	89 83       	std	Y+1, r24	; 0x01
    22fa:	89 81       	ldd	r24, Y+1	; 0x01
    22fc:	9a 81       	ldd	r25, Y+2	; 0x02
    22fe:	01 97       	sbiw	r24, 0x01	; 1
    2300:	f1 f7       	brne	.-4      	; 0x22fe <CTRL_receivePassword+0x114>
    2302:	9a 83       	std	Y+2, r25	; 0x02
    2304:	89 83       	std	Y+1, r24	; 0x01
}
/*==================================== receivePassword ===============================================*/
void CTRL_receivePassword(uint8 *a_password)
{
	uint8 i;
	for(i=0; i<NUMBER_OF_DIGITS_IN_PASSWORD;i++)
    2306:	8f 85       	ldd	r24, Y+15	; 0x0f
    2308:	8f 5f       	subi	r24, 0xFF	; 255
    230a:	8f 87       	std	Y+15, r24	; 0x0f
    230c:	8f 85       	ldd	r24, Y+15	; 0x0f
    230e:	85 30       	cpi	r24, 0x05	; 5
    2310:	08 f4       	brcc	.+2      	; 0x2314 <CTRL_receivePassword+0x12a>
    2312:	7b cf       	rjmp	.-266    	; 0x220a <CTRL_receivePassword+0x20>
	{
		a_password[i] = UART_receiveByte();
		_delay_ms(50);
	}
}
    2314:	61 96       	adiw	r28, 0x11	; 17
    2316:	0f b6       	in	r0, 0x3f	; 63
    2318:	f8 94       	cli
    231a:	de bf       	out	0x3e, r29	; 62
    231c:	0f be       	out	0x3f, r0	; 63
    231e:	cd bf       	out	0x3d, r28	; 61
    2320:	cf 91       	pop	r28
    2322:	df 91       	pop	r29
    2324:	1f 91       	pop	r17
    2326:	0f 91       	pop	r16
    2328:	08 95       	ret

0000232a <CTRL_sendPassword>:
/*==================================== sendPassword ===============================================*/
void CTRL_sendPassword(uint8 *a_password)
{
    232a:	df 93       	push	r29
    232c:	cf 93       	push	r28
    232e:	cd b7       	in	r28, 0x3d	; 61
    2330:	de b7       	in	r29, 0x3e	; 62
    2332:	61 97       	sbiw	r28, 0x11	; 17
    2334:	0f b6       	in	r0, 0x3f	; 63
    2336:	f8 94       	cli
    2338:	de bf       	out	0x3e, r29	; 62
    233a:	0f be       	out	0x3f, r0	; 63
    233c:	cd bf       	out	0x3d, r28	; 61
    233e:	99 8b       	std	Y+17, r25	; 0x11
    2340:	88 8b       	std	Y+16, r24	; 0x10
	uint8 i;
	for(i=0; i<NUMBER_OF_DIGITS_IN_PASSWORD; i++)
    2342:	1f 86       	std	Y+15, r1	; 0x0f
    2344:	80 c0       	rjmp	.+256    	; 0x2446 <CTRL_sendPassword+0x11c>
	{
		UART_sendByte(a_password[i]);
    2346:	8f 85       	ldd	r24, Y+15	; 0x0f
    2348:	28 2f       	mov	r18, r24
    234a:	30 e0       	ldi	r19, 0x00	; 0
    234c:	88 89       	ldd	r24, Y+16	; 0x10
    234e:	99 89       	ldd	r25, Y+17	; 0x11
    2350:	fc 01       	movw	r30, r24
    2352:	e2 0f       	add	r30, r18
    2354:	f3 1f       	adc	r31, r19
    2356:	80 81       	ld	r24, Z
    2358:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
    235c:	80 e0       	ldi	r24, 0x00	; 0
    235e:	90 e0       	ldi	r25, 0x00	; 0
    2360:	a8 e4       	ldi	r26, 0x48	; 72
    2362:	b2 e4       	ldi	r27, 0x42	; 66
    2364:	8b 87       	std	Y+11, r24	; 0x0b
    2366:	9c 87       	std	Y+12, r25	; 0x0c
    2368:	ad 87       	std	Y+13, r26	; 0x0d
    236a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    236c:	6b 85       	ldd	r22, Y+11	; 0x0b
    236e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2370:	8d 85       	ldd	r24, Y+13	; 0x0d
    2372:	9e 85       	ldd	r25, Y+14	; 0x0e
    2374:	20 e0       	ldi	r18, 0x00	; 0
    2376:	30 e0       	ldi	r19, 0x00	; 0
    2378:	4a ef       	ldi	r20, 0xFA	; 250
    237a:	54 e4       	ldi	r21, 0x44	; 68
    237c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2380:	dc 01       	movw	r26, r24
    2382:	cb 01       	movw	r24, r22
    2384:	8f 83       	std	Y+7, r24	; 0x07
    2386:	98 87       	std	Y+8, r25	; 0x08
    2388:	a9 87       	std	Y+9, r26	; 0x09
    238a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    238c:	6f 81       	ldd	r22, Y+7	; 0x07
    238e:	78 85       	ldd	r23, Y+8	; 0x08
    2390:	89 85       	ldd	r24, Y+9	; 0x09
    2392:	9a 85       	ldd	r25, Y+10	; 0x0a
    2394:	20 e0       	ldi	r18, 0x00	; 0
    2396:	30 e0       	ldi	r19, 0x00	; 0
    2398:	40 e8       	ldi	r20, 0x80	; 128
    239a:	5f e3       	ldi	r21, 0x3F	; 63
    239c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    23a0:	88 23       	and	r24, r24
    23a2:	2c f4       	brge	.+10     	; 0x23ae <CTRL_sendPassword+0x84>
		__ticks = 1;
    23a4:	81 e0       	ldi	r24, 0x01	; 1
    23a6:	90 e0       	ldi	r25, 0x00	; 0
    23a8:	9e 83       	std	Y+6, r25	; 0x06
    23aa:	8d 83       	std	Y+5, r24	; 0x05
    23ac:	3f c0       	rjmp	.+126    	; 0x242c <CTRL_sendPassword+0x102>
	else if (__tmp > 65535)
    23ae:	6f 81       	ldd	r22, Y+7	; 0x07
    23b0:	78 85       	ldd	r23, Y+8	; 0x08
    23b2:	89 85       	ldd	r24, Y+9	; 0x09
    23b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    23b6:	20 e0       	ldi	r18, 0x00	; 0
    23b8:	3f ef       	ldi	r19, 0xFF	; 255
    23ba:	4f e7       	ldi	r20, 0x7F	; 127
    23bc:	57 e4       	ldi	r21, 0x47	; 71
    23be:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    23c2:	18 16       	cp	r1, r24
    23c4:	4c f5       	brge	.+82     	; 0x2418 <CTRL_sendPassword+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23c6:	6b 85       	ldd	r22, Y+11	; 0x0b
    23c8:	7c 85       	ldd	r23, Y+12	; 0x0c
    23ca:	8d 85       	ldd	r24, Y+13	; 0x0d
    23cc:	9e 85       	ldd	r25, Y+14	; 0x0e
    23ce:	20 e0       	ldi	r18, 0x00	; 0
    23d0:	30 e0       	ldi	r19, 0x00	; 0
    23d2:	40 e2       	ldi	r20, 0x20	; 32
    23d4:	51 e4       	ldi	r21, 0x41	; 65
    23d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23da:	dc 01       	movw	r26, r24
    23dc:	cb 01       	movw	r24, r22
    23de:	bc 01       	movw	r22, r24
    23e0:	cd 01       	movw	r24, r26
    23e2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23e6:	dc 01       	movw	r26, r24
    23e8:	cb 01       	movw	r24, r22
    23ea:	9e 83       	std	Y+6, r25	; 0x06
    23ec:	8d 83       	std	Y+5, r24	; 0x05
    23ee:	0f c0       	rjmp	.+30     	; 0x240e <CTRL_sendPassword+0xe4>
    23f0:	88 ec       	ldi	r24, 0xC8	; 200
    23f2:	90 e0       	ldi	r25, 0x00	; 0
    23f4:	9c 83       	std	Y+4, r25	; 0x04
    23f6:	8b 83       	std	Y+3, r24	; 0x03
    23f8:	8b 81       	ldd	r24, Y+3	; 0x03
    23fa:	9c 81       	ldd	r25, Y+4	; 0x04
    23fc:	01 97       	sbiw	r24, 0x01	; 1
    23fe:	f1 f7       	brne	.-4      	; 0x23fc <CTRL_sendPassword+0xd2>
    2400:	9c 83       	std	Y+4, r25	; 0x04
    2402:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2404:	8d 81       	ldd	r24, Y+5	; 0x05
    2406:	9e 81       	ldd	r25, Y+6	; 0x06
    2408:	01 97       	sbiw	r24, 0x01	; 1
    240a:	9e 83       	std	Y+6, r25	; 0x06
    240c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    240e:	8d 81       	ldd	r24, Y+5	; 0x05
    2410:	9e 81       	ldd	r25, Y+6	; 0x06
    2412:	00 97       	sbiw	r24, 0x00	; 0
    2414:	69 f7       	brne	.-38     	; 0x23f0 <CTRL_sendPassword+0xc6>
    2416:	14 c0       	rjmp	.+40     	; 0x2440 <CTRL_sendPassword+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2418:	6f 81       	ldd	r22, Y+7	; 0x07
    241a:	78 85       	ldd	r23, Y+8	; 0x08
    241c:	89 85       	ldd	r24, Y+9	; 0x09
    241e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2420:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2424:	dc 01       	movw	r26, r24
    2426:	cb 01       	movw	r24, r22
    2428:	9e 83       	std	Y+6, r25	; 0x06
    242a:	8d 83       	std	Y+5, r24	; 0x05
    242c:	8d 81       	ldd	r24, Y+5	; 0x05
    242e:	9e 81       	ldd	r25, Y+6	; 0x06
    2430:	9a 83       	std	Y+2, r25	; 0x02
    2432:	89 83       	std	Y+1, r24	; 0x01
    2434:	89 81       	ldd	r24, Y+1	; 0x01
    2436:	9a 81       	ldd	r25, Y+2	; 0x02
    2438:	01 97       	sbiw	r24, 0x01	; 1
    243a:	f1 f7       	brne	.-4      	; 0x2438 <CTRL_sendPassword+0x10e>
    243c:	9a 83       	std	Y+2, r25	; 0x02
    243e:	89 83       	std	Y+1, r24	; 0x01
}
/*==================================== sendPassword ===============================================*/
void CTRL_sendPassword(uint8 *a_password)
{
	uint8 i;
	for(i=0; i<NUMBER_OF_DIGITS_IN_PASSWORD; i++)
    2440:	8f 85       	ldd	r24, Y+15	; 0x0f
    2442:	8f 5f       	subi	r24, 0xFF	; 255
    2444:	8f 87       	std	Y+15, r24	; 0x0f
    2446:	8f 85       	ldd	r24, Y+15	; 0x0f
    2448:	85 30       	cpi	r24, 0x05	; 5
    244a:	08 f4       	brcc	.+2      	; 0x244e <CTRL_sendPassword+0x124>
    244c:	7c cf       	rjmp	.-264    	; 0x2346 <CTRL_sendPassword+0x1c>
	{
		UART_sendByte(a_password[i]);
		_delay_ms(50);
	}
}
    244e:	61 96       	adiw	r28, 0x11	; 17
    2450:	0f b6       	in	r0, 0x3f	; 63
    2452:	f8 94       	cli
    2454:	de bf       	out	0x3e, r29	; 62
    2456:	0f be       	out	0x3f, r0	; 63
    2458:	cd bf       	out	0x3d, r28	; 61
    245a:	cf 91       	pop	r28
    245c:	df 91       	pop	r29
    245e:	08 95       	ret

00002460 <CTRL_savePassword>:
/*==================================== savePassword ===============================================*/
void CTRL_savePassword(void)
{
    2460:	df 93       	push	r29
    2462:	cf 93       	push	r28
    2464:	cd b7       	in	r28, 0x3d	; 61
    2466:	de b7       	in	r29, 0x3e	; 62
    2468:	2f 97       	sbiw	r28, 0x0f	; 15
    246a:	0f b6       	in	r0, 0x3f	; 63
    246c:	f8 94       	cli
    246e:	de bf       	out	0x3e, r29	; 62
    2470:	0f be       	out	0x3f, r0	; 63
    2472:	cd bf       	out	0x3d, r28	; 61
	uint8 i;
	for(i=0;i<NUMBER_OF_DIGITS_IN_PASSWORD;i++)
    2474:	1f 86       	std	Y+15, r1	; 0x0f
    2476:	86 c0       	rjmp	.+268    	; 0x2584 <CTRL_savePassword+0x124>
	{
		EEPROM_writeByte((PASSWORD_START_ADDRESS_IN_MEMORY+i), g_currentPassword_array[i]);
    2478:	8f 85       	ldd	r24, Y+15	; 0x0f
    247a:	88 2f       	mov	r24, r24
    247c:	90 e0       	ldi	r25, 0x00	; 0
    247e:	8f 5e       	subi	r24, 0xEF	; 239
    2480:	9c 4f       	sbci	r25, 0xFC	; 252
    2482:	ac 01       	movw	r20, r24
    2484:	8f 85       	ldd	r24, Y+15	; 0x0f
    2486:	88 2f       	mov	r24, r24
    2488:	90 e0       	ldi	r25, 0x00	; 0
    248a:	fc 01       	movw	r30, r24
    248c:	e6 56       	subi	r30, 0x66	; 102
    248e:	ff 4f       	sbci	r31, 0xFF	; 255
    2490:	20 81       	ld	r18, Z
    2492:	ca 01       	movw	r24, r20
    2494:	62 2f       	mov	r22, r18
    2496:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <EEPROM_writeByte>
    249a:	80 e0       	ldi	r24, 0x00	; 0
    249c:	90 e0       	ldi	r25, 0x00	; 0
    249e:	a8 e4       	ldi	r26, 0x48	; 72
    24a0:	b2 e4       	ldi	r27, 0x42	; 66
    24a2:	8b 87       	std	Y+11, r24	; 0x0b
    24a4:	9c 87       	std	Y+12, r25	; 0x0c
    24a6:	ad 87       	std	Y+13, r26	; 0x0d
    24a8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24aa:	6b 85       	ldd	r22, Y+11	; 0x0b
    24ac:	7c 85       	ldd	r23, Y+12	; 0x0c
    24ae:	8d 85       	ldd	r24, Y+13	; 0x0d
    24b0:	9e 85       	ldd	r25, Y+14	; 0x0e
    24b2:	20 e0       	ldi	r18, 0x00	; 0
    24b4:	30 e0       	ldi	r19, 0x00	; 0
    24b6:	4a ef       	ldi	r20, 0xFA	; 250
    24b8:	54 e4       	ldi	r21, 0x44	; 68
    24ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24be:	dc 01       	movw	r26, r24
    24c0:	cb 01       	movw	r24, r22
    24c2:	8f 83       	std	Y+7, r24	; 0x07
    24c4:	98 87       	std	Y+8, r25	; 0x08
    24c6:	a9 87       	std	Y+9, r26	; 0x09
    24c8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    24ca:	6f 81       	ldd	r22, Y+7	; 0x07
    24cc:	78 85       	ldd	r23, Y+8	; 0x08
    24ce:	89 85       	ldd	r24, Y+9	; 0x09
    24d0:	9a 85       	ldd	r25, Y+10	; 0x0a
    24d2:	20 e0       	ldi	r18, 0x00	; 0
    24d4:	30 e0       	ldi	r19, 0x00	; 0
    24d6:	40 e8       	ldi	r20, 0x80	; 128
    24d8:	5f e3       	ldi	r21, 0x3F	; 63
    24da:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    24de:	88 23       	and	r24, r24
    24e0:	2c f4       	brge	.+10     	; 0x24ec <CTRL_savePassword+0x8c>
		__ticks = 1;
    24e2:	81 e0       	ldi	r24, 0x01	; 1
    24e4:	90 e0       	ldi	r25, 0x00	; 0
    24e6:	9e 83       	std	Y+6, r25	; 0x06
    24e8:	8d 83       	std	Y+5, r24	; 0x05
    24ea:	3f c0       	rjmp	.+126    	; 0x256a <CTRL_savePassword+0x10a>
	else if (__tmp > 65535)
    24ec:	6f 81       	ldd	r22, Y+7	; 0x07
    24ee:	78 85       	ldd	r23, Y+8	; 0x08
    24f0:	89 85       	ldd	r24, Y+9	; 0x09
    24f2:	9a 85       	ldd	r25, Y+10	; 0x0a
    24f4:	20 e0       	ldi	r18, 0x00	; 0
    24f6:	3f ef       	ldi	r19, 0xFF	; 255
    24f8:	4f e7       	ldi	r20, 0x7F	; 127
    24fa:	57 e4       	ldi	r21, 0x47	; 71
    24fc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2500:	18 16       	cp	r1, r24
    2502:	4c f5       	brge	.+82     	; 0x2556 <CTRL_savePassword+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2504:	6b 85       	ldd	r22, Y+11	; 0x0b
    2506:	7c 85       	ldd	r23, Y+12	; 0x0c
    2508:	8d 85       	ldd	r24, Y+13	; 0x0d
    250a:	9e 85       	ldd	r25, Y+14	; 0x0e
    250c:	20 e0       	ldi	r18, 0x00	; 0
    250e:	30 e0       	ldi	r19, 0x00	; 0
    2510:	40 e2       	ldi	r20, 0x20	; 32
    2512:	51 e4       	ldi	r21, 0x41	; 65
    2514:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2518:	dc 01       	movw	r26, r24
    251a:	cb 01       	movw	r24, r22
    251c:	bc 01       	movw	r22, r24
    251e:	cd 01       	movw	r24, r26
    2520:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2524:	dc 01       	movw	r26, r24
    2526:	cb 01       	movw	r24, r22
    2528:	9e 83       	std	Y+6, r25	; 0x06
    252a:	8d 83       	std	Y+5, r24	; 0x05
    252c:	0f c0       	rjmp	.+30     	; 0x254c <CTRL_savePassword+0xec>
    252e:	88 ec       	ldi	r24, 0xC8	; 200
    2530:	90 e0       	ldi	r25, 0x00	; 0
    2532:	9c 83       	std	Y+4, r25	; 0x04
    2534:	8b 83       	std	Y+3, r24	; 0x03
    2536:	8b 81       	ldd	r24, Y+3	; 0x03
    2538:	9c 81       	ldd	r25, Y+4	; 0x04
    253a:	01 97       	sbiw	r24, 0x01	; 1
    253c:	f1 f7       	brne	.-4      	; 0x253a <CTRL_savePassword+0xda>
    253e:	9c 83       	std	Y+4, r25	; 0x04
    2540:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2542:	8d 81       	ldd	r24, Y+5	; 0x05
    2544:	9e 81       	ldd	r25, Y+6	; 0x06
    2546:	01 97       	sbiw	r24, 0x01	; 1
    2548:	9e 83       	std	Y+6, r25	; 0x06
    254a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    254c:	8d 81       	ldd	r24, Y+5	; 0x05
    254e:	9e 81       	ldd	r25, Y+6	; 0x06
    2550:	00 97       	sbiw	r24, 0x00	; 0
    2552:	69 f7       	brne	.-38     	; 0x252e <CTRL_savePassword+0xce>
    2554:	14 c0       	rjmp	.+40     	; 0x257e <CTRL_savePassword+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2556:	6f 81       	ldd	r22, Y+7	; 0x07
    2558:	78 85       	ldd	r23, Y+8	; 0x08
    255a:	89 85       	ldd	r24, Y+9	; 0x09
    255c:	9a 85       	ldd	r25, Y+10	; 0x0a
    255e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2562:	dc 01       	movw	r26, r24
    2564:	cb 01       	movw	r24, r22
    2566:	9e 83       	std	Y+6, r25	; 0x06
    2568:	8d 83       	std	Y+5, r24	; 0x05
    256a:	8d 81       	ldd	r24, Y+5	; 0x05
    256c:	9e 81       	ldd	r25, Y+6	; 0x06
    256e:	9a 83       	std	Y+2, r25	; 0x02
    2570:	89 83       	std	Y+1, r24	; 0x01
    2572:	89 81       	ldd	r24, Y+1	; 0x01
    2574:	9a 81       	ldd	r25, Y+2	; 0x02
    2576:	01 97       	sbiw	r24, 0x01	; 1
    2578:	f1 f7       	brne	.-4      	; 0x2576 <CTRL_savePassword+0x116>
    257a:	9a 83       	std	Y+2, r25	; 0x02
    257c:	89 83       	std	Y+1, r24	; 0x01
}
/*==================================== savePassword ===============================================*/
void CTRL_savePassword(void)
{
	uint8 i;
	for(i=0;i<NUMBER_OF_DIGITS_IN_PASSWORD;i++)
    257e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2580:	8f 5f       	subi	r24, 0xFF	; 255
    2582:	8f 87       	std	Y+15, r24	; 0x0f
    2584:	8f 85       	ldd	r24, Y+15	; 0x0f
    2586:	85 30       	cpi	r24, 0x05	; 5
    2588:	08 f4       	brcc	.+2      	; 0x258c <CTRL_savePassword+0x12c>
    258a:	76 cf       	rjmp	.-276    	; 0x2478 <CTRL_savePassword+0x18>
	{
		EEPROM_writeByte((PASSWORD_START_ADDRESS_IN_MEMORY+i), g_currentPassword_array[i]);
		_delay_ms(50);
	}
}
    258c:	2f 96       	adiw	r28, 0x0f	; 15
    258e:	0f b6       	in	r0, 0x3f	; 63
    2590:	f8 94       	cli
    2592:	de bf       	out	0x3e, r29	; 62
    2594:	0f be       	out	0x3f, r0	; 63
    2596:	cd bf       	out	0x3d, r28	; 61
    2598:	cf 91       	pop	r28
    259a:	df 91       	pop	r29
    259c:	08 95       	ret

0000259e <CTRL_readPassword>:
/*==================================== readPassword ===============================================*/
void CTRL_readPassword(void)
{
    259e:	df 93       	push	r29
    25a0:	cf 93       	push	r28
    25a2:	0f 92       	push	r0
    25a4:	cd b7       	in	r28, 0x3d	; 61
    25a6:	de b7       	in	r29, 0x3e	; 62
	uint8 i;
	for(i=0; i< NUMBER_OF_DIGITS_IN_PASSWORD; i++)
    25a8:	19 82       	std	Y+1, r1	; 0x01
    25aa:	13 c0       	rjmp	.+38     	; 0x25d2 <CTRL_readPassword+0x34>
	{
		EEPROM_readByte(PASSWORD_START_ADDRESS_IN_MEMORY+i, &g_currentPassword_array[i]);
    25ac:	89 81       	ldd	r24, Y+1	; 0x01
    25ae:	88 2f       	mov	r24, r24
    25b0:	90 e0       	ldi	r25, 0x00	; 0
    25b2:	8f 5e       	subi	r24, 0xEF	; 239
    25b4:	9c 4f       	sbci	r25, 0xFC	; 252
    25b6:	ac 01       	movw	r20, r24
    25b8:	89 81       	ldd	r24, Y+1	; 0x01
    25ba:	88 2f       	mov	r24, r24
    25bc:	90 e0       	ldi	r25, 0x00	; 0
    25be:	9c 01       	movw	r18, r24
    25c0:	26 56       	subi	r18, 0x66	; 102
    25c2:	3f 4f       	sbci	r19, 0xFF	; 255
    25c4:	ca 01       	movw	r24, r20
    25c6:	b9 01       	movw	r22, r18
    25c8:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <EEPROM_readByte>
}
/*==================================== readPassword ===============================================*/
void CTRL_readPassword(void)
{
	uint8 i;
	for(i=0; i< NUMBER_OF_DIGITS_IN_PASSWORD; i++)
    25cc:	89 81       	ldd	r24, Y+1	; 0x01
    25ce:	8f 5f       	subi	r24, 0xFF	; 255
    25d0:	89 83       	std	Y+1, r24	; 0x01
    25d2:	89 81       	ldd	r24, Y+1	; 0x01
    25d4:	85 30       	cpi	r24, 0x05	; 5
    25d6:	50 f3       	brcs	.-44     	; 0x25ac <CTRL_readPassword+0xe>
	{
		EEPROM_readByte(PASSWORD_START_ADDRESS_IN_MEMORY+i, &g_currentPassword_array[i]);
	}
}
    25d8:	0f 90       	pop	r0
    25da:	cf 91       	pop	r28
    25dc:	df 91       	pop	r29
    25de:	08 95       	ret

000025e0 <CTRL_compareTwoPasswords>:
/*==================================== compare_TwoPasswords ========================================*/
uint8 CTRL_compareTwoPasswords(void)
{
    25e0:	df 93       	push	r29
    25e2:	cf 93       	push	r28
    25e4:	00 d0       	rcall	.+0      	; 0x25e6 <CTRL_compareTwoPasswords+0x6>
    25e6:	cd b7       	in	r28, 0x3d	; 61
    25e8:	de b7       	in	r29, 0x3e	; 62
	uint8 i,verify = MATCHED;
    25ea:	81 e0       	ldi	r24, 0x01	; 1
    25ec:	89 83       	std	Y+1, r24	; 0x01
	for(i=0; i < NUMBER_OF_DIGITS_IN_PASSWORD; i++)
    25ee:	1a 82       	std	Y+2, r1	; 0x02
    25f0:	15 c0       	rjmp	.+42     	; 0x261c <CTRL_compareTwoPasswords+0x3c>
	{
		if(g_currentPassword_array[i] != g_confirmPassword_array[i])
    25f2:	8a 81       	ldd	r24, Y+2	; 0x02
    25f4:	88 2f       	mov	r24, r24
    25f6:	90 e0       	ldi	r25, 0x00	; 0
    25f8:	fc 01       	movw	r30, r24
    25fa:	e6 56       	subi	r30, 0x66	; 102
    25fc:	ff 4f       	sbci	r31, 0xFF	; 255
    25fe:	20 81       	ld	r18, Z
    2600:	8a 81       	ldd	r24, Y+2	; 0x02
    2602:	88 2f       	mov	r24, r24
    2604:	90 e0       	ldi	r25, 0x00	; 0
    2606:	fc 01       	movw	r30, r24
    2608:	eb 56       	subi	r30, 0x6B	; 107
    260a:	ff 4f       	sbci	r31, 0xFF	; 255
    260c:	80 81       	ld	r24, Z
    260e:	28 17       	cp	r18, r24
    2610:	11 f0       	breq	.+4      	; 0x2616 <CTRL_compareTwoPasswords+0x36>
		{
			verify = MISMATCHED;
    2612:	19 82       	std	Y+1, r1	; 0x01
    2614:	06 c0       	rjmp	.+12     	; 0x2622 <CTRL_compareTwoPasswords+0x42>
}
/*==================================== compare_TwoPasswords ========================================*/
uint8 CTRL_compareTwoPasswords(void)
{
	uint8 i,verify = MATCHED;
	for(i=0; i < NUMBER_OF_DIGITS_IN_PASSWORD; i++)
    2616:	8a 81       	ldd	r24, Y+2	; 0x02
    2618:	8f 5f       	subi	r24, 0xFF	; 255
    261a:	8a 83       	std	Y+2, r24	; 0x02
    261c:	8a 81       	ldd	r24, Y+2	; 0x02
    261e:	85 30       	cpi	r24, 0x05	; 5
    2620:	40 f3       	brcs	.-48     	; 0x25f2 <CTRL_compareTwoPasswords+0x12>
		{
			verify = MISMATCHED;
			break;
		}
	}
	return verify;
    2622:	89 81       	ldd	r24, Y+1	; 0x01
}
    2624:	0f 90       	pop	r0
    2626:	0f 90       	pop	r0
    2628:	cf 91       	pop	r28
    262a:	df 91       	pop	r29
    262c:	08 95       	ret

0000262e <CTRL_passwordInputOperation>:
/*==================================== PasswordInputOperation =======================================*/
void CTRL_passwordInputOperation(void)
{
    262e:	df 93       	push	r29
    2630:	cf 93       	push	r28
    2632:	0f 92       	push	r0
    2634:	cd b7       	in	r28, 0x3d	; 61
    2636:	de b7       	in	r29, 0x3e	; 62
	uint8 temp = 0;
    2638:	19 82       	std	Y+1, r1	; 0x01
	 * 6. send ready to contact to HMI and wait if until finish its task and respond by ready.
	 * 7. send the result of comparsion to HMI.
	 * 8. loop until the two password are matched.
	 ****************************************************************************************/
		do{
			while(UART_receiveByte() != READY);
    263a:	0e 94 23 06 	call	0xc46	; 0xc46 <UART_receiveByte>
    263e:	81 30       	cpi	r24, 0x01	; 1
    2640:	e1 f7       	brne	.-8      	; 0x263a <CTRL_passwordInputOperation+0xc>
			UART_sendByte(READY);
    2642:	81 e0       	ldi	r24, 0x01	; 1
    2644:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
			CTRL_receivePassword(g_currentPassword_array);
    2648:	8a e9       	ldi	r24, 0x9A	; 154
    264a:	90 e0       	ldi	r25, 0x00	; 0
    264c:	0e 94 f5 10 	call	0x21ea	; 0x21ea <CTRL_receivePassword>
			while(UART_receiveByte() != READY);
    2650:	0e 94 23 06 	call	0xc46	; 0xc46 <UART_receiveByte>
    2654:	81 30       	cpi	r24, 0x01	; 1
    2656:	e1 f7       	brne	.-8      	; 0x2650 <CTRL_passwordInputOperation+0x22>
			UART_sendByte(READY);
    2658:	81 e0       	ldi	r24, 0x01	; 1
    265a:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
			CTRL_receivePassword(g_confirmPassword_array);
    265e:	85 e9       	ldi	r24, 0x95	; 149
    2660:	90 e0       	ldi	r25, 0x00	; 0
    2662:	0e 94 f5 10 	call	0x21ea	; 0x21ea <CTRL_receivePassword>
			temp = CTRL_compareTwoPasswords();
    2666:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <CTRL_compareTwoPasswords>
    266a:	89 83       	std	Y+1, r24	; 0x01
			if(temp == MATCHED)
    266c:	89 81       	ldd	r24, Y+1	; 0x01
    266e:	81 30       	cpi	r24, 0x01	; 1
    2670:	11 f4       	brne	.+4      	; 0x2676 <CTRL_passwordInputOperation+0x48>
			{
				CTRL_savePassword();
    2672:	0e 94 30 12 	call	0x2460	; 0x2460 <CTRL_savePassword>
			}
			UART_sendByte(READY);
    2676:	81 e0       	ldi	r24, 0x01	; 1
    2678:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
			while(UART_receiveByte() != READY);
    267c:	0e 94 23 06 	call	0xc46	; 0xc46 <UART_receiveByte>
    2680:	81 30       	cpi	r24, 0x01	; 1
    2682:	e1 f7       	brne	.-8      	; 0x267c <CTRL_passwordInputOperation+0x4e>
			UART_sendByte(temp);
    2684:	89 81       	ldd	r24, Y+1	; 0x01
    2686:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
		}while(temp == MISMATCHED);
    268a:	89 81       	ldd	r24, Y+1	; 0x01
    268c:	88 23       	and	r24, r24
    268e:	a9 f2       	breq	.-86     	; 0x263a <CTRL_passwordInputOperation+0xc>
}
    2690:	0f 90       	pop	r0
    2692:	cf 91       	pop	r28
    2694:	df 91       	pop	r29
    2696:	08 95       	ret

00002698 <CTRL_doorAction>:
/*=================================== display_DoorAction =============================================*/
void CTRL_doorAction(void)
{
    2698:	df 93       	push	r29
    269a:	cf 93       	push	r28
    269c:	cd b7       	in	r28, 0x3d	; 61
    269e:	de b7       	in	r29, 0x3e	; 62
	g_seconds = 0;
    26a0:	10 92 94 00 	sts	0x0094, r1
	MOTOR_rotate(ROTATE_CW);
    26a4:	81 e0       	ldi	r24, 0x01	; 1
    26a6:	0e 94 26 10 	call	0x204c	; 0x204c <MOTOR_rotate>
	while(g_seconds < TIME_OF_DOOR_OPEN);
    26aa:	80 91 94 00 	lds	r24, 0x0094
    26ae:	8f 30       	cpi	r24, 0x0F	; 15
    26b0:	e0 f3       	brcs	.-8      	; 0x26aa <CTRL_doorAction+0x12>
	MOTOR_stop();
    26b2:	0e 94 57 10 	call	0x20ae	; 0x20ae <MOTOR_stop>
	while(g_seconds < (TIME_OF_DOOR_OPEN+TIME_OF_DOOR_STOP));
    26b6:	80 91 94 00 	lds	r24, 0x0094
    26ba:	82 31       	cpi	r24, 0x12	; 18
    26bc:	e0 f3       	brcs	.-8      	; 0x26b6 <CTRL_doorAction+0x1e>
	MOTOR_rotate(ROTATE_A_CW);
    26be:	80 e0       	ldi	r24, 0x00	; 0
    26c0:	0e 94 26 10 	call	0x204c	; 0x204c <MOTOR_rotate>
	while(g_seconds < (TIME_OF_DOOR_OPEN+TIME_OF_DOOR_STOP+TIME_OF_DOOR_CLOSE));
    26c4:	80 91 94 00 	lds	r24, 0x0094
    26c8:	81 32       	cpi	r24, 0x21	; 33
    26ca:	e0 f3       	brcs	.-8      	; 0x26c4 <CTRL_doorAction+0x2c>
	MOTOR_stop();
    26cc:	0e 94 57 10 	call	0x20ae	; 0x20ae <MOTOR_stop>

}
    26d0:	cf 91       	pop	r28
    26d2:	df 91       	pop	r29
    26d4:	08 95       	ret

000026d6 <CTRL_callBack>:
/*=================================== Door_callBack =============================================*/
void CTRL_callBack(void)
{
    26d6:	df 93       	push	r29
    26d8:	cf 93       	push	r28
    26da:	cd b7       	in	r28, 0x3d	; 61
    26dc:	de b7       	in	r29, 0x3e	; 62
	g_seconds++;
    26de:	80 91 94 00 	lds	r24, 0x0094
    26e2:	8f 5f       	subi	r24, 0xFF	; 255
    26e4:	80 93 94 00 	sts	0x0094, r24
}
    26e8:	cf 91       	pop	r28
    26ea:	df 91       	pop	r29
    26ec:	08 95       	ret

000026ee <CTRL_alarmAction>:
/*================================== CONTROL_alarmAction =======================================*/
void CTRL_alarmAction(void)
{
    26ee:	df 93       	push	r29
    26f0:	cf 93       	push	r28
    26f2:	cd b7       	in	r28, 0x3d	; 61
    26f4:	de b7       	in	r29, 0x3e	; 62
	g_seconds = 0;
    26f6:	10 92 94 00 	sts	0x0094, r1
	BUZZER_on();
    26fa:	0e 94 79 10 	call	0x20f2	; 0x20f2 <BUZZER_on>
	while(g_seconds < TIME_OF_ALARM);
    26fe:	80 91 94 00 	lds	r24, 0x0094
    2702:	8c 33       	cpi	r24, 0x3C	; 60
    2704:	e0 f3       	brcs	.-8      	; 0x26fe <CTRL_alarmAction+0x10>
	BUZZER_off();
    2706:	0e 94 85 10 	call	0x210a	; 0x210a <BUZZER_off>
}
    270a:	cf 91       	pop	r28
    270c:	df 91       	pop	r29
    270e:	08 95       	ret

00002710 <CTRL_openDoorWrongPassword>:
/*================================= CONTROL_openDoorCheckPassword ================================*/
void CTRL_openDoorWrongPassword(uint8 *a_NumberOfWrongPasswords)
{
    2710:	df 93       	push	r29
    2712:	cf 93       	push	r28
    2714:	00 d0       	rcall	.+0      	; 0x2716 <CTRL_openDoorWrongPassword+0x6>
    2716:	0f 92       	push	r0
    2718:	cd b7       	in	r28, 0x3d	; 61
    271a:	de b7       	in	r29, 0x3e	; 62
    271c:	9b 83       	std	Y+3, r25	; 0x03
    271e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 a_verification_res = 0;
    2720:	19 82       	std	Y+1, r1	; 0x01
	 * 	12-1. exit the loop.
	 * 	12-2. set num_of_wrong_passwords back to zero.
	 * 	12-3. apply functoin CONTROL_alarmAction.
	 * 	12-4. return back to the option menu.
	 ************************************************************************/
	CTRL_sendACK();
    2722:	0e 94 e7 10 	call	0x21ce	; 0x21ce <CTRL_sendACK>
	UART_sendByte(MISMATCHED);
    2726:	80 e0       	ldi	r24, 0x00	; 0
    2728:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
    272c:	20 c0       	rjmp	.+64     	; 0x276e <CTRL_openDoorWrongPassword+0x5e>
	while((*a_NumberOfWrongPasswords) < MAX_NUMBER_OF_WRONG_PASS_ENTERED)
	{
		(*a_NumberOfWrongPasswords) ++;
    272e:	ea 81       	ldd	r30, Y+2	; 0x02
    2730:	fb 81       	ldd	r31, Y+3	; 0x03
    2732:	80 81       	ld	r24, Z
    2734:	8f 5f       	subi	r24, 0xFF	; 255
    2736:	ea 81       	ldd	r30, Y+2	; 0x02
    2738:	fb 81       	ldd	r31, Y+3	; 0x03
    273a:	80 83       	st	Z, r24
		CTRL_receiveACK();
    273c:	0e 94 d9 10 	call	0x21b2	; 0x21b2 <CTRL_receiveACK>
		CTRL_receivePassword(g_confirmPassword_array);
    2740:	85 e9       	ldi	r24, 0x95	; 149
    2742:	90 e0       	ldi	r25, 0x00	; 0
    2744:	0e 94 f5 10 	call	0x21ea	; 0x21ea <CTRL_receivePassword>
		CTRL_readPassword();
    2748:	0e 94 cf 12 	call	0x259e	; 0x259e <CTRL_readPassword>
		a_verification_res = CTRL_compareTwoPasswords();
    274c:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <CTRL_compareTwoPasswords>
    2750:	89 83       	std	Y+1, r24	; 0x01
		CTRL_sendACK();
    2752:	0e 94 e7 10 	call	0x21ce	; 0x21ce <CTRL_sendACK>
		UART_sendByte(a_verification_res);
    2756:	89 81       	ldd	r24, Y+1	; 0x01
    2758:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>

		if(a_verification_res == MATCHED)
    275c:	89 81       	ldd	r24, Y+1	; 0x01
    275e:	81 30       	cpi	r24, 0x01	; 1
    2760:	31 f4       	brne	.+12     	; 0x276e <CTRL_openDoorWrongPassword+0x5e>
		{
			(*a_NumberOfWrongPasswords) = 0;
    2762:	ea 81       	ldd	r30, Y+2	; 0x02
    2764:	fb 81       	ldd	r31, Y+3	; 0x03
    2766:	10 82       	st	Z, r1
			CTRL_doorAction();
    2768:	0e 94 4c 13 	call	0x2698	; 0x2698 <CTRL_doorAction>
    276c:	05 c0       	rjmp	.+10     	; 0x2778 <CTRL_openDoorWrongPassword+0x68>
	 * 	12-3. apply functoin CONTROL_alarmAction.
	 * 	12-4. return back to the option menu.
	 ************************************************************************/
	CTRL_sendACK();
	UART_sendByte(MISMATCHED);
	while((*a_NumberOfWrongPasswords) < MAX_NUMBER_OF_WRONG_PASS_ENTERED)
    276e:	ea 81       	ldd	r30, Y+2	; 0x02
    2770:	fb 81       	ldd	r31, Y+3	; 0x03
    2772:	80 81       	ld	r24, Z
    2774:	83 30       	cpi	r24, 0x03	; 3
    2776:	d8 f2       	brcs	.-74     	; 0x272e <CTRL_openDoorWrongPassword+0x1e>
			(*a_NumberOfWrongPasswords) = 0;
			CTRL_doorAction();
			break;         /* exit from while loop */
		}
	}
	if((*a_NumberOfWrongPasswords) == MAX_NUMBER_OF_WRONG_PASS_ENTERED)
    2778:	ea 81       	ldd	r30, Y+2	; 0x02
    277a:	fb 81       	ldd	r31, Y+3	; 0x03
    277c:	80 81       	ld	r24, Z
    277e:	83 30       	cpi	r24, 0x03	; 3
    2780:	29 f4       	brne	.+10     	; 0x278c <CTRL_openDoorWrongPassword+0x7c>
	{
		(*a_NumberOfWrongPasswords) = 0;
    2782:	ea 81       	ldd	r30, Y+2	; 0x02
    2784:	fb 81       	ldd	r31, Y+3	; 0x03
    2786:	10 82       	st	Z, r1
		CTRL_alarmAction();
    2788:	0e 94 77 13 	call	0x26ee	; 0x26ee <CTRL_alarmAction>
	}
}
    278c:	0f 90       	pop	r0
    278e:	0f 90       	pop	r0
    2790:	0f 90       	pop	r0
    2792:	cf 91       	pop	r28
    2794:	df 91       	pop	r29
    2796:	08 95       	ret

00002798 <CTRL_changePassword>:
/*================================= CONTROL_changePassword ======================================*/
void CTRL_changePassword(uint8 *a_NumberOfWrongPasswords)
{
    2798:	df 93       	push	r29
    279a:	cf 93       	push	r28
    279c:	00 d0       	rcall	.+0      	; 0x279e <CTRL_changePassword+0x6>
    279e:	0f 92       	push	r0
    27a0:	cd b7       	in	r28, 0x3d	; 61
    27a2:	de b7       	in	r29, 0x3e	; 62
    27a4:	9b 83       	std	Y+3, r25	; 0x03
    27a6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 a_verification_res = 0;
    27a8:	19 82       	std	Y+1, r1	; 0x01
	 * 	6-1. send ready to the HMI and wait its readiness.
	 * 	6-2. send MISMATCHED message to HMI.
	 * 	6-3. loop until enter the correct password.
	 * 	6-4. if the user enter a wrong password for 3 times ==> implement alarm action.
	 ************************************************************************************/
	CTRL_receiveACK();
    27aa:	0e 94 d9 10 	call	0x21b2	; 0x21b2 <CTRL_receiveACK>

	CTRL_receivePassword(g_confirmPassword_array);
    27ae:	85 e9       	ldi	r24, 0x95	; 149
    27b0:	90 e0       	ldi	r25, 0x00	; 0
    27b2:	0e 94 f5 10 	call	0x21ea	; 0x21ea <CTRL_receivePassword>
	CTRL_readPassword();
    27b6:	0e 94 cf 12 	call	0x259e	; 0x259e <CTRL_readPassword>
	a_verification_res = CTRL_compareTwoPasswords();
    27ba:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <CTRL_compareTwoPasswords>
    27be:	89 83       	std	Y+1, r24	; 0x01

	if(a_verification_res == MATCHED)
    27c0:	89 81       	ldd	r24, Y+1	; 0x01
    27c2:	81 30       	cpi	r24, 0x01	; 1
    27c4:	59 f4       	brne	.+22     	; 0x27dc <CTRL_changePassword+0x44>
	{
		CTRL_sendACK();
    27c6:	0e 94 e7 10 	call	0x21ce	; 0x21ce <CTRL_sendACK>
		UART_sendByte(CHANGE_PASSWORD);
    27ca:	8c e2       	ldi	r24, 0x2C	; 44
    27cc:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
		CTRL_passwordInputOperation();
    27d0:	0e 94 17 13 	call	0x262e	; 0x262e <CTRL_passwordInputOperation>
		(*a_NumberOfWrongPasswords) = 0;
    27d4:	ea 81       	ldd	r30, Y+2	; 0x02
    27d6:	fb 81       	ldd	r31, Y+3	; 0x03
    27d8:	10 82       	st	Z, r1
    27da:	38 c0       	rjmp	.+112    	; 0x284c <CTRL_changePassword+0xb4>
	}
	else if(a_verification_res == MISMATCHED)
    27dc:	89 81       	ldd	r24, Y+1	; 0x01
    27de:	88 23       	and	r24, r24
    27e0:	a9 f5       	brne	.+106    	; 0x284c <CTRL_changePassword+0xb4>
	{
		CTRL_sendACK();
    27e2:	0e 94 e7 10 	call	0x21ce	; 0x21ce <CTRL_sendACK>
		UART_sendByte(MISMATCHED);
    27e6:	80 e0       	ldi	r24, 0x00	; 0
    27e8:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
    27ec:	20 c0       	rjmp	.+64     	; 0x282e <CTRL_changePassword+0x96>
		while((*a_NumberOfWrongPasswords) < MAX_NUMBER_OF_WRONG_PASS_ENTERED)
		{
			(*a_NumberOfWrongPasswords)++;
    27ee:	ea 81       	ldd	r30, Y+2	; 0x02
    27f0:	fb 81       	ldd	r31, Y+3	; 0x03
    27f2:	80 81       	ld	r24, Z
    27f4:	8f 5f       	subi	r24, 0xFF	; 255
    27f6:	ea 81       	ldd	r30, Y+2	; 0x02
    27f8:	fb 81       	ldd	r31, Y+3	; 0x03
    27fa:	80 83       	st	Z, r24

			CTRL_receiveACK();
    27fc:	0e 94 d9 10 	call	0x21b2	; 0x21b2 <CTRL_receiveACK>
			CTRL_receivePassword(g_confirmPassword_array);
    2800:	85 e9       	ldi	r24, 0x95	; 149
    2802:	90 e0       	ldi	r25, 0x00	; 0
    2804:	0e 94 f5 10 	call	0x21ea	; 0x21ea <CTRL_receivePassword>
			CTRL_readPassword();
    2808:	0e 94 cf 12 	call	0x259e	; 0x259e <CTRL_readPassword>
			a_verification_res = CTRL_compareTwoPasswords();
    280c:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <CTRL_compareTwoPasswords>
    2810:	89 83       	std	Y+1, r24	; 0x01
			CTRL_sendACK();
    2812:	0e 94 e7 10 	call	0x21ce	; 0x21ce <CTRL_sendACK>
			UART_sendByte(a_verification_res);
    2816:	89 81       	ldd	r24, Y+1	; 0x01
    2818:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
			if(a_verification_res == MATCHED)
    281c:	89 81       	ldd	r24, Y+1	; 0x01
    281e:	81 30       	cpi	r24, 0x01	; 1
    2820:	31 f4       	brne	.+12     	; 0x282e <CTRL_changePassword+0x96>
			{
				(*a_NumberOfWrongPasswords) = 0;
    2822:	ea 81       	ldd	r30, Y+2	; 0x02
    2824:	fb 81       	ldd	r31, Y+3	; 0x03
    2826:	10 82       	st	Z, r1
				CTRL_passwordInputOperation();
    2828:	0e 94 17 13 	call	0x262e	; 0x262e <CTRL_passwordInputOperation>
    282c:	05 c0       	rjmp	.+10     	; 0x2838 <CTRL_changePassword+0xa0>
	}
	else if(a_verification_res == MISMATCHED)
	{
		CTRL_sendACK();
		UART_sendByte(MISMATCHED);
		while((*a_NumberOfWrongPasswords) < MAX_NUMBER_OF_WRONG_PASS_ENTERED)
    282e:	ea 81       	ldd	r30, Y+2	; 0x02
    2830:	fb 81       	ldd	r31, Y+3	; 0x03
    2832:	80 81       	ld	r24, Z
    2834:	83 30       	cpi	r24, 0x03	; 3
    2836:	d8 f2       	brcs	.-74     	; 0x27ee <CTRL_changePassword+0x56>
				(*a_NumberOfWrongPasswords) = 0;
				CTRL_passwordInputOperation();
				break; /* exit the while loop */
			}
		}
		if((*a_NumberOfWrongPasswords) == MAX_NUMBER_OF_WRONG_PASS_ENTERED)
    2838:	ea 81       	ldd	r30, Y+2	; 0x02
    283a:	fb 81       	ldd	r31, Y+3	; 0x03
    283c:	80 81       	ld	r24, Z
    283e:	83 30       	cpi	r24, 0x03	; 3
    2840:	29 f4       	brne	.+10     	; 0x284c <CTRL_changePassword+0xb4>
		{
			(*a_NumberOfWrongPasswords) = 0;
    2842:	ea 81       	ldd	r30, Y+2	; 0x02
    2844:	fb 81       	ldd	r31, Y+3	; 0x03
    2846:	10 82       	st	Z, r1
			CTRL_alarmAction();
    2848:	0e 94 77 13 	call	0x26ee	; 0x26ee <CTRL_alarmAction>
		}
	}

}
    284c:	0f 90       	pop	r0
    284e:	0f 90       	pop	r0
    2850:	0f 90       	pop	r0
    2852:	cf 91       	pop	r28
    2854:	df 91       	pop	r29
    2856:	08 95       	ret

00002858 <main>:
#include "HAL/EEPROM/eeprom.h"
#include <avr/interrupt.h>
#include <util/delay.h>

int main(void)
{
    2858:	df 93       	push	r29
    285a:	cf 93       	push	r28
    285c:	cd b7       	in	r28, 0x3d	; 61
    285e:	de b7       	in	r29, 0x3e	; 62
    2860:	64 97       	sbiw	r28, 0x14	; 20
    2862:	0f b6       	in	r0, 0x3f	; 63
    2864:	f8 94       	cli
    2866:	de bf       	out	0x3e, r29	; 62
    2868:	0f be       	out	0x3f, r0	; 63
    286a:	cd bf       	out	0x3d, r28	; 61
	 *  [uint8 flag]: variable to observe if the user is used the program for the first time or not.
	 *  [uint8 a_CTROL_option]: this variable stores the selected option coming from HMI ECU.
	 *  [uint8 a_num_of_wrong_passwords]: this variable used to observe how many wrong passwords the user has enterred.
	 *  [uint8 a_CTROL_verification_res]: this variable stores the result of the comparsion betweem the two input passwords.
	 ******************************************************************************************************************/
	uint8 a_num_of_wrong_passwords = 0,flag;
    286c:	19 8a       	std	Y+17, r1	; 0x11
	uint8 a_CTROL_verification_res = 0,a_CTROL_option=0;
    286e:	18 8a       	std	Y+16, r1	; 0x10
    2870:	1f 86       	std	Y+15, r1	; 0x0f
	 * 2. initiate the Buzzer.
	 * 3. initiate the motor.
	 * 4. initiate the timer to Timer1, compare-mode, prescaler_1024,and set the initial and compare values.
	 * 5. initiate the UART to baud-rate=9600, 8-bits data, one stop bit and no parity.
	 **********************************************************************************************************/
	CTRL_init();
    2872:	0e 94 91 10 	call	0x2122	; 0x2122 <CTRL_init>
    2876:	80 e0       	ldi	r24, 0x00	; 0
    2878:	90 e0       	ldi	r25, 0x00	; 0
    287a:	a0 e2       	ldi	r26, 0x20	; 32
    287c:	b1 e4       	ldi	r27, 0x41	; 65
    287e:	8b 87       	std	Y+11, r24	; 0x0b
    2880:	9c 87       	std	Y+12, r25	; 0x0c
    2882:	ad 87       	std	Y+13, r26	; 0x0d
    2884:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2886:	6b 85       	ldd	r22, Y+11	; 0x0b
    2888:	7c 85       	ldd	r23, Y+12	; 0x0c
    288a:	8d 85       	ldd	r24, Y+13	; 0x0d
    288c:	9e 85       	ldd	r25, Y+14	; 0x0e
    288e:	20 e0       	ldi	r18, 0x00	; 0
    2890:	30 e0       	ldi	r19, 0x00	; 0
    2892:	4a ef       	ldi	r20, 0xFA	; 250
    2894:	54 e4       	ldi	r21, 0x44	; 68
    2896:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    289a:	dc 01       	movw	r26, r24
    289c:	cb 01       	movw	r24, r22
    289e:	8f 83       	std	Y+7, r24	; 0x07
    28a0:	98 87       	std	Y+8, r25	; 0x08
    28a2:	a9 87       	std	Y+9, r26	; 0x09
    28a4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    28a6:	6f 81       	ldd	r22, Y+7	; 0x07
    28a8:	78 85       	ldd	r23, Y+8	; 0x08
    28aa:	89 85       	ldd	r24, Y+9	; 0x09
    28ac:	9a 85       	ldd	r25, Y+10	; 0x0a
    28ae:	20 e0       	ldi	r18, 0x00	; 0
    28b0:	30 e0       	ldi	r19, 0x00	; 0
    28b2:	40 e8       	ldi	r20, 0x80	; 128
    28b4:	5f e3       	ldi	r21, 0x3F	; 63
    28b6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    28ba:	88 23       	and	r24, r24
    28bc:	2c f4       	brge	.+10     	; 0x28c8 <main+0x70>
		__ticks = 1;
    28be:	81 e0       	ldi	r24, 0x01	; 1
    28c0:	90 e0       	ldi	r25, 0x00	; 0
    28c2:	9e 83       	std	Y+6, r25	; 0x06
    28c4:	8d 83       	std	Y+5, r24	; 0x05
    28c6:	3f c0       	rjmp	.+126    	; 0x2946 <main+0xee>
	else if (__tmp > 65535)
    28c8:	6f 81       	ldd	r22, Y+7	; 0x07
    28ca:	78 85       	ldd	r23, Y+8	; 0x08
    28cc:	89 85       	ldd	r24, Y+9	; 0x09
    28ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    28d0:	20 e0       	ldi	r18, 0x00	; 0
    28d2:	3f ef       	ldi	r19, 0xFF	; 255
    28d4:	4f e7       	ldi	r20, 0x7F	; 127
    28d6:	57 e4       	ldi	r21, 0x47	; 71
    28d8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    28dc:	18 16       	cp	r1, r24
    28de:	4c f5       	brge	.+82     	; 0x2932 <main+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28e0:	6b 85       	ldd	r22, Y+11	; 0x0b
    28e2:	7c 85       	ldd	r23, Y+12	; 0x0c
    28e4:	8d 85       	ldd	r24, Y+13	; 0x0d
    28e6:	9e 85       	ldd	r25, Y+14	; 0x0e
    28e8:	20 e0       	ldi	r18, 0x00	; 0
    28ea:	30 e0       	ldi	r19, 0x00	; 0
    28ec:	40 e2       	ldi	r20, 0x20	; 32
    28ee:	51 e4       	ldi	r21, 0x41	; 65
    28f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28f4:	dc 01       	movw	r26, r24
    28f6:	cb 01       	movw	r24, r22
    28f8:	bc 01       	movw	r22, r24
    28fa:	cd 01       	movw	r24, r26
    28fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2900:	dc 01       	movw	r26, r24
    2902:	cb 01       	movw	r24, r22
    2904:	9e 83       	std	Y+6, r25	; 0x06
    2906:	8d 83       	std	Y+5, r24	; 0x05
    2908:	0f c0       	rjmp	.+30     	; 0x2928 <main+0xd0>
    290a:	88 ec       	ldi	r24, 0xC8	; 200
    290c:	90 e0       	ldi	r25, 0x00	; 0
    290e:	9c 83       	std	Y+4, r25	; 0x04
    2910:	8b 83       	std	Y+3, r24	; 0x03
    2912:	8b 81       	ldd	r24, Y+3	; 0x03
    2914:	9c 81       	ldd	r25, Y+4	; 0x04
    2916:	01 97       	sbiw	r24, 0x01	; 1
    2918:	f1 f7       	brne	.-4      	; 0x2916 <main+0xbe>
    291a:	9c 83       	std	Y+4, r25	; 0x04
    291c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    291e:	8d 81       	ldd	r24, Y+5	; 0x05
    2920:	9e 81       	ldd	r25, Y+6	; 0x06
    2922:	01 97       	sbiw	r24, 0x01	; 1
    2924:	9e 83       	std	Y+6, r25	; 0x06
    2926:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2928:	8d 81       	ldd	r24, Y+5	; 0x05
    292a:	9e 81       	ldd	r25, Y+6	; 0x06
    292c:	00 97       	sbiw	r24, 0x00	; 0
    292e:	69 f7       	brne	.-38     	; 0x290a <main+0xb2>
    2930:	14 c0       	rjmp	.+40     	; 0x295a <main+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2932:	6f 81       	ldd	r22, Y+7	; 0x07
    2934:	78 85       	ldd	r23, Y+8	; 0x08
    2936:	89 85       	ldd	r24, Y+9	; 0x09
    2938:	9a 85       	ldd	r25, Y+10	; 0x0a
    293a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    293e:	dc 01       	movw	r26, r24
    2940:	cb 01       	movw	r24, r22
    2942:	9e 83       	std	Y+6, r25	; 0x06
    2944:	8d 83       	std	Y+5, r24	; 0x05
    2946:	8d 81       	ldd	r24, Y+5	; 0x05
    2948:	9e 81       	ldd	r25, Y+6	; 0x06
    294a:	9a 83       	std	Y+2, r25	; 0x02
    294c:	89 83       	std	Y+1, r24	; 0x01
    294e:	89 81       	ldd	r24, Y+1	; 0x01
    2950:	9a 81       	ldd	r25, Y+2	; 0x02
    2952:	01 97       	sbiw	r24, 0x01	; 1
    2954:	f1 f7       	brne	.-4      	; 0x2952 <main+0xfa>
    2956:	9a 83       	std	Y+2, r25	; 0x02
    2958:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);

	/* read the value of flag from memory */
	EEPROM_readByte(CODE_STATE_ADDRESS, &flag);
    295a:	9e 01       	movw	r18, r28
    295c:	2e 5e       	subi	r18, 0xEE	; 238
    295e:	3f 4f       	sbci	r19, 0xFF	; 255
    2960:	80 e1       	ldi	r24, 0x10	; 16
    2962:	93 e0       	ldi	r25, 0x03	; 3
    2964:	b9 01       	movw	r22, r18
    2966:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <EEPROM_readByte>
	/* check if HMI is ready to contact. if it is ready send the flag to it. */
	CTRL_sendACK();
    296a:	0e 94 e7 10 	call	0x21ce	; 0x21ce <CTRL_sendACK>
	UART_sendByte(flag);
    296e:	8a 89       	ldd	r24, Y+18	; 0x12
    2970:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>

	/* Don't come here again if you have set your password brefore. */
	if(flag != 1)
    2974:	8a 89       	ldd	r24, Y+18	; 0x12
    2976:	81 30       	cpi	r24, 0x01	; 1
    2978:	11 f0       	breq	.+4      	; 0x297e <main+0x126>
		 * 5. if two passwords are matched store the password in memory.
		 * 6. send ready to contact to HMI and wait if until finish its task and respond by ready.
		 * 7. send the result of comparsion to HMI.
		 * 8. loop until the two password are matched.
		 ********************************************************************************************************/
		CTRL_passwordInputOperation();
    297a:	0e 94 17 13 	call	0x262e	; 0x262e <CTRL_passwordInputOperation>
	}

	/* set the flag to 1 and store it in memory to prevent the program from starting again from this point */
	flag = 1;
    297e:	81 e0       	ldi	r24, 0x01	; 1
    2980:	8a 8b       	std	Y+18, r24	; 0x12
	EEPROM_writeByte(CODE_STATE_ADDRESS, flag);
    2982:	2a 89       	ldd	r18, Y+18	; 0x12
    2984:	80 e1       	ldi	r24, 0x10	; 16
    2986:	93 e0       	ldi	r25, 0x03	; 3
    2988:	62 2f       	mov	r22, r18
    298a:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <EEPROM_writeByte>

	/* Enable global interrupt */
	SREG |= (1<<7);
    298e:	af e5       	ldi	r26, 0x5F	; 95
    2990:	b0 e0       	ldi	r27, 0x00	; 0
    2992:	ef e5       	ldi	r30, 0x5F	; 95
    2994:	f0 e0       	ldi	r31, 0x00	; 0
    2996:	80 81       	ld	r24, Z
    2998:	80 68       	ori	r24, 0x80	; 128
    299a:	8c 93       	st	X, r24
	while(1)
	{
		CTRL_receiveACK();		/* wait until verify password is entered.*/
    299c:	0e 94 d9 10 	call	0x21b2	; 0x21b2 <CTRL_receiveACK>
		a_CTROL_option = UART_receiveByte(); 	/* receive the selected option*/
    29a0:	0e 94 23 06 	call	0xc46	; 0xc46 <UART_receiveByte>
    29a4:	8f 87       	std	Y+15, r24	; 0x0f

		switch(a_CTROL_option)
    29a6:	8f 85       	ldd	r24, Y+15	; 0x0f
    29a8:	28 2f       	mov	r18, r24
    29aa:	30 e0       	ldi	r19, 0x00	; 0
    29ac:	3c 8b       	std	Y+20, r19	; 0x14
    29ae:	2b 8b       	std	Y+19, r18	; 0x13
    29b0:	8b 89       	ldd	r24, Y+19	; 0x13
    29b2:	9c 89       	ldd	r25, Y+20	; 0x14
    29b4:	8b 32       	cpi	r24, 0x2B	; 43
    29b6:	91 05       	cpc	r25, r1
    29b8:	31 f0       	breq	.+12     	; 0x29c6 <main+0x16e>
    29ba:	2b 89       	ldd	r18, Y+19	; 0x13
    29bc:	3c 89       	ldd	r19, Y+20	; 0x14
    29be:	2d 32       	cpi	r18, 0x2D	; 45
    29c0:	31 05       	cpc	r19, r1
    29c2:	19 f1       	breq	.+70     	; 0x2a0a <main+0x1b2>
    29c4:	eb cf       	rjmp	.-42     	; 0x299c <main+0x144>
			 * 5. compare the two passwords and put the result in a_CTROL_verification_res.
			 * 6. if a_verification_res = matched ==> implement the door action.
			 * 7. if a_verificatoin_res = mismatched ==> reenter the password again.
			 * 	7-1. if the passwords don't matched for three times ==> implement the alarm action.
			 *********************************************************************************************/
			a_num_of_wrong_passwords++;
    29c6:	89 89       	ldd	r24, Y+17	; 0x11
    29c8:	8f 5f       	subi	r24, 0xFF	; 255
    29ca:	89 8b       	std	Y+17, r24	; 0x11
			CTRL_receiveACK();
    29cc:	0e 94 d9 10 	call	0x21b2	; 0x21b2 <CTRL_receiveACK>
			CTRL_receivePassword(g_confirmPassword_array);
    29d0:	85 e9       	ldi	r24, 0x95	; 149
    29d2:	90 e0       	ldi	r25, 0x00	; 0
    29d4:	0e 94 f5 10 	call	0x21ea	; 0x21ea <CTRL_receivePassword>
			CTRL_readPassword();
    29d8:	0e 94 cf 12 	call	0x259e	; 0x259e <CTRL_readPassword>
			a_CTROL_verification_res = CTRL_compareTwoPasswords();
    29dc:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <CTRL_compareTwoPasswords>
    29e0:	88 8b       	std	Y+16, r24	; 0x10

			if(a_CTROL_verification_res == MATCHED)
    29e2:	88 89       	ldd	r24, Y+16	; 0x10
    29e4:	81 30       	cpi	r24, 0x01	; 1
    29e6:	49 f4       	brne	.+18     	; 0x29fa <main+0x1a2>
				 * 3.wait until the HMI finihes its task and ready to respond.
				 * 4.send the command generated depended on verification result to the HMI ECU.
				 * 5.start the door action.
				 * 6.return to option menu again after door actoin ended.(go to break from switch)
				 **********************************************************************************/
				a_num_of_wrong_passwords = 0;
    29e8:	19 8a       	std	Y+17, r1	; 0x11
				CTRL_sendACK();
    29ea:	0e 94 e7 10 	call	0x21ce	; 0x21ce <CTRL_sendACK>
				UART_sendByte(DOOR_OPEN);
    29ee:	88 e5       	ldi	r24, 0x58	; 88
    29f0:	0e 94 0c 06 	call	0xc18	; 0xc18 <UART_sendByte>
				CTRL_doorAction();
    29f4:	0e 94 4c 13 	call	0x2698	; 0x2698 <CTRL_doorAction>
    29f8:	d1 cf       	rjmp	.-94     	; 0x299c <main+0x144>
			}
			else if(a_CTROL_verification_res == MISMATCHED)
    29fa:	88 89       	ldd	r24, Y+16	; 0x10
    29fc:	88 23       	and	r24, r24
    29fe:	71 f6       	brne	.-100    	; 0x299c <main+0x144>
				 * 	12-1. exit the loop.
				 * 	12-2. set num_of_wrong_passwords back to zero.
				 * 	12-3. apply functoin CONTROL_alarmAction.
				 * 	12-4. return back to the option menu.
				 ************************************************************************/
				CTRL_openDoorWrongPassword(&a_num_of_wrong_passwords);
    2a00:	ce 01       	movw	r24, r28
    2a02:	41 96       	adiw	r24, 0x11	; 17
    2a04:	0e 94 88 13 	call	0x2710	; 0x2710 <CTRL_openDoorWrongPassword>
    2a08:	c9 cf       	rjmp	.-110    	; 0x299c <main+0x144>
			}
			break;		/* return to the option menu , exit from open door option case */

		case CHANGE_PASSWORD_OPTION:
			a_num_of_wrong_passwords ++;
    2a0a:	89 89       	ldd	r24, Y+17	; 0x11
    2a0c:	8f 5f       	subi	r24, 0xFF	; 255
    2a0e:	89 8b       	std	Y+17, r24	; 0x11
			 * 	6-1. send ready to the HMI and wait its readiness.
			 * 	6-2. send MISMATCHED message to HMI.
			 * 	6-3. loop until enter the correct password.
			 * 	6-4. if the user enter a wrong password for 3 times ==> implement alarm action.
			 ************************************************************************************/
			CTRL_changePassword(&a_num_of_wrong_passwords);
    2a10:	ce 01       	movw	r24, r28
    2a12:	41 96       	adiw	r24, 0x11	; 17
    2a14:	0e 94 cc 13 	call	0x2798	; 0x2798 <CTRL_changePassword>
    2a18:	c1 cf       	rjmp	.-126    	; 0x299c <main+0x144>

00002a1a <__udivmodsi4>:
    2a1a:	a1 e2       	ldi	r26, 0x21	; 33
    2a1c:	1a 2e       	mov	r1, r26
    2a1e:	aa 1b       	sub	r26, r26
    2a20:	bb 1b       	sub	r27, r27
    2a22:	fd 01       	movw	r30, r26
    2a24:	0d c0       	rjmp	.+26     	; 0x2a40 <__udivmodsi4_ep>

00002a26 <__udivmodsi4_loop>:
    2a26:	aa 1f       	adc	r26, r26
    2a28:	bb 1f       	adc	r27, r27
    2a2a:	ee 1f       	adc	r30, r30
    2a2c:	ff 1f       	adc	r31, r31
    2a2e:	a2 17       	cp	r26, r18
    2a30:	b3 07       	cpc	r27, r19
    2a32:	e4 07       	cpc	r30, r20
    2a34:	f5 07       	cpc	r31, r21
    2a36:	20 f0       	brcs	.+8      	; 0x2a40 <__udivmodsi4_ep>
    2a38:	a2 1b       	sub	r26, r18
    2a3a:	b3 0b       	sbc	r27, r19
    2a3c:	e4 0b       	sbc	r30, r20
    2a3e:	f5 0b       	sbc	r31, r21

00002a40 <__udivmodsi4_ep>:
    2a40:	66 1f       	adc	r22, r22
    2a42:	77 1f       	adc	r23, r23
    2a44:	88 1f       	adc	r24, r24
    2a46:	99 1f       	adc	r25, r25
    2a48:	1a 94       	dec	r1
    2a4a:	69 f7       	brne	.-38     	; 0x2a26 <__udivmodsi4_loop>
    2a4c:	60 95       	com	r22
    2a4e:	70 95       	com	r23
    2a50:	80 95       	com	r24
    2a52:	90 95       	com	r25
    2a54:	9b 01       	movw	r18, r22
    2a56:	ac 01       	movw	r20, r24
    2a58:	bd 01       	movw	r22, r26
    2a5a:	cf 01       	movw	r24, r30
    2a5c:	08 95       	ret

00002a5e <__prologue_saves__>:
    2a5e:	2f 92       	push	r2
    2a60:	3f 92       	push	r3
    2a62:	4f 92       	push	r4
    2a64:	5f 92       	push	r5
    2a66:	6f 92       	push	r6
    2a68:	7f 92       	push	r7
    2a6a:	8f 92       	push	r8
    2a6c:	9f 92       	push	r9
    2a6e:	af 92       	push	r10
    2a70:	bf 92       	push	r11
    2a72:	cf 92       	push	r12
    2a74:	df 92       	push	r13
    2a76:	ef 92       	push	r14
    2a78:	ff 92       	push	r15
    2a7a:	0f 93       	push	r16
    2a7c:	1f 93       	push	r17
    2a7e:	cf 93       	push	r28
    2a80:	df 93       	push	r29
    2a82:	cd b7       	in	r28, 0x3d	; 61
    2a84:	de b7       	in	r29, 0x3e	; 62
    2a86:	ca 1b       	sub	r28, r26
    2a88:	db 0b       	sbc	r29, r27
    2a8a:	0f b6       	in	r0, 0x3f	; 63
    2a8c:	f8 94       	cli
    2a8e:	de bf       	out	0x3e, r29	; 62
    2a90:	0f be       	out	0x3f, r0	; 63
    2a92:	cd bf       	out	0x3d, r28	; 61
    2a94:	09 94       	ijmp

00002a96 <__epilogue_restores__>:
    2a96:	2a 88       	ldd	r2, Y+18	; 0x12
    2a98:	39 88       	ldd	r3, Y+17	; 0x11
    2a9a:	48 88       	ldd	r4, Y+16	; 0x10
    2a9c:	5f 84       	ldd	r5, Y+15	; 0x0f
    2a9e:	6e 84       	ldd	r6, Y+14	; 0x0e
    2aa0:	7d 84       	ldd	r7, Y+13	; 0x0d
    2aa2:	8c 84       	ldd	r8, Y+12	; 0x0c
    2aa4:	9b 84       	ldd	r9, Y+11	; 0x0b
    2aa6:	aa 84       	ldd	r10, Y+10	; 0x0a
    2aa8:	b9 84       	ldd	r11, Y+9	; 0x09
    2aaa:	c8 84       	ldd	r12, Y+8	; 0x08
    2aac:	df 80       	ldd	r13, Y+7	; 0x07
    2aae:	ee 80       	ldd	r14, Y+6	; 0x06
    2ab0:	fd 80       	ldd	r15, Y+5	; 0x05
    2ab2:	0c 81       	ldd	r16, Y+4	; 0x04
    2ab4:	1b 81       	ldd	r17, Y+3	; 0x03
    2ab6:	aa 81       	ldd	r26, Y+2	; 0x02
    2ab8:	b9 81       	ldd	r27, Y+1	; 0x01
    2aba:	ce 0f       	add	r28, r30
    2abc:	d1 1d       	adc	r29, r1
    2abe:	0f b6       	in	r0, 0x3f	; 63
    2ac0:	f8 94       	cli
    2ac2:	de bf       	out	0x3e, r29	; 62
    2ac4:	0f be       	out	0x3f, r0	; 63
    2ac6:	cd bf       	out	0x3d, r28	; 61
    2ac8:	ed 01       	movw	r28, r26
    2aca:	08 95       	ret

00002acc <_exit>:
    2acc:	f8 94       	cli

00002ace <__stop_program>:
    2ace:	ff cf       	rjmp	.-2      	; 0x2ace <__stop_program>
