*****************************************************************

  Device    [devCAE_S]

  Author    [guoxi]

  Abstract  [THE DEVICE MODELLED FOR THE END OF CARRY CHAIN. FOR THE OUTPUT PORT 
             HAD BEEN USED BY SUM OF CARRY CHAIN, SIGNAL OF THE PORT COUT CAN NOT
             PASS TO IT DERECTLY.]

  Revision History:

********************************************************************************/
gate
device devCAE_S : device devC_S
{
    parameter
    (
        config bit  CP_INITC[31:0] = 32'hffff_ffff,
        config string CP_MODEC     = "LUT5",         //"LUT5" "ROM" "WMUX" "RAM" "ARITH" "PRIENC" "MUX4" "XOR" "COMP" "RAM"
        config string CP_MASK    := "FALSE",       
        config string CP_Y2MUX_SEL := "CYX"            //"FX":F2 "CYX":CYC "MF":QP1
    );
    
    port
    (
               output   Y2,  
        logic  input    FGC_CIN
    );
}; // end of device devCAE_S


/*******************************************************************************

  Device    [devCAE_S]

  Author    [guoxi]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devCAE_S
{
    // Wires connecting to output ports
    wire ntY2;
    
    // Internal wires
    wire ntCYC;   
    wire ntCYB;

    //
    // Connection to ports
    //
    ntCYB     <= FGC_CIN;
    Y2        <= ntY2;
    
    //
    // Instances. FGA section
    //

    device FYS FYC
        parameter map
        (
            CP_INIT   => CP_INITC,
            CP_MODE   => CP_MODEC,
            CP_MASK   => CP_MASK 
        )
        port map
        (
            CIN  => ntCYB,
            COUT => ntCYC
        );
    
    device YMUX  Y2MUX
        parameter map
        (
            CP_OUT_SEL => CP_Y2MUX_SEL
        )
        port map
        (
            Y    => ntY2,
            CYX  => ntCYC
        );
    
}; // end of structure netlist of devCAE_S

