project:
  title:        "7 segment seconds counter (Verilog Demo)"      
  author:       "Suyn22"      
  discord:      "suyn22#1234"    
  description:  "This project implements a seconds counter on a 7-segment display using Verilog. It counts up every second, displaying the value from 0 to 9."
  language:     "Verilog" 
  clock_hz:     10000000       

  tiles: "1x1"

  top_module:  "tt_um_seven_segment_seconds"

  source_files:
    - "project.v"
    - "decoder.v"

pinout:
  # Inputs
  ui[0]: "compare[11]"
  ui[1]: "compare[12]"
  ui[2]: "compare[13]"
  ui[3]: "compare[14]"
  ui[4]: "compare[15]"
  ui[5]: "compare[16]"
  ui[6]: "compare[17]"
  ui[7]: "compare[18]"

  # Outputs
  uo[0]: "segment a"
  uo[1]: "segment b"
  uo[2]: "segment c"
  uo[3]: "segment d"
  uo[4]: "segment e"
  uo[5]: "segment f"
  uo[6]: "segment g"
  uo[7]: "dot"

  # Bidirectional pins
  uio[0]: "second counter bit 0"
  uio[1]: "second counter bit 1"
  uio[2]: "second counter bit 2"
  uio[3]: "second counter bit 3"
  uio[4]: "second counter bit 4"
  uio[5]: "second counter bit 5"
  uio[6]: "second counter bit 6"
  uio[7]: "second counter bit 7"
  
yaml_version: 6
