Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/encrypt_tb_isim_beh.exe -prj C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/encrypt_tb_beh.prj work.encrypt_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/A_function.vhd" into library work
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/step_round.vhd" into library work
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/L_function.vhd" into library work
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/key_perm.vhd" into library work
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/branch_round.vhd" into library work
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/key_schedule.vhd" into library work
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/branch_rounds.vhd" into library work
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/encrypt.vhd" into library work
Parsing VHDL file "C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/encrypt_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3314: Range is empty (null range)
WARNING:HDLCompiler:220 - "N:/P.20131013/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3314: Assignment ignored
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity A_function [a_function_default]
Compiling architecture behavioral of entity step_round [step_round_default]
Compiling architecture behavioral of entity branch_round [branch_round_default]
Compiling architecture behavioral of entity L_function [l_function_default]
Compiling architecture behavioral of entity branch_rounds [branch_rounds_default]
Compiling architecture behavioral of entity key_perm [key_perm_default]
Compiling architecture behavioral of entity key_schedule [key_schedule_default]
Compiling architecture behavioral of entity encrypt [encrypt_default]
Compiling architecture behavior of entity encrypt_tb
Time Resolution for simulation is 1ps.
Compiled 20 VHDL Units
Built simulation executable C:/Users/Lucas Futch/Documents/sparx_vhdl/sparx/encrypt_tb_isim_beh.exe
Fuse Memory Usage: 35652 KB
Fuse CPU Usage: 515 ms
