// Seed: 2619880876
module module_0 (
    output wand id_0,
    output wire id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output uwire id_6,
    input uwire id_7
);
  assign module_1.id_2 = 0;
  assign id_6 = 1;
  if (id_4 - id_3) wor id_9;
  else always id_9 = 1 + 1 - 1;
  wire id_10;
  wire id_11, id_12, id_13, id_14;
  wor  id_15 = 1'b0;
  wire id_16;
  wire id_17;
  tri id_18, id_19;
  wire id_20;
  supply1 id_21 = id_3;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    input tri0 id_4
);
  for (id_6 = id_1; 1; id_6 = 1) wire id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_2,
      id_6,
      id_6,
      id_6,
      id_1
  );
endmodule
