{
    "meta": {"version": 2},
    "DESIGN_NAME": "user_proj_timer",
    "DESIGN_IS_CORE": false,
    "VERILOG_FILES": [
        "dir::/../../verilog/rtl/user_proj_timer.v",
        "dir::/../../verilog/rtl/timer.v"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "counter.clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 200 3000",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "PL_TARGET_DENSITY_PCT": 55,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "GRT_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "MAGIC_DEF_LABELS": false,
    "SYNTH_ABC_BUFFERING": false,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,    
    "GRT_REPAIR_ANTENNAS": true,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "BASE_SDC_FILE": "dir::base_user_proj_timer.sdc",
    "RUN_CVC": true
}