Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 13 19:30:40 2024
| Host         : Saraa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top1_timing_summary_routed.rpt -pb Top1_timing_summary_routed.pb -rpx Top1_timing_summary_routed.rpx -warn_on_violation
| Design       : Top1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.740        0.000                      0                  392        0.103        0.000                      0                  392        4.020        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.740        0.000                      0                  392        0.103        0.000                      0                  392        4.020        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.828ns (22.425%)  route 2.864ns (77.575%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.681     6.450    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.938     7.512    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.636 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.429     8.065    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.816     9.005    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.606    15.029    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    14.744    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.828ns (22.425%)  route 2.864ns (77.575%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.681     6.450    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.938     7.512    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.636 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.429     8.065    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.816     9.005    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.606    15.029    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    14.744    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[5]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.828ns (22.425%)  route 2.864ns (77.575%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.681     6.450    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.938     7.512    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.636 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.429     8.065    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.816     9.005    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.606    15.029    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    14.744    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.828ns (22.425%)  route 2.864ns (77.575%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.681     6.450    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.938     7.512    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.636 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.429     8.065    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.816     9.005    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.606    15.029    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429    14.744    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[7]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.828ns (22.432%)  route 2.863ns (77.568%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.681     6.450    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.938     7.512    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.636 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.429     8.065    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.815     9.004    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.589    15.011    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429    14.822    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[20]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.754%)  route 2.811ns (77.246%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.681     6.450    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.938     7.512    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.636 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.429     8.065    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.763     8.951    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.590    15.012    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.754%)  route 2.811ns (77.246%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.681     6.450    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.938     7.512    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.636 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.429     8.065    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.763     8.951    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.590    15.012    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.754%)  route 2.811ns (77.246%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.681     6.450    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.938     7.512    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.636 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.429     8.065    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.763     8.951    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.590    15.012    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.754%)  route 2.811ns (77.246%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.681     6.450    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.938     7.512    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.636 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.429     8.065    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.763     8.951    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.590    15.012    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[9]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[9]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.828ns (23.310%)  route 2.724ns (76.690%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.681     6.450    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[19]
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7/O
                         net (fo=1, routed)           0.938     7.512    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_7_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     7.636 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3/O
                         net (fo=2, routed)           0.429     8.065    Accelerometer/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_3_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1/O
                         net (fo=21, routed)          0.676     8.864    Accelerometer/ADXL_Control/Sample_Rate_Div[0]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.606    15.029    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429    14.744    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[0]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.378ns (79.916%)  route 0.095ns (20.084%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.604     1.523    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/Q
                         net (fo=2, routed)           0.094     1.782    Accelerometer/ADXL_Control/in[3]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  Accelerometer/ADXL_Control/ACCEL_X_SUM[0]_i_3/O
                         net (fo=1, routed)           0.000     1.827    Accelerometer/ADXL_Control/ACCEL_X_SUM[0]_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.942 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.942    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.996    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_7
    SLICE_X7Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.868     2.034    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.389ns (80.373%)  route 0.095ns (19.627%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.604     1.523    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/Q
                         net (fo=2, routed)           0.094     1.782    Accelerometer/ADXL_Control/in[3]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  Accelerometer/ADXL_Control/ACCEL_X_SUM[0]_i_3/O
                         net (fo=1, routed)           0.000     1.827    Accelerometer/ADXL_Control/ACCEL_X_SUM[0]_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.942 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.942    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.007    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_5
    SLICE_X7Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.868     2.034    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.605     1.524    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/Q
                         net (fo=2, routed)           0.133     1.798    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.037    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[5][0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.598     1.517    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Accelerometer/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.111     1.770    Accelerometer/ADXL_Control/Adxl_Data_Ready
    SLICE_X6Y100         SRL16E                                       r  Accelerometer/ADXL_Control/Data_Reg_reg[5][0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.868     2.034    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X6Y100         SRL16E                                       r  Accelerometer/ADXL_Control/Data_Reg_reg[5][0]_srl5/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y100         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.650    Accelerometer/ADXL_Control/Data_Reg_reg[5][0]_srl5
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.605     1.524    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/Q
                         net (fo=2, routed)           0.133     1.798    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.037    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[5][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.598     1.517    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Accelerometer/ADXL_Control/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.122     1.781    Accelerometer/ADXL_Control/Adxl_Conf_Err
    SLICE_X6Y100         SRL16E                                       r  Accelerometer/ADXL_Control/Data_Reg_reg[5][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.868     2.034    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X6Y100         SRL16E                                       r  Accelerometer/ADXL_Control/Data_Reg_reg[5][7]_srl5/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y100         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.648    Accelerometer/ADXL_Control/Data_Reg_reg[5][7]_srl5
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.414ns (81.337%)  route 0.095ns (18.663%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.604     1.523    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/Q
                         net (fo=2, routed)           0.094     1.782    Accelerometer/ADXL_Control/in[3]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  Accelerometer/ADXL_Control/ACCEL_X_SUM[0]_i_3/O
                         net (fo=1, routed)           0.000     1.827    Accelerometer/ADXL_Control/ACCEL_X_SUM[0]_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.942 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.942    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.032 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_6
    SLICE_X7Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.868     2.034    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.414ns (81.337%)  route 0.095ns (18.663%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.604     1.523    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/Q
                         net (fo=2, routed)           0.094     1.782    Accelerometer/ADXL_Control/in[3]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  Accelerometer/ADXL_Control/ACCEL_X_SUM[0]_i_3/O
                         net (fo=1, routed)           0.000     1.827    Accelerometer/ADXL_Control/ACCEL_X_SUM[0]_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.942 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.942    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.032 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.032    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.868     2.034    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[7]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.417ns (81.446%)  route 0.095ns (18.554%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.604     1.523    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/Q
                         net (fo=2, routed)           0.094     1.782    Accelerometer/ADXL_Control/in[3]
    SLICE_X7Y99          LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  Accelerometer/ADXL_Control/ACCEL_X_SUM[0]_i_3/O
                         net (fo=1, routed)           0.000     1.827    Accelerometer/ADXL_Control/ACCEL_X_SUM[0]_i_3_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.942 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.942    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]_i_2_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[4]_i_1_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.035 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[8]_i_1_n_7
    SLICE_X7Y101         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.868     2.034    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.605     1.524    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]/Q
                         net (fo=2, routed)           0.133     1.798    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.049    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[8]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.037    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    Accelerometer/ADXL_Control/Sample_Rate_Div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYSCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X2Y107    Accelerometer/RESET_INT_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y107    Accelerometer/cnt_acc_reset_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y107    Accelerometer/cnt_acc_reset_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y107    Accelerometer/cnt_acc_reset_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y107    Accelerometer/cnt_acc_reset_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y107    Accelerometer/cnt_acc_reset_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y107    Accelerometer/cnt_acc_reset_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y107    Accelerometer/cnt_acc_reset_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y107    Accelerometer/cnt_acc_reset_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y100    Accelerometer/ADXL_Control/Data_Reg_reg[5][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y100    Accelerometer/ADXL_Control/Data_Reg_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][2]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][2]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][3]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y100    Accelerometer/ADXL_Control/Data_Reg_reg[5][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y100    Accelerometer/ADXL_Control/Data_Reg_reg[5][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][2]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][2]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][3]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][4]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y101    Accelerometer/ADXL_Control/Data_Reg_reg[5][4]_srl6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 4.336ns (53.063%)  route 3.835ns (46.937%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.708     5.310    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/Q
                         net (fo=8, routed)           1.410     7.176    Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT
    SLICE_X5Y104         LUT3 (Prop_lut3_I2_O)        0.150     7.326 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.425     9.752    SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.730    13.481 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.481    SCLK
    F15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 4.118ns (54.754%)  route 3.403ns (45.246%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.709     5.311    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/Q
                         net (fo=19, routed)          0.917     6.684    Accelerometer/ADXL_Control/SPI_Interface/StC_Spi_Trans[0]
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     6.808 r  Accelerometer/ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.486     9.294    SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    12.833 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000    12.833    SS
    D15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.332ns  (logic 4.008ns (54.668%)  route 3.324ns (45.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  Accelerometer/ADXL_Control/ACCEL_X_reg[10]/Q
                         net (fo=1, routed)           3.324     9.092    LEDS_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.645 r  LEDS_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.645    LEDS[10]
    U14                                                               r  LEDS[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 4.146ns (57.630%)  route 3.048ns (42.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  Accelerometer/ADXL_Control/ACCEL_X_reg[7]/Q
                         net (fo=1, routed)           3.048     8.780    LEDS_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.727    12.507 r  LEDS_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.507    LEDS[7]
    U16                                                               r  LEDS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 4.070ns (56.716%)  route 3.106ns (43.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Accelerometer/ADXL_Control/ACCEL_X_reg[5]/Q
                         net (fo=1, routed)           3.106     8.936    LEDS_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.488 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.488    LEDS[5]
    V17                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.029ns  (logic 4.136ns (58.845%)  route 2.893ns (41.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.708     5.310    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           2.893     8.622    MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.717    12.339 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    12.339    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 4.073ns (58.385%)  route 2.903ns (41.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  Accelerometer/ADXL_Control/ACCEL_X_reg[6]/Q
                         net (fo=1, routed)           2.903     8.733    LEDS_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.288 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.288    LEDS[6]
    U17                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 4.203ns (60.747%)  route 2.716ns (39.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.478     5.790 r  Accelerometer/ADXL_Control/ACCEL_X_reg[9]/Q
                         net (fo=1, routed)           2.716     8.506    LEDS_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.725    12.232 r  LEDS_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.232    LEDS[9]
    T15                                                               r  LEDS[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.840ns  (logic 3.987ns (58.297%)  route 2.852ns (41.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/Q
                         net (fo=1, routed)           2.852     8.621    LEDS_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.152 r  LEDS_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.152    LEDS[11]
    T16                                                               r  LEDS[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.784ns  (logic 4.140ns (61.016%)  route 2.645ns (38.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.710     5.312    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  Accelerometer/ADXL_Control/ACCEL_X_reg[8]/Q
                         net (fo=1, routed)           2.645     8.376    LEDS_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.721    12.097 r  LEDS_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.097    LEDS[8]
    V16                                                               r  LEDS[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.400ns (77.759%)  route 0.400ns (22.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  Accelerometer/ADXL_Control/ACCEL_X_reg[1]/Q
                         net (fo=1, routed)           0.400     2.083    LEDS_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.319 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.319    LEDS[1]
    K15                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.362ns (72.332%)  route 0.521ns (27.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Accelerometer/ADXL_Control/ACCEL_X_reg[0]/Q
                         net (fo=1, routed)           0.521     2.181    LEDS_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.402 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.402    LEDS[0]
    H17                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.415ns (72.195%)  route 0.545ns (27.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  Accelerometer/ADXL_Control/ACCEL_X_reg[3]/Q
                         net (fo=1, routed)           0.545     2.227    LEDS_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.479 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.479    LEDS[3]
    N14                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.394ns (71.119%)  route 0.566ns (28.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Accelerometer/ADXL_Control/ACCEL_X_reg[2]/Q
                         net (fo=1, routed)           0.566     2.226    LEDS_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.479 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.479    LEDS[2]
    J13                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.434ns (72.788%)  route 0.536ns (27.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  Accelerometer/ADXL_Control/ACCEL_X_reg[4]/Q
                         net (fo=1, routed)           0.536     2.183    LEDS_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.306     3.489 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.489    LEDS[4]
    R18                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.429ns (65.770%)  route 0.744ns (34.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  Accelerometer/ADXL_Control/ACCEL_X_reg[8]/Q
                         net (fo=1, routed)           0.744     2.390    LEDS_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.301     3.692 r  LEDS_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.692    LEDS[8]
    V16                                                               r  LEDS[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.373ns (62.204%)  route 0.834ns (37.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/Q
                         net (fo=1, routed)           0.834     2.494    LEDS_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.726 r  LEDS_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.726    LEDS[11]
    T16                                                               r  LEDS[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.456ns (65.112%)  route 0.780ns (34.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  Accelerometer/ADXL_Control/ACCEL_X_reg[9]/Q
                         net (fo=1, routed)           0.780     2.447    LEDS_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.308     3.754 r  LEDS_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.754    LEDS[9]
    T15                                                               r  LEDS[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.420ns (62.189%)  route 0.863ns (37.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.599     1.518    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  Accelerometer/ADXL_Control/ACCEL_X_reg[6]/Q
                         net (fo=1, routed)           0.863     2.546    LEDS_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.801 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.801    LEDS[6]
    U17                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.424ns (61.890%)  route 0.877ns (38.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.597     1.516    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           0.877     2.521    MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.296     3.817 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     3.817    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.631ns (33.535%)  route 3.233ns (66.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.660     4.167    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.573     4.864    Accelerometer/RESET0_out
    SLICE_X0Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588     5.010    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.631ns (33.535%)  route 3.233ns (66.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.660     4.167    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.573     4.864    Accelerometer/RESET0_out
    SLICE_X0Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588     5.010    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.631ns (33.535%)  route 3.233ns (66.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.660     4.167    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.573     4.864    Accelerometer/RESET0_out
    SLICE_X0Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588     5.010    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.864ns  (logic 1.631ns (33.535%)  route 3.233ns (66.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.660     4.167    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.573     4.864    Accelerometer/RESET0_out
    SLICE_X0Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588     5.010    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.859ns  (logic 1.631ns (33.565%)  route 3.228ns (66.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.660     4.167    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.569     4.859    Accelerometer/RESET0_out
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588     5.010    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.859ns  (logic 1.631ns (33.565%)  route 3.228ns (66.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.660     4.167    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.569     4.859    Accelerometer/RESET0_out
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588     5.010    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.859ns  (logic 1.631ns (33.565%)  route 3.228ns (66.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.660     4.167    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.569     4.859    Accelerometer/RESET0_out
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588     5.010    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.859ns  (logic 1.631ns (33.565%)  route 3.228ns (66.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.660     4.167    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.569     4.859    Accelerometer/RESET0_out
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588     5.010    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/RESET_INT_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.820ns  (logic 1.631ns (33.839%)  route 3.189ns (66.161%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.660     4.167    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.529     4.820    Accelerometer/RESET0_out
    SLICE_X2Y107         FDSE                                         r  Accelerometer/RESET_INT_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588     5.010    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X2Y107         FDSE                                         r  Accelerometer/RESET_INT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.820ns  (logic 1.631ns (33.839%)  route 3.189ns (66.161%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.660     4.167    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.291 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.529     4.820    Accelerometer/RESET0_out
    SLICE_X2Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.588     5.010    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.247ns (18.599%)  route 1.083ns (81.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.331    Accelerometer/ADXL_Control/SPI_Interface/D[0]
    SLICE_X6Y103         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     2.033    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/RESET_INT_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.320ns (21.103%)  route 1.195ns (78.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.294    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.045     1.339 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.175     1.514    Accelerometer/RESET0_out
    SLICE_X2Y107         FDSE                                         r  Accelerometer/RESET_INT_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.870     2.035    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X2Y107         FDSE                                         r  Accelerometer/RESET_INT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.320ns (21.103%)  route 1.195ns (78.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.294    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.045     1.339 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.175     1.514    Accelerometer/RESET0_out
    SLICE_X2Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.870     2.035    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.320ns (21.103%)  route 1.195ns (78.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.294    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.045     1.339 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.175     1.514    Accelerometer/RESET0_out
    SLICE_X2Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.870     2.035    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.320ns (21.103%)  route 1.195ns (78.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.294    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.045     1.339 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.175     1.514    Accelerometer/RESET0_out
    SLICE_X2Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.870     2.035    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.320ns (20.701%)  route 1.224ns (79.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.294    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.045     1.339 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.205     1.544    Accelerometer/RESET0_out
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.870     2.035    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.320ns (20.701%)  route 1.224ns (79.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.294    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.045     1.339 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.205     1.544    Accelerometer/RESET0_out
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.870     2.035    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.320ns (20.701%)  route 1.224ns (79.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.294    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.045     1.339 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.205     1.544    Accelerometer/RESET0_out
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.870     2.035    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.320ns (20.701%)  route 1.224ns (79.299%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.294    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.045     1.339 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.205     1.544    Accelerometer/RESET0_out
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.870     2.035    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.320ns (20.643%)  route 1.229ns (79.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.020     1.294    Accelerometer/RESET_IBUF
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.045     1.339 r  Accelerometer/cnt_acc_reset[10]_i_1/O
                         net (fo=12, routed)          0.209     1.548    Accelerometer/RESET0_out
    SLICE_X0Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.870     2.035    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/C





