strict digraph "compose( ,  )" {
	node [label="\N"];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0c7818e550>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0c781f1150>",
		fillcolor=cadetblue,
		label="13:BS
out = b;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0c781f1150>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"Leaf_9:AL"	[def_var="['out']",
		label="Leaf_9:AL"];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0c781e3ed0>",
		fillcolor=cadetblue,
		label="12:BS
out = a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0c781e3ed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:BS" -> "Leaf_9:AL"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_9:AL"	[cond="[]",
		lineno=None];
	"11:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f0c781e3890>",
		fillcolor=linen,
		label="11:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"11:CS" -> "13:CA"	[cond="['sel']",
		label=sel,
		lineno=11];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0c781e3e10>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:CS" -> "12:CA"	[cond="['sel']",
		label=sel,
		lineno=11];
	"10:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0c781e3790>",
		fillcolor=turquoise,
		label="10:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"10:BL" -> "11:CS"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"9:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f0c781e3d10>",
		clk_sens=False,
		fillcolor=gold,
		label="9:AL",
		sens="['a', 'b', 'sel']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'sel', 'b']"];
	"9:AL" -> "10:BL"	[cond="[]",
		lineno=None];
}
