library IEEE;
use IEEE.STD_LOGIC_1164.all;

-- Entidade sem portos
entity CntUpTest100 is
end CntUpTest100;



architecture Stimulus of CntUpTest100 is

	-- Sinais para ligar às entradas da uut
	signal s_clk, s_reset, s_enable : std_logic;
	-- Sinal para ligar às saídas da uut
	signal s_count : std_logic_vector(6 downto 0);

begin
	-- Instanciação da Unit Under Test (UUT)
	uut : entity work.CntUpTest100(Behavioral)
				port map(clk => s_clk,
							reset => s_reset,
							enable => s_enable,
							count => s_count);
-- Process clock
clock_proc : process
begin
s_clk <= '0'; wait for 100 ns;
s_clk <= '1'; wait for 100 ns;
end process;
--Process stim
stim_proc : process
begin
s_reset <= '1';
s_enable <= '0';
s_upDown_n <= '1';
wait for 325 ns;
s_reset <= '0';
wait for 25 ns;
s_enable <= '1';
wait for 925 ns;
s_enable <= '0';
wait for 375 ns;
s_upDown_n <= '0';
s_enable <= '1';
wait for 975 ns;
s_enable <= '0';
wait for 125 ns;
end process;
end Stimulus;