$date
	Tue Nov 21 15:28:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! clock2 $end
$var wire 1 " clock1 $end
$scope module dut $end
$var reg 1 " clock1 $end
$var reg 1 ! clock2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#5
1"
#10
1!
#100
0!
0"
#200
1!
1"
#300
0!
0"
#400
1!
1"
#500
0!
0"
#600
1!
1"
#700
0!
0"
#800
1!
1"
#900
0!
0"
#1000
1!
1"
