{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701343718957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701343718958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 19:28:38 2023 " "Processing started: Thu Nov 30 19:28:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701343718958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701343718958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rainbow_led -c Rainbow_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rainbow_led -c Rainbow_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701343718958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701343719379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701343719380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701343726658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701343726658 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide ../divide/divide.v " "Entity \"divide\" obtained from \"../divide/divide.v\" instead of from Quartus Prime megafunction library" {  } { { "../divide/divide.v" "" { Text "D:/ShuDianShiYan/divide/divide.v" 18 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701343726659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/divide/divide.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/divide/divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "../divide/divide.v" "" { Text "D:/ShuDianShiYan/divide/divide.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701343726659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701343726659 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Rainbow_led.v(77) " "Verilog HDL information at Rainbow_led.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701343726660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rainbow_led.v 1 1 " "Found 1 design units, including 1 entities, in source file rainbow_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rainbow_led " "Found entity 1: Rainbow_led" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701343726661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701343726661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701343726662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701343726662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rainbow_led " "Elaborating entity \"Rainbow_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701343726683 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Rainbow_led.v(92) " "Verilog HDL Case Statement information at Rainbow_led.v(92): all case item expressions in this case statement are onehot" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 92 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701343726690 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Rainbow_led.v(105) " "Verilog HDL assignment warning at Rainbow_led.v(105): truncated value with size 32 to match size of target (16)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726691 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(113) " "Verilog HDL assignment warning at Rainbow_led.v(113): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726691 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Rainbow_led.v(115) " "Verilog HDL assignment warning at Rainbow_led.v(115): truncated value with size 16 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726691 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(120) " "Verilog HDL assignment warning at Rainbow_led.v(120): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726691 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(121) " "Verilog HDL assignment warning at Rainbow_led.v(121): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726691 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(125) " "Verilog HDL assignment warning at Rainbow_led.v(125): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726691 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(126) " "Verilog HDL assignment warning at Rainbow_led.v(126): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726691 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(140) " "Verilog HDL assignment warning at Rainbow_led.v(140): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726692 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Rainbow_led.v(142) " "Verilog HDL assignment warning at Rainbow_led.v(142): truncated value with size 16 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726692 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(147) " "Verilog HDL assignment warning at Rainbow_led.v(147): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726692 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(148) " "Verilog HDL assignment warning at Rainbow_led.v(148): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726692 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(152) " "Verilog HDL assignment warning at Rainbow_led.v(152): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726692 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(153) " "Verilog HDL assignment warning at Rainbow_led.v(153): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726692 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(160) " "Verilog HDL assignment warning at Rainbow_led.v(160): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726692 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Rainbow_led.v(161) " "Verilog HDL assignment warning at Rainbow_led.v(161): truncated value with size 16 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726692 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(167) " "Verilog HDL assignment warning at Rainbow_led.v(167): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726692 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(168) " "Verilog HDL assignment warning at Rainbow_led.v(168): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726692 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(172) " "Verilog HDL assignment warning at Rainbow_led.v(172): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726692 "|Rainbow_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Rainbow_led.v(174) " "Verilog HDL assignment warning at Rainbow_led.v(174): truncated value with size 32 to match size of target (8)" {  } { { "Rainbow_led.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726693 "|Rainbow_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u1\"" {  } { { "Rainbow_led.v" "u1" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701343726708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:p1 " "Elaborating entity \"PWM\" for hierarchy \"PWM:p1\"" {  } { { "Rainbow_led.v" "p1" { Text "D:/ShuDianShiYan/Rainbow_led/Rainbow_led.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701343726710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM.v(11) " "Verilog HDL assignment warning at PWM.v(11): truncated value with size 32 to match size of target (8)" {  } { { "PWM.v" "" { Text "D:/ShuDianShiYan/Rainbow_led/PWM.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701343726710 "|Rainbow_led|PWM:p1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 73 -1 0 } } { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 82 -1 0 } } { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701343727040 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701343727040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701343727228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/Rainbow_led/output_files/Rainbow_led.map.smsg " "Generated suppressed messages file D:/ShuDianShiYan/Rainbow_led/output_files/Rainbow_led.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701343727641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701343727705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701343727705 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701343727738 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701343727738 ""} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Implemented 289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701343727738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701343727738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701343727749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 19:28:47 2023 " "Processing ended: Thu Nov 30 19:28:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701343727749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701343727749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701343727749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701343727749 ""}
