;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT 0, @0
	JMP 121, 106
	DJN -1, @-20
	SUB 270, 1
	MOV 64, <-20
	MOV 64, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 103
	SUB 270, 1
	SUB @121, 106
	SLT 0, @0
	MOV 64, <-20
	SUB @-127, 100
	SUB @121, 106
	DJN -1, @-20
	JMP <121, 103
	MOV -4, <-20
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB @121, 103
	SPL -101, -20
	SPL -101, -20
	SUB 270, 1
	DJN -1, @-20
	SUB @154, 606
	SLT 0, @0
	SUB 300, 90
	SUB @124, 106
	SUB @645, @200
	JMP @12, #200
	SUB @101, -109
	DJN -1, @-20
	SUB @-127, 100
	MOV 64, <-20
	SUB #0, -80
	JMP 645, #200
	SPL -101, -20
	SPL 0, <802
	SUB @121, 106
	SPL 0, <802
	SPL 0, <802
	SPL -101, -20
	MOV -4, <-20
	DJN -1, @-20
	SLT 0, @0
	JMP 121, 106
	DJN -1, @-20
	SUB 270, 1
	MOV 64, <-20
	SUB @121, 103
	MOV -1, <-20
