NDS Database:  version P.20131013

NDS_INFO | xbr | 2C256144 | XC2C256-7-TQ144

DEVICE | 2C256 | 2C256144 | 

NETWORK | Main | 0 | 0 | 1073758214 | 0

MACROCELL_INSTANCE | Latch+PrldLow | BUSY_MC | Main_COPY_0_COPY_0 | 1088 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5869 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 6034 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 6039 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/6 | 6044 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | BUSY_MC.Q | 6045 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | BUSY_MC.UIM | 6033 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | BUSY_MC.SI | BUSY_MC | 0 | 4 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5869 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 6034 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 6039 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | BUSY_MC.D1 | 5862 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | BUSY_MC.D2 | 5861 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | BUSY_MC.CLKF | 5863 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3>

SRFF_INSTANCE | BUSY_MC.REG | BUSY_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BUSY_MC.D | 5860 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | BUSY_MC.CLKF | 5863 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 4 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3>
INPUT_NODE_TYPE | 2 | 8 | SRFF_S
SIGNAL | NODE | FOOBAR3__ctinst/6 | 6044 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | BUSY_MC.Q | 6032 | ? | 0 | 0 | BUSY_MC | NULL | NULL | BUSY_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | TX_CIRCUIT/count<0>_MC | Main_COPY_0_COPY_0 | 5376 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5869 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 6034 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 6039 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5874 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6022 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/count<0>_MC.SI | TX_CIRCUIT/count<0>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5869 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 6034 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 6039 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/count<0>_MC.D1 | 5867 | ? | 0 | 0 | TX_CIRCUIT/count<0>_MC | NULL | NULL | TX_CIRCUIT/count<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/count<0>_MC.D2 | 5868 | ? | 0 | 0 | TX_CIRCUIT/count<0>_MC | NULL | NULL | TX_CIRCUIT/count<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/count<0>_MC.REG | TX_CIRCUIT/count<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/count<0>_MC.D | 5866 | ? | 0 | 0 | TX_CIRCUIT/count<0>_MC | NULL | NULL | TX_CIRCUIT/count<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5874 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6022 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/count<0>_MC.Q | 5865 | ? | 0 | 0 | TX_CIRCUIT/count<0>_MC | NULL | NULL | TX_CIRCUIT/count<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | TX_CIRCUIT/count<1>_MC | Main_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5874 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6022 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/count<1> | 5869 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/count<1>_MC.SI | TX_CIRCUIT/count<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/count<1>_MC.D1 | 5872 | ? | 0 | 0 | TX_CIRCUIT/count<1>_MC | NULL | NULL | TX_CIRCUIT/count<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/count<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/count<1>_MC.D2 | 5873 | ? | 0 | 0 | TX_CIRCUIT/count<1>_MC | NULL | NULL | TX_CIRCUIT/count<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/count<1>_MC.REG | TX_CIRCUIT/count<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/count<1>_MC.D | 5871 | ? | 0 | 0 | TX_CIRCUIT/count<1>_MC | NULL | NULL | TX_CIRCUIT/count<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5874 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6022 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/count<1>_MC.Q | 5870 | ? | 0 | 0 | TX_CIRCUIT/count<1>_MC | NULL | NULL | TX_CIRCUIT/count<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | TX_CIRCUIT/clk_MC | Main_COPY_0_COPY_0 | 5376 | 22 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/clk | 5875 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/clk_MC.Q | TX_CIRCUIT/clk_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/clk_MC.SI | TX_CIRCUIT/clk_MC | 0 | 21 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/clk_MC.D1 | 5879 | ? | 0 | 0 | TX_CIRCUIT/clk_MC | NULL | NULL | TX_CIRCUIT/clk_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/clk_MC.D2 | 5878 | ? | 0 | 0 | TX_CIRCUIT/clk_MC | NULL | NULL | TX_CIRCUIT/clk_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185
SPPTERM | 19 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 19 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>

SRFF_INSTANCE | TX_CIRCUIT/clk_MC.REG | TX_CIRCUIT/clk_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/clk_MC.D | 5877 | ? | 0 | 0 | TX_CIRCUIT/clk_MC | NULL | NULL | TX_CIRCUIT/clk_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/clk_MC.Q | 5876 | ? | 0 | 0 | TX_CIRCUIT/clk_MC | NULL | NULL | TX_CIRCUIT/clk_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<10>_MC | Main_COPY_0_COPY_0 | 1024 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<11> | 5885 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5972 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<10>_MC.SI | TX_CIRCUIT/divider<10>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<11> | 5885 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5972 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<10>_MC.D1 | 5884 | ? | 0 | 0 | TX_CIRCUIT/divider<10>_MC | NULL | NULL | TX_CIRCUIT/divider<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<10>_MC.D2 | 5883 | ? | 0 | 0 | TX_CIRCUIT/divider<10>_MC | NULL | NULL | TX_CIRCUIT/divider<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_TRUE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<9>
SPPTERM | 16 | IV_TRUE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8>
SPPTERM | 16 | IV_TRUE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<7>
SPPTERM | 16 | IV_TRUE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | N_PZ_193
SPPTERM | 19 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | TX_CIRCUIT/divider<9> | IV_TRUE | TX_CIRCUIT/divider<8> | IV_TRUE | TX_CIRCUIT/divider<7> | IV_TRUE | N_PZ_193

SRFF_INSTANCE | TX_CIRCUIT/divider<10>_MC.REG | TX_CIRCUIT/divider<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<10>_MC.D | 5882 | ? | 0 | 0 | TX_CIRCUIT/divider<10>_MC | NULL | NULL | TX_CIRCUIT/divider<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<10>_MC.Q | 5881 | ? | 0 | 0 | TX_CIRCUIT/divider<10>_MC | NULL | NULL | TX_CIRCUIT/divider<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<11>_MC | Main_COPY_0_COPY_0 | 1024 | 26 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5972 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<11> | 5885 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<11> | 5885 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<11>_MC.SI | TX_CIRCUIT/divider<11>_MC | 0 | 25 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5972 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<11> | 5885 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<11>_MC.D1 | 5889 | ? | 0 | 0 | TX_CIRCUIT/divider<11>_MC | NULL | NULL | TX_CIRCUIT/divider<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<11>_MC.D2 | 5888 | ? | 0 | 0 | TX_CIRCUIT/divider<11>_MC | NULL | NULL | TX_CIRCUIT/divider<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | TX_CIRCUIT/divider<10> | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<9> | IV_TRUE | TX_CIRCUIT/divider<8> | IV_TRUE | TX_CIRCUIT/divider<7> | IV_TRUE | N_PZ_193
SPPTERM | 15 | IV_TRUE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>

SRFF_INSTANCE | TX_CIRCUIT/divider<11>_MC.REG | TX_CIRCUIT/divider<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<11>_MC.D | 5887 | ? | 0 | 0 | TX_CIRCUIT/divider<11>_MC | NULL | NULL | TX_CIRCUIT/divider<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<11>_MC.Q | 5886 | ? | 0 | 0 | TX_CIRCUIT/divider<11>_MC | NULL | NULL | TX_CIRCUIT/divider<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<12>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<12>_MC.SI | TX_CIRCUIT/divider<12>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<12>_MC.D1 | 5894 | ? | 0 | 0 | TX_CIRCUIT/divider<12>_MC | NULL | NULL | TX_CIRCUIT/divider<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<12>_MC.D2 | 5893 | ? | 0 | 0 | TX_CIRCUIT/divider<12>_MC | NULL | NULL | TX_CIRCUIT/divider<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<12>_MC.REG | TX_CIRCUIT/divider<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<12>_MC.D | 5892 | ? | 0 | 0 | TX_CIRCUIT/divider<12>_MC | NULL | NULL | TX_CIRCUIT/divider<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<12>_MC.Q | 5891 | ? | 0 | 0 | TX_CIRCUIT/divider<12>_MC | NULL | NULL | TX_CIRCUIT/divider<12>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | CLK50_II | Main_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CLK50 | 5895 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<13>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<13>_MC.SI | TX_CIRCUIT/divider<13>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<13>_MC.D1 | 5901 | ? | 0 | 0 | TX_CIRCUIT/divider<13>_MC | NULL | NULL | TX_CIRCUIT/divider<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<13>_MC.D2 | 5900 | ? | 0 | 0 | TX_CIRCUIT/divider<13>_MC | NULL | NULL | TX_CIRCUIT/divider<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<13>_MC.REG | TX_CIRCUIT/divider<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<13>_MC.D | 5899 | ? | 0 | 0 | TX_CIRCUIT/divider<13>_MC | NULL | NULL | TX_CIRCUIT/divider<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<13>_MC.Q | 5898 | ? | 0 | 0 | TX_CIRCUIT/divider<13>_MC | NULL | NULL | TX_CIRCUIT/divider<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<14>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<14>_MC.SI | TX_CIRCUIT/divider<14>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<14>_MC.D1 | 5906 | ? | 0 | 0 | TX_CIRCUIT/divider<14>_MC | NULL | NULL | TX_CIRCUIT/divider<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<14>_MC.D2 | 5905 | ? | 0 | 0 | TX_CIRCUIT/divider<14>_MC | NULL | NULL | TX_CIRCUIT/divider<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<14>_MC.REG | TX_CIRCUIT/divider<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<14>_MC.D | 5904 | ? | 0 | 0 | TX_CIRCUIT/divider<14>_MC | NULL | NULL | TX_CIRCUIT/divider<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<14>_MC.Q | 5903 | ? | 0 | 0 | TX_CIRCUIT/divider<14>_MC | NULL | NULL | TX_CIRCUIT/divider<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<15>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<15>_MC.SI | TX_CIRCUIT/divider<15>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<15>_MC.D1 | 5911 | ? | 0 | 0 | TX_CIRCUIT/divider<15>_MC | NULL | NULL | TX_CIRCUIT/divider<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<15>_MC.D2 | 5910 | ? | 0 | 0 | TX_CIRCUIT/divider<15>_MC | NULL | NULL | TX_CIRCUIT/divider<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<15>_MC.REG | TX_CIRCUIT/divider<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<15>_MC.D | 5909 | ? | 0 | 0 | TX_CIRCUIT/divider<15>_MC | NULL | NULL | TX_CIRCUIT/divider<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<15>_MC.Q | 5908 | ? | 0 | 0 | TX_CIRCUIT/divider<15>_MC | NULL | NULL | TX_CIRCUIT/divider<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<16>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<16>_MC.SI | TX_CIRCUIT/divider<16>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<16>_MC.D1 | 5916 | ? | 0 | 0 | TX_CIRCUIT/divider<16>_MC | NULL | NULL | TX_CIRCUIT/divider<16>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<16>_MC.D2 | 5915 | ? | 0 | 0 | TX_CIRCUIT/divider<16>_MC | NULL | NULL | TX_CIRCUIT/divider<16>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<16>_MC.REG | TX_CIRCUIT/divider<16>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<16>_MC.D | 5914 | ? | 0 | 0 | TX_CIRCUIT/divider<16>_MC | NULL | NULL | TX_CIRCUIT/divider<16>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<16>_MC.Q | 5913 | ? | 0 | 0 | TX_CIRCUIT/divider<16>_MC | NULL | NULL | TX_CIRCUIT/divider<16>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<17>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<17>_MC.SI | TX_CIRCUIT/divider<17>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<17>_MC.D1 | 5921 | ? | 0 | 0 | TX_CIRCUIT/divider<17>_MC | NULL | NULL | TX_CIRCUIT/divider<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<17>_MC.D2 | 5920 | ? | 0 | 0 | TX_CIRCUIT/divider<17>_MC | NULL | NULL | TX_CIRCUIT/divider<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<17>_MC.REG | TX_CIRCUIT/divider<17>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<17>_MC.D | 5919 | ? | 0 | 0 | TX_CIRCUIT/divider<17>_MC | NULL | NULL | TX_CIRCUIT/divider<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<17>_MC.Q | 5918 | ? | 0 | 0 | TX_CIRCUIT/divider<17>_MC | NULL | NULL | TX_CIRCUIT/divider<17>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<18>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<18>_MC.SI | TX_CIRCUIT/divider<18>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<18>_MC.D1 | 5926 | ? | 0 | 0 | TX_CIRCUIT/divider<18>_MC | NULL | NULL | TX_CIRCUIT/divider<18>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<18>_MC.D2 | 5925 | ? | 0 | 0 | TX_CIRCUIT/divider<18>_MC | NULL | NULL | TX_CIRCUIT/divider<18>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<18>_MC.REG | TX_CIRCUIT/divider<18>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<18>_MC.D | 5924 | ? | 0 | 0 | TX_CIRCUIT/divider<18>_MC | NULL | NULL | TX_CIRCUIT/divider<18>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<18>_MC.Q | 5923 | ? | 0 | 0 | TX_CIRCUIT/divider<18>_MC | NULL | NULL | TX_CIRCUIT/divider<18>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<19>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<19>_MC.SI | TX_CIRCUIT/divider<19>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<19>_MC.D1 | 5931 | ? | 0 | 0 | TX_CIRCUIT/divider<19>_MC | NULL | NULL | TX_CIRCUIT/divider<19>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<19>_MC.D2 | 5930 | ? | 0 | 0 | TX_CIRCUIT/divider<19>_MC | NULL | NULL | TX_CIRCUIT/divider<19>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<19>_MC.REG | TX_CIRCUIT/divider<19>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<19>_MC.D | 5929 | ? | 0 | 0 | TX_CIRCUIT/divider<19>_MC | NULL | NULL | TX_CIRCUIT/divider<19>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<19>_MC.Q | 5928 | ? | 0 | 0 | TX_CIRCUIT/divider<19>_MC | NULL | NULL | TX_CIRCUIT/divider<19>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<20>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<20>_MC.SI | TX_CIRCUIT/divider<20>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<20>_MC.D1 | 5936 | ? | 0 | 0 | TX_CIRCUIT/divider<20>_MC | NULL | NULL | TX_CIRCUIT/divider<20>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<20>_MC.D2 | 5935 | ? | 0 | 0 | TX_CIRCUIT/divider<20>_MC | NULL | NULL | TX_CIRCUIT/divider<20>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<20>_MC.REG | TX_CIRCUIT/divider<20>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<20>_MC.D | 5934 | ? | 0 | 0 | TX_CIRCUIT/divider<20>_MC | NULL | NULL | TX_CIRCUIT/divider<20>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<20>_MC.Q | 5933 | ? | 0 | 0 | TX_CIRCUIT/divider<20>_MC | NULL | NULL | TX_CIRCUIT/divider<20>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<21>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<21>_MC.SI | TX_CIRCUIT/divider<21>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<21>_MC.D1 | 5941 | ? | 0 | 0 | TX_CIRCUIT/divider<21>_MC | NULL | NULL | TX_CIRCUIT/divider<21>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<21>_MC.D2 | 5940 | ? | 0 | 0 | TX_CIRCUIT/divider<21>_MC | NULL | NULL | TX_CIRCUIT/divider<21>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<21>_MC.REG | TX_CIRCUIT/divider<21>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<21>_MC.D | 5939 | ? | 0 | 0 | TX_CIRCUIT/divider<21>_MC | NULL | NULL | TX_CIRCUIT/divider<21>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<21>_MC.Q | 5938 | ? | 0 | 0 | TX_CIRCUIT/divider<21>_MC | NULL | NULL | TX_CIRCUIT/divider<21>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<22>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<22>_MC.SI | TX_CIRCUIT/divider<22>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<22>_MC.D1 | 5946 | ? | 0 | 0 | TX_CIRCUIT/divider<22>_MC | NULL | NULL | TX_CIRCUIT/divider<22>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<22>_MC.D2 | 5945 | ? | 0 | 0 | TX_CIRCUIT/divider<22>_MC | NULL | NULL | TX_CIRCUIT/divider<22>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<22>_MC.REG | TX_CIRCUIT/divider<22>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<22>_MC.D | 5944 | ? | 0 | 0 | TX_CIRCUIT/divider<22>_MC | NULL | NULL | TX_CIRCUIT/divider<22>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<22>_MC.Q | 5943 | ? | 0 | 0 | TX_CIRCUIT/divider<22>_MC | NULL | NULL | TX_CIRCUIT/divider<22>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<23>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<23>_MC.SI | TX_CIRCUIT/divider<23>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<23>_MC.D1 | 5951 | ? | 0 | 0 | TX_CIRCUIT/divider<23>_MC | NULL | NULL | TX_CIRCUIT/divider<23>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<23>_MC.D2 | 5950 | ? | 0 | 0 | TX_CIRCUIT/divider<23>_MC | NULL | NULL | TX_CIRCUIT/divider<23>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<23>_MC.REG | TX_CIRCUIT/divider<23>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<23>_MC.D | 5949 | ? | 0 | 0 | TX_CIRCUIT/divider<23>_MC | NULL | NULL | TX_CIRCUIT/divider<23>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<23>_MC.Q | 5948 | ? | 0 | 0 | TX_CIRCUIT/divider<23>_MC | NULL | NULL | TX_CIRCUIT/divider<23>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<24>_MC | Main_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<24>_MC.SI | TX_CIRCUIT/divider<24>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<24>_MC.D1 | 5956 | ? | 0 | 0 | TX_CIRCUIT/divider<24>_MC | NULL | NULL | TX_CIRCUIT/divider<24>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<24>_MC.D2 | 5955 | ? | 0 | 0 | TX_CIRCUIT/divider<24>_MC | NULL | NULL | TX_CIRCUIT/divider<24>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/divider<24>_MC.REG | TX_CIRCUIT/divider<24>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<24>_MC.D | 5954 | ? | 0 | 0 | TX_CIRCUIT/divider<24>_MC | NULL | NULL | TX_CIRCUIT/divider<24>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<24>_MC.Q | 5953 | ? | 0 | 0 | TX_CIRCUIT/divider<24>_MC | NULL | NULL | TX_CIRCUIT/divider<24>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_185_MC | Main_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<11> | 5885 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5972 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5962 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_185_MC.SI | N_PZ_185_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<11> | 5885 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5972 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5962 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_185_MC.D1 | 5961 | ? | 0 | 0 | N_PZ_185_MC | NULL | NULL | N_PZ_185_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_185_MC.D2 | 5960 | ? | 0 | 0 | N_PZ_185_MC | NULL | NULL | N_PZ_185_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | TX_CIRCUIT/divider<11>
SPPTERM | 2 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<9>
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<5> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<6>

SRFF_INSTANCE | N_PZ_185_MC.REG | N_PZ_185_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_185_MC.D | 5959 | ? | 0 | 0 | N_PZ_185_MC | NULL | NULL | N_PZ_185_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_185_MC.Q | 5958 | ? | 0 | 0 | N_PZ_185_MC | NULL | NULL | N_PZ_185_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<5>_MC | Main_COPY_0_COPY_0 | 1024 | 25 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5962 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<5> | 5962 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<5>_MC.SI | TX_CIRCUIT/divider<5>_MC | 0 | 24 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5962 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<5>_MC.D1 | 5965 | ? | 0 | 0 | TX_CIRCUIT/divider<5>_MC | NULL | NULL | TX_CIRCUIT/divider<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | N_PZ_218
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<5>_MC.D2 | 5966 | ? | 0 | 0 | TX_CIRCUIT/divider<5>_MC | NULL | NULL | TX_CIRCUIT/divider<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1>
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | TX_CIRCUIT/divider<5> | IV_FALSE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | TX_CIRCUIT/divider<5> | IV_FALSE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 23 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<5> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>

SRFF_INSTANCE | TX_CIRCUIT/divider<5>_MC.REG | TX_CIRCUIT/divider<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<5>_MC.D | 5964 | ? | 0 | 0 | TX_CIRCUIT/divider<5>_MC | NULL | NULL | TX_CIRCUIT/divider<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<5>_MC.Q | 5963 | ? | 0 | 0 | TX_CIRCUIT/divider<5>_MC | NULL | NULL | TX_CIRCUIT/divider<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_218_MC | Main_COPY_0_COPY_0 | 0 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<11> | 5885 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5972 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_218_MC.SI | N_PZ_218_MC | 0 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<11> | 5885 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<11>_MC.Q | TX_CIRCUIT/divider<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5972 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_218_MC.D1 | 5971 | ? | 0 | 0 | N_PZ_218_MC | NULL | NULL | N_PZ_218_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_218_MC.D2 | 5970 | ? | 0 | 0 | N_PZ_218_MC | NULL | NULL | N_PZ_218_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24>
SPPTERM | 15 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<9>

SRFF_INSTANCE | N_PZ_218_MC.REG | N_PZ_218_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_218_MC.D | 5969 | ? | 0 | 0 | N_PZ_218_MC | NULL | NULL | N_PZ_218_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_218_MC.Q | 5968 | ? | 0 | 0 | N_PZ_218_MC | NULL | NULL | N_PZ_218_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<9>_MC | Main_COPY_0_COPY_0 | 1024 | 25 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5972 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<9> | 5972 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<9>_MC.SI | TX_CIRCUIT/divider<9>_MC | 0 | 24 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<9> | 5972 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<9>_MC.Q | TX_CIRCUIT/divider<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<9>_MC.D1 | 5976 | ? | 0 | 0 | TX_CIRCUIT/divider<9>_MC | NULL | NULL | TX_CIRCUIT/divider<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<9>_MC.D2 | 5975 | ? | 0 | 0 | TX_CIRCUIT/divider<9>_MC | NULL | NULL | TX_CIRCUIT/divider<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<9> | IV_FALSE | TX_CIRCUIT/divider<7>
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<9> | IV_FALSE | N_PZ_193
SPPTERM | 5 | IV_TRUE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<9> | IV_TRUE | TX_CIRCUIT/divider<8> | IV_TRUE | TX_CIRCUIT/divider<7> | IV_TRUE | N_PZ_193
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<9> | IV_FALSE | TX_CIRCUIT/divider<8>
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>

SRFF_INSTANCE | TX_CIRCUIT/divider<9>_MC.REG | TX_CIRCUIT/divider<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<9>_MC.D | 5974 | ? | 0 | 0 | TX_CIRCUIT/divider<9>_MC | NULL | NULL | TX_CIRCUIT/divider<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<9>_MC.Q | 5973 | ? | 0 | 0 | TX_CIRCUIT/divider<9>_MC | NULL | NULL | TX_CIRCUIT/divider<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | TX_CIRCUIT/divider<8>_MC | Main_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<8>_MC.SI | TX_CIRCUIT/divider<8>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<8>_MC.D1 | 5981 | ? | 0 | 0 | TX_CIRCUIT/divider<8>_MC | NULL | NULL | TX_CIRCUIT/divider<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<8>_MC.D2 | 5980 | ? | 0 | 0 | TX_CIRCUIT/divider<8>_MC | NULL | NULL | TX_CIRCUIT/divider<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<8>
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<7> | IV_TRUE | N_PZ_193

SRFF_INSTANCE | TX_CIRCUIT/divider<8>_MC.REG | TX_CIRCUIT/divider<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<8>_MC.D | 5979 | ? | 0 | 0 | TX_CIRCUIT/divider<8>_MC | NULL | NULL | TX_CIRCUIT/divider<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<8>_MC.Q | 5978 | ? | 0 | 0 | TX_CIRCUIT/divider<8>_MC | NULL | NULL | TX_CIRCUIT/divider<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<7>_MC | Main_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<7>_MC.SI | TX_CIRCUIT/divider<7>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<7>_MC.D1 | 5986 | ? | 0 | 0 | TX_CIRCUIT/divider<7>_MC | NULL | NULL | TX_CIRCUIT/divider<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<7>_MC.D2 | 5985 | ? | 0 | 0 | TX_CIRCUIT/divider<7>_MC | NULL | NULL | TX_CIRCUIT/divider<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<7> | IV_FALSE | N_PZ_193
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | N_PZ_193

SRFF_INSTANCE | TX_CIRCUIT/divider<7>_MC.REG | TX_CIRCUIT/divider<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<7>_MC.D | 5984 | ? | 0 | 0 | TX_CIRCUIT/divider<7>_MC | NULL | NULL | TX_CIRCUIT/divider<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<7>_MC.Q | 5983 | ? | 0 | 0 | TX_CIRCUIT/divider<7>_MC | NULL | NULL | TX_CIRCUIT/divider<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_193_MC | Main_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5962 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_193_MC.SI | N_PZ_193_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5962 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_193_MC.D1 | 5990 | ? | 0 | 0 | N_PZ_193_MC | NULL | NULL | N_PZ_193_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_193_MC.D2 | 5991 | ? | 0 | 0 | N_PZ_193_MC | NULL | NULL | N_PZ_193_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_193_MC.REG | N_PZ_193_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_193_MC.D | 5989 | ? | 0 | 0 | N_PZ_193_MC | NULL | NULL | N_PZ_193_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_193_MC.Q | 5988 | ? | 0 | 0 | N_PZ_193_MC | NULL | NULL | N_PZ_193_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<0>_MC | Main_COPY_0_COPY_0 | 1024 | 23 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<0>_MC.SI | TX_CIRCUIT/divider<0>_MC | 0 | 22 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<0>_MC.D1 | 5996 | ? | 0 | 0 | TX_CIRCUIT/divider<0>_MC | NULL | NULL | TX_CIRCUIT/divider<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<0>_MC.D2 | 5995 | ? | 0 | 0 | TX_CIRCUIT/divider<0>_MC | NULL | NULL | TX_CIRCUIT/divider<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 15 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<0>
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>

SRFF_INSTANCE | TX_CIRCUIT/divider<0>_MC.REG | TX_CIRCUIT/divider<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<0>_MC.D | 5994 | ? | 0 | 0 | TX_CIRCUIT/divider<0>_MC | NULL | NULL | TX_CIRCUIT/divider<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<0>_MC.Q | 5993 | ? | 0 | 0 | TX_CIRCUIT/divider<0>_MC | NULL | NULL | TX_CIRCUIT/divider<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<2>_MC | Main_COPY_0_COPY_0 | 1024 | 24 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<2>_MC.SI | TX_CIRCUIT/divider<2>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<2>_MC.D1 | 6001 | ? | 0 | 0 | TX_CIRCUIT/divider<2>_MC | NULL | NULL | TX_CIRCUIT/divider<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<2>_MC.D2 | 6000 | ? | 0 | 0 | TX_CIRCUIT/divider<2>_MC | NULL | NULL | TX_CIRCUIT/divider<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2>
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<1>
SPPTERM | 17 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<1>
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>

SRFF_INSTANCE | TX_CIRCUIT/divider<2>_MC.REG | TX_CIRCUIT/divider<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<2>_MC.D | 5999 | ? | 0 | 0 | TX_CIRCUIT/divider<2>_MC | NULL | NULL | TX_CIRCUIT/divider<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<2>_MC.Q | 5998 | ? | 0 | 0 | TX_CIRCUIT/divider<2>_MC | NULL | NULL | TX_CIRCUIT/divider<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<3>_MC | Main_COPY_0_COPY_0 | 1024 | 24 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<3>_MC.SI | TX_CIRCUIT/divider<3>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<3>_MC.D1 | 6006 | ? | 0 | 0 | TX_CIRCUIT/divider<3>_MC | NULL | NULL | TX_CIRCUIT/divider<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<3>_MC.D2 | 6005 | ? | 0 | 0 | TX_CIRCUIT/divider<3>_MC | NULL | NULL | TX_CIRCUIT/divider<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<3>
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3>
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<1>
SPPTERM | 18 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<1>
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 22 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>

SRFF_INSTANCE | TX_CIRCUIT/divider<3>_MC.REG | TX_CIRCUIT/divider<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<3>_MC.D | 6004 | ? | 0 | 0 | TX_CIRCUIT/divider<3>_MC | NULL | NULL | TX_CIRCUIT/divider<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<3>_MC.Q | 6003 | ? | 0 | 0 | TX_CIRCUIT/divider<3>_MC | NULL | NULL | TX_CIRCUIT/divider<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<4>_MC | Main_COPY_0_COPY_0 | 1024 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<4>_MC.SI | TX_CIRCUIT/divider<4>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<4>_MC.D1 | 6011 | ? | 0 | 0 | TX_CIRCUIT/divider<4>_MC | NULL | NULL | TX_CIRCUIT/divider<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<4>_MC.D2 | 6010 | ? | 0 | 0 | TX_CIRCUIT/divider<4>_MC | NULL | NULL | TX_CIRCUIT/divider<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<4>
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<4>
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4>
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<1>
SPPTERM | 19 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1>

SRFF_INSTANCE | TX_CIRCUIT/divider<4>_MC.REG | TX_CIRCUIT/divider<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<4>_MC.D | 6009 | ? | 0 | 0 | TX_CIRCUIT/divider<4>_MC | NULL | NULL | TX_CIRCUIT/divider<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<4>_MC.Q | 6008 | ? | 0 | 0 | TX_CIRCUIT/divider<4>_MC | NULL | NULL | TX_CIRCUIT/divider<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<1>_MC | Main_COPY_0_COPY_0 | 1024 | 24 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<1>_MC.SI | TX_CIRCUIT/divider<1>_MC | 0 | 23 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<12> | 5890 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<12>_MC.Q | TX_CIRCUIT/divider<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<13> | 5897 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<13>_MC.Q | TX_CIRCUIT/divider<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<14> | 5902 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<14>_MC.Q | TX_CIRCUIT/divider<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<15> | 5907 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<15>_MC.Q | TX_CIRCUIT/divider<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<16> | 5912 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<16>_MC.Q | TX_CIRCUIT/divider<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<17> | 5917 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<17>_MC.Q | TX_CIRCUIT/divider<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<18> | 5922 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<18>_MC.Q | TX_CIRCUIT/divider<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<19> | 5927 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<19>_MC.Q | TX_CIRCUIT/divider<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<20> | 5932 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<20>_MC.Q | TX_CIRCUIT/divider<20>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<21> | 5937 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<21>_MC.Q | TX_CIRCUIT/divider<21>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<22> | 5942 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<22>_MC.Q | TX_CIRCUIT/divider<22>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<23> | 5947 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<23>_MC.Q | TX_CIRCUIT/divider<23>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<24> | 5952 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<24>_MC.Q | TX_CIRCUIT/divider<24>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_185 | 5957 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_185_MC.Q | N_PZ_185_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<10> | 5880 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<10>_MC.Q | TX_CIRCUIT/divider<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<8> | 5977 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<8>_MC.Q | TX_CIRCUIT/divider<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<7> | 5982 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<7>_MC.Q | TX_CIRCUIT/divider<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<1>_MC.D1 | 6016 | ? | 0 | 0 | TX_CIRCUIT/divider<1>_MC | NULL | NULL | TX_CIRCUIT/divider<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<1>_MC.D2 | 6015 | ? | 0 | 0 | TX_CIRCUIT/divider<1>_MC | NULL | NULL | TX_CIRCUIT/divider<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<1>
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1>
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>

SRFF_INSTANCE | TX_CIRCUIT/divider<1>_MC.REG | TX_CIRCUIT/divider<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<1>_MC.D | 6014 | ? | 0 | 0 | TX_CIRCUIT/divider<1>_MC | NULL | NULL | TX_CIRCUIT/divider<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<1>_MC.Q | 6013 | ? | 0 | 0 | TX_CIRCUIT/divider<1>_MC | NULL | NULL | TX_CIRCUIT/divider<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | TX_CIRCUIT/divider<6>_MC | Main_COPY_0_COPY_0 | 1024 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5962 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/divider<6>_MC.SI | TX_CIRCUIT/divider<6>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_218 | 5967 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_218_MC.Q | N_PZ_218_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_193 | 5987 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | N_PZ_193_MC.Q | N_PZ_193_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<6> | 6017 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<6>_MC.Q | TX_CIRCUIT/divider<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<5> | 5962 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<5>_MC.Q | TX_CIRCUIT/divider<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<0> | 5992 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<0>_MC.Q | TX_CIRCUIT/divider<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<2> | 5997 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<2>_MC.Q | TX_CIRCUIT/divider<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<3> | 6002 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<3>_MC.Q | TX_CIRCUIT/divider<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<4> | 6007 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<4>_MC.Q | TX_CIRCUIT/divider<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/divider<1> | 6012 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/divider<1>_MC.Q | TX_CIRCUIT/divider<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/divider<6>_MC.D1 | 6021 | ? | 0 | 0 | TX_CIRCUIT/divider<6>_MC | NULL | NULL | TX_CIRCUIT/divider<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/divider<6>_MC.D2 | 6020 | ? | 0 | 0 | TX_CIRCUIT/divider<6>_MC | NULL | NULL | TX_CIRCUIT/divider<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_FALSE | N_PZ_193 | IV_TRUE | TX_CIRCUIT/divider<6>
SPPTERM | 8 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | N_PZ_218 | IV_FALSE | N_PZ_193 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1>

SRFF_INSTANCE | TX_CIRCUIT/divider<6>_MC.REG | TX_CIRCUIT/divider<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/divider<6>_MC.D | 6019 | ? | 0 | 0 | TX_CIRCUIT/divider<6>_MC | NULL | NULL | TX_CIRCUIT/divider<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK50_II/FCLK | 5896 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | CLK50_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/divider<6>_MC.Q | 6018 | ? | 0 | 0 | TX_CIRCUIT/divider<6>_MC | NULL | NULL | TX_CIRCUIT/divider<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Ce | TX_CIRCUIT/start_MC | Main_COPY_0_COPY_0 | 268436736 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/UIM | 6030 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6033 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/start | 6023 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/start_MC.Q | TX_CIRCUIT/start_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/start_MC.SI | TX_CIRCUIT/start_MC | 0 | 2 | 4
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/UIM | 6030 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BUSY_MC.UIM | 6033 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/start_MC.D1 | 6027 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/start_MC.D2 | 6026 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | TX_CIRCUIT/start_MC.CLKF | 6028 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 6 | 9 | MC_SI_RSTF
SIGNAL | NODE | TX_CIRCUIT/start_MC.RSTF | 6031 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM

SRFF_INSTANCE | TX_CIRCUIT/start_MC.REG | TX_CIRCUIT/start_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/start_MC.D | 6025 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | TX_CIRCUIT/start_MC.CLKF | 6028 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | TX_CIRCUIT/start_MC.RSTF | 6031 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.SI | 6 | 9 | MC_SI_RSTF
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/start_MC.Q | 6024 | ? | 0 | 0 | TX_CIRCUIT/start_MC | NULL | NULL | TX_CIRCUIT/start_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | LOAD_II | Main_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | LOAD | 6029 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | LOAD_II/UIM | 6030 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow+Tff | TX_CIRCUIT/count<2>_MC | Main_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5869 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5874 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6022 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/count<2> | 6034 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/count<2>_MC.SI | TX_CIRCUIT/count<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5869 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/count<2>_MC.D1 | 6037 | ? | 0 | 0 | TX_CIRCUIT/count<2>_MC | NULL | NULL | TX_CIRCUIT/count<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/count<2>_MC.D2 | 6038 | ? | 0 | 0 | TX_CIRCUIT/count<2>_MC | NULL | NULL | TX_CIRCUIT/count<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/count<2>_MC.REG | TX_CIRCUIT/count<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/count<2>_MC.D | 6036 | ? | 0 | 0 | TX_CIRCUIT/count<2>_MC | NULL | NULL | TX_CIRCUIT/count<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5874 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6022 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/count<2>_MC.Q | 6035 | ? | 0 | 0 | TX_CIRCUIT/count<2>_MC | NULL | NULL | TX_CIRCUIT/count<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | TX_CIRCUIT/count<3>_MC | Main_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5869 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 6034 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5874 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6022 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/count<3> | 6039 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | TX_CIRCUIT/count<3>_MC.SI | TX_CIRCUIT/count<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5869 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 6034 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TX_CIRCUIT/count<3>_MC.D1 | 6042 | ? | 0 | 0 | TX_CIRCUIT/count<3>_MC | NULL | NULL | TX_CIRCUIT/count<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TX_CIRCUIT/count<3>_MC.D2 | 6043 | ? | 0 | 0 | TX_CIRCUIT/count<3>_MC | NULL | NULL | TX_CIRCUIT/count<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | TX_CIRCUIT/count<3>_MC.REG | TX_CIRCUIT/count<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TX_CIRCUIT/count<3>_MC.D | 6041 | ? | 0 | 0 | TX_CIRCUIT/count<3>_MC | NULL | NULL | TX_CIRCUIT/count<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5874 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6022 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/count<3>_MC.Q | 6040 | ? | 0 | 0 | TX_CIRCUIT/count<3>_MC | NULL | NULL | TX_CIRCUIT/count<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | BUSY | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | BUSY_MC.Q | 6045 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | BUSY_MC.Q | BUSY_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | BUSY | 6046 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | BUSY | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<0>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<0>_MC.Q | 6067 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<0>_MC.Q | DISPLAY<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<0>_MC.SI | DISPLAY<0>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<0>_MC.D1 | 6049 | ? | 0 | 0 | DISPLAY<0>_MC | NULL | NULL | DISPLAY<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<0>_MC.D2 | 6048 | ? | 0 | 0 | DISPLAY<0>_MC | NULL | NULL | DISPLAY<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
SPPTERM | 7 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<0>_MC.REG | DISPLAY<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<0>_MC.D | 6047 | ? | 0 | 0 | DISPLAY<0>_MC | NULL | NULL | DISPLAY<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<0>_MC.Q | 6066 | ? | 0 | 0 | DISPLAY<0>_MC | NULL | NULL | DISPLAY<0>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | DATA<0>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<0> | 6050 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<0>_II/IREG | 6137 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<1>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<1> | 6052 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<1>_II/IREG | 6138 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<3>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<3> | 6054 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<3>_II/IREG | 6140 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<4>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<4> | 6056 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<4>_II/IREG | 6141 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<5>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<5> | 6058 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<5>_II/IREG | 6142 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<6>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<6> | 6060 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<6>_II/IREG | 6143 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<7>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<7> | 6062 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<7>_II/IREG | 6144 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 10 | 5 | II_REG

INPUT_INSTANCE | 0 | 0 | NULL | DATA<2>_II | Main_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DATA<2> | 6064 | PI | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | DATA<2>_II/IREG | 6139 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 10 | 5 | II_REG

OUTPUT_INSTANCE | 0 | DISPLAY<0> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<0>_MC.Q | 6067 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<0>_MC.Q | DISPLAY<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<0> | 6068 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<1>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<1>_MC.Q | 6073 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<1>_MC.Q | DISPLAY<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<1>_MC.SI | DISPLAY<1>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<1>_MC.D1 | 6071 | ? | 0 | 0 | DISPLAY<1>_MC | NULL | NULL | DISPLAY<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<1>_MC.D2 | 6070 | ? | 0 | 0 | DISPLAY<1>_MC | NULL | NULL | DISPLAY<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<1>_MC.REG | DISPLAY<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<1>_MC.D | 6069 | ? | 0 | 0 | DISPLAY<1>_MC | NULL | NULL | DISPLAY<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<1>_MC.Q | 6072 | ? | 0 | 0 | DISPLAY<1>_MC | NULL | NULL | DISPLAY<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<1> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<1>_MC.Q | 6073 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<1>_MC.Q | DISPLAY<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<1> | 6074 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<2>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<2>_MC.Q | 6079 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<2>_MC.Q | DISPLAY<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<2>_MC.SI | DISPLAY<2>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<2>_MC.D1 | 6077 | ? | 0 | 0 | DISPLAY<2>_MC | NULL | NULL | DISPLAY<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<2>_MC.D2 | 6076 | ? | 0 | 0 | DISPLAY<2>_MC | NULL | NULL | DISPLAY<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<2>_MC.REG | DISPLAY<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<2>_MC.D | 6075 | ? | 0 | 0 | DISPLAY<2>_MC | NULL | NULL | DISPLAY<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<2>_MC.Q | 6078 | ? | 0 | 0 | DISPLAY<2>_MC | NULL | NULL | DISPLAY<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<2> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<2>_MC.Q | 6079 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<2>_MC.Q | DISPLAY<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<2> | 6080 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<3>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<3>_MC.Q | 6085 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<3>_MC.Q | DISPLAY<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<3>_MC.SI | DISPLAY<3>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<3>_MC.D1 | 6083 | ? | 0 | 0 | DISPLAY<3>_MC | NULL | NULL | DISPLAY<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<3>_MC.D2 | 6082 | ? | 0 | 0 | DISPLAY<3>_MC | NULL | NULL | DISPLAY<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
SPPTERM | 7 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
SPPTERM | 8 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<3>_MC.REG | DISPLAY<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<3>_MC.D | 6081 | ? | 0 | 0 | DISPLAY<3>_MC | NULL | NULL | DISPLAY<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<3>_MC.Q | 6084 | ? | 0 | 0 | DISPLAY<3>_MC | NULL | NULL | DISPLAY<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<3> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<3>_MC.Q | 6085 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<3>_MC.Q | DISPLAY<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<3> | 6086 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<4>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<4>_MC.Q | 6091 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<4>_MC.Q | DISPLAY<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<4>_MC.SI | DISPLAY<4>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<4>_MC.D1 | 6089 | ? | 0 | 0 | DISPLAY<4>_MC | NULL | NULL | DISPLAY<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<4>_MC.D2 | 6088 | ? | 0 | 0 | DISPLAY<4>_MC | NULL | NULL | DISPLAY<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 6 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 6 | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<4>_MC.REG | DISPLAY<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<4>_MC.D | 6087 | ? | 0 | 0 | DISPLAY<4>_MC | NULL | NULL | DISPLAY<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<4>_MC.Q | 6090 | ? | 0 | 0 | DISPLAY<4>_MC | NULL | NULL | DISPLAY<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<4> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<4>_MC.Q | 6091 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<4>_MC.Q | DISPLAY<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<4> | 6092 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<5>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<5>_MC.Q | 6097 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<5>_MC.Q | DISPLAY<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<5>_MC.SI | DISPLAY<5>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<5>_MC.D1 | 6095 | ? | 0 | 0 | DISPLAY<5>_MC | NULL | NULL | DISPLAY<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<5>_MC.D2 | 6094 | ? | 0 | 0 | DISPLAY<5>_MC | NULL | NULL | DISPLAY<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_FALSE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM

SRFF_INSTANCE | DISPLAY<5>_MC.REG | DISPLAY<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<5>_MC.D | 6093 | ? | 0 | 0 | DISPLAY<5>_MC | NULL | NULL | DISPLAY<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<5>_MC.Q | 6096 | ? | 0 | 0 | DISPLAY<5>_MC | NULL | NULL | DISPLAY<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<5> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<5>_MC.Q | 6097 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<5>_MC.Q | DISPLAY<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<5> | 6098 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | DISPLAY<6>_MC | Main_COPY_0_COPY_0 | 256 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DISPLAY<6>_MC.Q | 6103 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<6>_MC.Q | DISPLAY<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DISPLAY<6>_MC.SI | DISPLAY<6>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/UIM | 6053 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/UIM | 6055 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/UIM | 6057 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/UIM | 6059 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/UIM | 6061 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/UIM | 6063 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/UIM | 6051 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/UIM | 6065 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DISPLAY<6>_MC.D1 | 6101 | ? | 0 | 0 | DISPLAY<6>_MC | NULL | NULL | DISPLAY<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DISPLAY<6>_MC.D2 | 6100 | ? | 0 | 0 | DISPLAY<6>_MC | NULL | NULL | DISPLAY<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
SPPTERM | 7 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

SRFF_INSTANCE | DISPLAY<6>_MC.REG | DISPLAY<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DISPLAY<6>_MC.D | 6099 | ? | 0 | 0 | DISPLAY<6>_MC | NULL | NULL | DISPLAY<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DISPLAY<6>_MC.Q | 6102 | ? | 0 | 0 | DISPLAY<6>_MC | NULL | NULL | DISPLAY<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | DISPLAY<6> | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DISPLAY<6>_MC.Q | 6103 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | DISPLAY<6>_MC.Q | DISPLAY<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DISPLAY<6> | 6104 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DISPLAY<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | EN_SEGMENT_MC | Main_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | EN_SEGMENT_MC.Q | 6109 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | EN_SEGMENT_MC.Q | EN_SEGMENT_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | EN_SEGMENT_MC.SI | EN_SEGMENT_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | EN_SEGMENT_MC.D1 | 6107 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | EN_SEGMENT_MC.D2 | 6106 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | EN_SEGMENT_MC.REG | EN_SEGMENT_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | EN_SEGMENT_MC.D | 6105 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | EN_SEGMENT_MC.Q | 6108 | ? | 0 | 0 | EN_SEGMENT_MC | NULL | NULL | EN_SEGMENT_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | EN_SEGMENT | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | EN_SEGMENT_MC.Q | 6109 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | EN_SEGMENT_MC.Q | EN_SEGMENT_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | EN_SEGMENT | 6110 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | EN_SEGMENT | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | TXD_MC | Main_COPY_0_COPY_0 | 0 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 6034 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5869 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 6039 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<7> | 6121 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<7>_MC.Q | TX_CIRCUIT/output<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<3> | 6131 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<3>_MC.Q | TX_CIRCUIT/output<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<5> | 6126 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<5>_MC.Q | TX_CIRCUIT/output<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<9> | 6117 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<9>_MC.Q | TX_CIRCUIT/output<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<6> | 6119 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<6>_MC.Q | TX_CIRCUIT/output<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<2> | 6128 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<2>_MC.Q | TX_CIRCUIT/output<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<4> | 6123 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<4>_MC.Q | TX_CIRCUIT/output<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<8> | 6114 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<8>_MC.Q | TX_CIRCUIT/output<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | TXD_MC.Q | 6135 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TXD_MC.Q | TXD_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | TXD_MC.SI | TXD_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<0> | 5864 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<0>_MC.Q | TX_CIRCUIT/count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<2> | 6034 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<2>_MC.Q | TX_CIRCUIT/count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<1> | 5869 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<1>_MC.Q | TX_CIRCUIT/count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/count<3> | 6039 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/count<3>_MC.Q | TX_CIRCUIT/count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<7> | 6121 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<7>_MC.Q | TX_CIRCUIT/output<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<3> | 6131 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<3>_MC.Q | TX_CIRCUIT/output<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<5> | 6126 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<5>_MC.Q | TX_CIRCUIT/output<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<9> | 6117 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<9>_MC.Q | TX_CIRCUIT/output<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<6> | 6119 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<6>_MC.Q | TX_CIRCUIT/output<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<2> | 6128 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<2>_MC.Q | TX_CIRCUIT/output<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<4> | 6123 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<4>_MC.Q | TX_CIRCUIT/output<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/output<8> | 6114 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<8>_MC.Q | TX_CIRCUIT/output<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | TXD_MC.D1 | 6112 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | TXD_MC.D2 | 6113 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<7>
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<3>
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<5>
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<9>
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<6>
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_FALSE | TX_CIRCUIT/output<2>
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<4>
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3> | IV_FALSE | TX_CIRCUIT/output<8>

SRFF_INSTANCE | TXD_MC.REG | TXD_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | TXD_MC.D | 6111 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TXD_MC.Q | 6134 | ? | 0 | 0 | TXD_MC | NULL | NULL | TXD_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<8>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 6116 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<6>_II/IREG | 6143 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<8> | 6114 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<8>_MC.Q | TX_CIRCUIT/output<8>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<8>_MC.REG | TX_CIRCUIT/output<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<6>_II/IREG | 6143 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<6>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 6116 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<8>_MC.Q | 6115 | ? | 0 | 0 | TX_CIRCUIT/output<8>_MC | NULL | NULL | TX_CIRCUIT/output<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<9>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 6116 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<7>_II/IREG | 6144 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<9> | 6117 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<9>_MC.Q | TX_CIRCUIT/output<9>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<9>_MC.REG | TX_CIRCUIT/output<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<7>_II/IREG | 6144 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<7>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 6116 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<9>_MC.Q | 6118 | ? | 0 | 0 | TX_CIRCUIT/output<9>_MC | NULL | NULL | TX_CIRCUIT/output<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<6>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 6116 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<4>_II/IREG | 6141 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<6> | 6119 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<6>_MC.Q | TX_CIRCUIT/output<6>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<6>_MC.REG | TX_CIRCUIT/output<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<4>_II/IREG | 6141 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<4>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 6116 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<6>_MC.Q | 6120 | ? | 0 | 0 | TX_CIRCUIT/output<6>_MC | NULL | NULL | TX_CIRCUIT/output<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<7>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 6116 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<5>_II/IREG | 6142 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<7> | 6121 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<7>_MC.Q | TX_CIRCUIT/output<7>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<7>_MC.REG | TX_CIRCUIT/output<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<5>_II/IREG | 6142 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<5>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 6116 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<7>_MC.Q | 6122 | ? | 0 | 0 | TX_CIRCUIT/output<7>_MC | NULL | NULL | TX_CIRCUIT/output<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<4>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR11__ctinst/4 | 6125 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR11__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<2>_II/IREG | 6139 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<4> | 6123 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<4>_MC.Q | TX_CIRCUIT/output<4>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<4>_MC.REG | TX_CIRCUIT/output<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<2>_II/IREG | 6139 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<2>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR11__ctinst/4 | 6125 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR11__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<4>_MC.Q | 6124 | ? | 0 | 0 | TX_CIRCUIT/output<4>_MC | NULL | NULL | TX_CIRCUIT/output<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<5>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/4 | 6116 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<3>_II/IREG | 6140 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<5> | 6126 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<5>_MC.Q | TX_CIRCUIT/output<5>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<5>_MC.REG | TX_CIRCUIT/output<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<3>_II/IREG | 6140 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<3>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/4 | 6116 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<5>_MC.Q | 6127 | ? | 0 | 0 | TX_CIRCUIT/output<5>_MC | NULL | NULL | TX_CIRCUIT/output<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<2>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR12__ctinst/4 | 6130 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<0>_II/IREG | 6137 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<2> | 6128 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<2>_MC.Q | TX_CIRCUIT/output<2>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<2>_MC.REG | TX_CIRCUIT/output<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<0>_II/IREG | 6137 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<0>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR12__ctinst/4 | 6130 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<2>_MC.Q | 6129 | ? | 0 | 0 | TX_CIRCUIT/output<2>_MC | NULL | NULL | TX_CIRCUIT/output<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Ce | TX_CIRCUIT/output<3>_MC | Main_COPY_0_COPY_0 | 268436480 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR6__ctinst/4 | 6133 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DATA<1>_II/IREG | 6138 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | TX_CIRCUIT/output<3> | 6131 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/output<3>_MC.Q | TX_CIRCUIT/output<3>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | TX_CIRCUIT/output<3>_MC.REG | TX_CIRCUIT/output<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DATA<1>_II/IREG | 6138 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | DATA<1>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR6__ctinst/4 | 6133 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | TX_CIRCUIT/output<3>_MC.Q | 6132 | ? | 0 | 0 | TX_CIRCUIT/output<3>_MC | NULL | NULL | TX_CIRCUIT/output<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | TXD | Main_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | TXD_MC.Q | 6135 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TXD_MC.Q | TXD_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | TXD | 6136 | PO | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | TXD | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | TX_CIRCUIT/divider<21>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | TX_CIRCUIT/divider<20>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | TX_CIRCUIT/divider<22>_MC | 1 | LOAD_II | 1 | NULL | 0 | 143 | 51200
FBPIN | 4 | TX_CIRCUIT/output<5>_MC | 1 | DATA<3>_II | 1 | NULL | 0 | 142 | 49152
FBPIN | 5 | TX_CIRCUIT/divider<19>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | TX_CIRCUIT/output<6>_MC | 1 | DATA<4>_II | 1 | NULL | 0 | 140 | 49152
FBPIN | 7 | TX_CIRCUIT/divider<18>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | TX_CIRCUIT/divider<17>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | TX_CIRCUIT/divider<16>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | TX_CIRCUIT/divider<15>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | TX_CIRCUIT/divider<14>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | TX_CIRCUIT/output<7>_MC | 1 | DATA<5>_II | 1 | NULL | 0 | 139 | 49152
FBPIN | 13 | TX_CIRCUIT/output<8>_MC | 1 | DATA<6>_II | 1 | NULL | 0 | 138 | 49152
FBPIN | 14 | TX_CIRCUIT/output<9>_MC | 1 | DATA<7>_II | 1 | NULL | 0 | 137 | 49152
FBPIN | 15 | TX_CIRCUIT/divider<13>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | TX_CIRCUIT/divider<12>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | TX_CIRCUIT/divider<24>_MC | 1 | NULL | 0 | NULL | 0 | 2 | 53248
FBPIN | 2 | TX_CIRCUIT/divider<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | TX_CIRCUIT/divider<23>_MC | 1 | NULL | 0 | NULL | 0 | 3 | 53248
FBPIN | 4 | N_PZ_185_MC | 1 | NULL | 0 | NULL | 0 | 4 | 49152
FBPIN | 5 | N_PZ_193_MC | 1 | NULL | 0 | NULL | 0 | 5 | 53248
FBPIN | 6 | TX_CIRCUIT/divider<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | TX_CIRCUIT/divider<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | TX_CIRCUIT/divider<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | TX_CIRCUIT/divider<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | TX_CIRCUIT/clk_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | TX_CIRCUIT/divider<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | TX_CIRCUIT/divider<6>_MC | 1 | NULL | 0 | NULL | 0 | 6 | 53248
FBPIN | 13 | N_PZ_218_MC | 1 | NULL | 0 | NULL | 0 | 7 | 49152
FBPIN | 14 | TX_CIRCUIT/divider<4>_MC | 1 | NULL | 0 | NULL | 0 | 9 | 49152
FBPIN | 15 | TX_CIRCUIT/divider<10>_MC | 1 | NULL | 0 | NULL | 0 | 10 | 49152
FBPIN | 16 | TX_CIRCUIT/divider<11>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | BUSY_MC | 1 | NULL | 0 | BUSY | 1 | 136 | 49152
FBPIN | 8 | TX_CIRCUIT/start_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | TX_CIRCUIT/divider<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | TX_CIRCUIT/divider<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | TX_CIRCUIT/count<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | TX_CIRCUIT/count<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | TX_CIRCUIT/count<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | TX_CIRCUIT/count<0>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR4_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | TXD_MC | 1 | NULL | 0 | TXD | 1 | 11 | 49152

FB_INSTANCE | FOOBAR5_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR6_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | NULL | 0 | CLK50_II | 1 | NULL | 0 | 38 | 57344
FBPIN | 12 | TX_CIRCUIT/output<3>_MC | 1 | DATA<1>_II | 1 | NULL | 0 | 39 | 50176

FB_INSTANCE | FOOBAR7_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR8_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR9_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR10_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR11_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 11 | TX_CIRCUIT/output<4>_MC | 1 | DATA<2>_II | 1 | NULL | 0 | 124 | 50176
FBPIN | 16 | EN_SEGMENT_MC | 1 | NULL | 0 | EN_SEGMENT | 1 | 130 | 49152

FB_INSTANCE | FOOBAR12_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 15 | TX_CIRCUIT/output<2>_MC | 1 | DATA<0>_II | 1 | NULL | 0 | 94 | 49152

FB_INSTANCE | FOOBAR13_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 16 | DISPLAY<0>_MC | 1 | NULL | 0 | DISPLAY<0> | 1 | 61 | 49152

FB_INSTANCE | FOOBAR15_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | Main_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 5 | DISPLAY<4>_MC | 1 | NULL | 0 | DISPLAY<4> | 1 | 60 | 49152
FBPIN | 11 | DISPLAY<3>_MC | 1 | NULL | 0 | DISPLAY<3> | 1 | 58 | 49152
FBPIN | 12 | DISPLAY<2>_MC | 1 | NULL | 0 | DISPLAY<2> | 1 | 57 | 49152
FBPIN | 13 | DISPLAY<6>_MC | 1 | NULL | 0 | DISPLAY<6> | 1 | 56 | 49152
FBPIN | 15 | DISPLAY<1>_MC | 1 | NULL | 0 | DISPLAY<1> | 1 | 54 | 49152
FBPIN | 16 | DISPLAY<5>_MC | 1 | NULL | 0 | DISPLAY<5> | 1 | 53 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR17_ | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | Main_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/UIM | 6030 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR1__ctinst/4 | 6116 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | Main_COPY_0_COPY_0 | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/clk | 5875 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/clk_MC.Q | TX_CIRCUIT/clk_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | TX_CIRCUIT/start | 6023 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | TX_CIRCUIT/start_MC.Q | TX_CIRCUIT/start_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR3__ctinst/4 | 5874 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR3__ctinst/5 | 6022 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
OUTPUT_NODE_TYPE | 6 | 12 | CT_SI6
SIGNAL | NODE | FOOBAR3__ctinst/6 | 6044 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR3__ctinst | 6 | 12 | CT_SI6
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | Main_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/UIM | 6030 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR6__ctinst/4 | 6133 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR6__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | Main_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/UIM | 6030 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR11__ctinst/4 | 6125 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR11__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | Main_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LOAD_II/UIM | 6030 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | LOAD_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR12__ctinst/4 | 6130 | ? | 0 | 0 | Main_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | Main_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 1
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

PLA | FOOBAR2_ | 55
PLA_TERM | 0 | 
SPPTERM | 15 | IV_TRUE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185
PLA_TERM | 1 | 
SPPTERM | 6 | IV_TRUE | TX_CIRCUIT/divider<10> | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<9> | IV_TRUE | TX_CIRCUIT/divider<8> | IV_TRUE | TX_CIRCUIT/divider<7> | IV_TRUE | N_PZ_193
PLA_TERM | 2 | 
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 3 | 
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 4 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<9> | IV_FALSE | TX_CIRCUIT/divider<8>
PLA_TERM | 5 | 
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<9> | IV_FALSE | TX_CIRCUIT/divider<7>
PLA_TERM | 6 | 
SPPTERM | 5 | IV_TRUE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<9> | IV_TRUE | TX_CIRCUIT/divider<8> | IV_TRUE | TX_CIRCUIT/divider<7> | IV_TRUE | N_PZ_193
PLA_TERM | 7 | 
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<9> | IV_FALSE | N_PZ_193
PLA_TERM | 8 | 
SPPTERM | 19 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 9 | 
SPPTERM | 19 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 10 | 
SPPTERM | 14 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185
PLA_TERM | 11 | 
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 12 | 
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 13 | 
SPPTERM | 2 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | N_PZ_218
PLA_TERM | 14 | 
SPPTERM | 15 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<0>
PLA_TERM | 15 | 
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 16 | 
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 17 | 
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 18 | 
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 19 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<1>
PLA_TERM | 20 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<1>
PLA_TERM | 21 | 
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 22 | 
SPPTERM | 7 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_TRUE | TX_CIRCUIT/divider<6>
PLA_TERM | 23 | 
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 24 | 
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 25 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2>
PLA_TERM | 26 | 
SPPTERM | 17 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<1>
PLA_TERM | 27 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<1>
PLA_TERM | 28 | 
SPPTERM | 20 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 29 | 
SPPTERM | 22 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 30 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<3>
PLA_TERM | 31 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3>
PLA_TERM | 32 | 
SPPTERM | 18 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<1>
PLA_TERM | 33 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<1>
PLA_TERM | 34 | 
SPPTERM | 23 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<5> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 35 | 
SPPTERM | 6 | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1>
PLA_TERM | 36 | 
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | TX_CIRCUIT/divider<5> | IV_FALSE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<2> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 37 | 
SPPTERM | 21 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | TX_CIRCUIT/divider<5> | IV_FALSE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 38 | 
SPPTERM | 16 | IV_TRUE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<7>
PLA_TERM | 39 | 
SPPTERM | 16 | IV_TRUE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<8>
PLA_TERM | 40 | 
SPPTERM | 16 | IV_TRUE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<9>
PLA_TERM | 41 | 
SPPTERM | 19 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | TX_CIRCUIT/divider<9> | IV_TRUE | TX_CIRCUIT/divider<8> | IV_TRUE | TX_CIRCUIT/divider<7> | IV_TRUE | N_PZ_193
PLA_TERM | 42 | 
SPPTERM | 16 | IV_TRUE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | N_PZ_193
PLA_TERM | 43 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<4>
PLA_TERM | 44 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<4>
PLA_TERM | 45 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_FALSE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4>
PLA_TERM | 46 | 
SPPTERM | 19 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_FALSE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1>
PLA_TERM | 47 | 
SPPTERM | 16 | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_TRUE | N_PZ_185 | IV_TRUE | TX_CIRCUIT/divider<4> | IV_FALSE | TX_CIRCUIT/divider<1>
PLA_TERM | 48 | 
SPPTERM | 14 | IV_FALSE | TX_CIRCUIT/divider<11> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24>
PLA_TERM | 49 | 
SPPTERM | 15 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<12> | IV_FALSE | TX_CIRCUIT/divider<13> | IV_FALSE | TX_CIRCUIT/divider<14> | IV_FALSE | TX_CIRCUIT/divider<15> | IV_FALSE | TX_CIRCUIT/divider<16> | IV_FALSE | TX_CIRCUIT/divider<17> | IV_FALSE | TX_CIRCUIT/divider<18> | IV_FALSE | TX_CIRCUIT/divider<19> | IV_FALSE | TX_CIRCUIT/divider<20> | IV_FALSE | TX_CIRCUIT/divider<21> | IV_FALSE | TX_CIRCUIT/divider<22> | IV_FALSE | TX_CIRCUIT/divider<23> | IV_FALSE | TX_CIRCUIT/divider<24> | IV_FALSE | TX_CIRCUIT/divider<9>
PLA_TERM | 50 | 
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_FALSE | N_PZ_193 | IV_TRUE | TX_CIRCUIT/divider<6>
PLA_TERM | 51 | 
SPPTERM | 8 | IV_TRUE | TX_CIRCUIT/divider<5> | IV_TRUE | N_PZ_218 | IV_FALSE | N_PZ_193 | IV_TRUE | TX_CIRCUIT/divider<0> | IV_TRUE | TX_CIRCUIT/divider<2> | IV_TRUE | TX_CIRCUIT/divider<3> | IV_TRUE | TX_CIRCUIT/divider<4> | IV_TRUE | TX_CIRCUIT/divider<1>
PLA_TERM | 52 | 
SPPTERM | 1 | IV_FALSE | TX_CIRCUIT/divider<11>
PLA_TERM | 53 | 
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<5> | IV_FALSE | TX_CIRCUIT/divider<8> | IV_FALSE | TX_CIRCUIT/divider<7> | IV_FALSE | TX_CIRCUIT/divider<6>
PLA_TERM | 54 | 
SPPTERM | 2 | IV_FALSE | TX_CIRCUIT/divider<10> | IV_FALSE | TX_CIRCUIT/divider<9>

PLA | FOOBAR3_ | 14
PLA_TERM | 0 | 
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_FALSE | TX_CIRCUIT/divider<7> | IV_TRUE | N_PZ_193
PLA_TERM | 1 | 
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<7> | IV_FALSE | N_PZ_193
PLA_TERM | 2 | 
SPPTERM | 3 | IV_TRUE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<7> | IV_TRUE | N_PZ_193
PLA_TERM | 3 | 
SPPTERM | 2 | IV_FALSE | N_PZ_218 | IV_TRUE | TX_CIRCUIT/divider<8>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/clk
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
PLA_TERM | 6 | 
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/start
PLA_TERM | 10 | 
SPPTERM | 4 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3>
PLA_TERM | 29 | 
SPPTERM | 1 | IV_TRUE | BUSY_MC.UIM
PLA_TERM | 31 | 
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | TX_CIRCUIT/count<0>
PLA_TERM | 43 | 
SPPTERM | 2 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1>
PLA_TERM | 46 | 
SPPTERM | 3 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2>
PLA_TERM | 52 | 
SPPTERM | 4 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3>

PLA | FOOBAR4_ | 9
PLA_TERM | 0 | 
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3> | IV_FALSE | TX_CIRCUIT/output<8>
PLA_TERM | 1 | 
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_TRUE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<9>
PLA_TERM | 2 | 
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<6>
PLA_TERM | 3 | 
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<7>
PLA_TERM | 4 | 
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<4>
PLA_TERM | 5 | 
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<1> | IV_TRUE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<5>
PLA_TERM | 6 | 
SPPTERM | 5 | IV_FALSE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_FALSE | TX_CIRCUIT/output<2>
PLA_TERM | 7 | 
SPPTERM | 5 | IV_TRUE | TX_CIRCUIT/count<0> | IV_TRUE | TX_CIRCUIT/count<1> | IV_FALSE | TX_CIRCUIT/count<2> | IV_FALSE | TX_CIRCUIT/count<3> | IV_TRUE | TX_CIRCUIT/output<3>
PLA_TERM | 10 | 
SPPTERM | 2 | IV_FALSE | TX_CIRCUIT/count<0> | IV_FALSE | TX_CIRCUIT/count<2>

PLA | FOOBAR6_ | 1
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

PLA | FOOBAR11_ | 1
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

PLA | FOOBAR12_ | 1
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LOAD_II/UIM

PLA | FOOBAR14_ | 3
PLA_TERM | 0 | 
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 7 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 7 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

PLA | FOOBAR16_ | 14
PLA_TERM | 0 | 
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 1 | 
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
PLA_TERM | 2 | 
SPPTERM | 7 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
PLA_TERM | 3 | 
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 4 | 
SPPTERM | 7 | IV_TRUE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
PLA_TERM | 5 | 
SPPTERM | 7 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
PLA_TERM | 6 | 
SPPTERM | 8 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
PLA_TERM | 7 | 
SPPTERM | 6 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 8 | 
SPPTERM | 6 | IV_TRUE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 9 | 
SPPTERM | 6 | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM
PLA_TERM | 10 | 
SPPTERM | 7 | IV_FALSE | DATA<0>_II/UIM | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 11 | 
SPPTERM | 6 | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_TRUE | DATA<2>_II/UIM
PLA_TERM | 12 | 
SPPTERM | 6 | IV_FALSE | DATA<1>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM
PLA_TERM | 13 | 
SPPTERM | 7 | IV_FALSE | DATA<0>_II/UIM | IV_TRUE | DATA<3>_II/UIM | IV_TRUE | DATA<4>_II/UIM | IV_TRUE | DATA<5>_II/UIM | IV_TRUE | DATA<6>_II/UIM | IV_TRUE | DATA<7>_II/UIM | IV_FALSE | DATA<2>_II/UIM

BUSINFO | DATA<7:0> | 8 | 0 | 0 | DATA<0> | 7 | DATA<1> | 6 | DATA<2> | 5 | DATA<3> | 4 | DATA<4> | 3 | DATA<5> | 2 | DATA<6> | 1 | DATA<7> | 0
BUSINFO | DISPLAY<6:0> | 7 | 0 | 1 | DISPLAY<0> | 6 | DISPLAY<1> | 5 | DISPLAY<2> | 4 | DISPLAY<3> | 3 | DISPLAY<4> | 2 | DISPLAY<5> | 1 | DISPLAY<6> | 0

IOSTD | LVCMOS18
CLK50 | LVCMOS18
LOAD | LVCMOS18
BUSY | LVCMOS18
DATA<0> | LVCMOS18
DATA<1> | LVCMOS18
DATA<3> | LVCMOS18
DATA<4> | LVCMOS18
DATA<5> | LVCMOS18
DATA<6> | LVCMOS18
DATA<7> | LVCMOS18
DATA<2> | LVCMOS18
DISPLAY<0> | LVCMOS18
DISPLAY<1> | LVCMOS18
DISPLAY<2> | LVCMOS18
DISPLAY<3> | LVCMOS18
DISPLAY<4> | LVCMOS18
DISPLAY<5> | LVCMOS18
DISPLAY<6> | LVCMOS18
EN_SEGMENT | LVCMOS18
TXD | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 2 | LOAD | 143

FB_IMUX_INDEX | FOOBAR1_ | -1 | -1 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | TX_CIRCUIT/divider<3> | NULL | 1 | TX_CIRCUIT/divider<4> | NULL | 2 | TX_CIRCUIT/divider<7> | NULL | 3 | TX_CIRCUIT/divider<24> | NULL | 4 | N_PZ_218 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 5 | TX_CIRCUIT/divider<8> | NULL | 6 | TX_CIRCUIT/divider<23> | NULL | 7 | TX_CIRCUIT/divider<10> | NULL | 8 | N_PZ_185 | NULL | 9 | TX_CIRCUIT/divider<11> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 10 | TX_CIRCUIT/divider<6> | NULL | 11 | TX_CIRCUIT/divider<18> | NULL | 12 | TX_CIRCUIT/divider<16> | NULL | 13 | N_PZ_193 | NULL | 14 | TX_CIRCUIT/divider<12> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 15 | TX_CIRCUIT/divider<19> | NULL | 16 | TX_CIRCUIT/divider<14> | NULL | 17 | TX_CIRCUIT/divider<2> | NULL | 18 | TX_CIRCUIT/divider<0> | NULL | 19 | TX_CIRCUIT/divider<9> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 20 | TX_CIRCUIT/divider<13> | NULL | 21 | TX_CIRCUIT/divider<1> | NULL | 22 | TX_CIRCUIT/divider<22> | NULL | 23 | TX_CIRCUIT/divider<21> | NULL | 26 | TX_CIRCUIT/divider<17> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 28 | TX_CIRCUIT/divider<15> | NULL | 31 | TX_CIRCUIT/divider<5> | NULL | 38 | TX_CIRCUIT/divider<20> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 205 | 213 | 225 | 200 | 212 | 224 | 202 | 214 | 203 | 215 | 211 | 190 | 192 | 204 | 199 | 188 | 194 | 206 | 208 | 210 | 198 | 207 | 186 | 184 | -1 | -1 | 191 | -1 | 193 | -1 | -1 | 201 | -1 | -1 | -1 | -1 | -1 | -1 | 185 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 1 | TX_CIRCUIT/start | NULL | 2 | TX_CIRCUIT/divider<7> | NULL | 3 | TX_CIRCUIT/count<3> | NULL | 4 | N_PZ_218 | NULL | 5 | TX_CIRCUIT/divider<8> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 8 | TX_CIRCUIT/count<1> | NULL | 9 | TX_CIRCUIT/count<0> | NULL | 10 | TX_CIRCUIT/count<2> | NULL | 13 | N_PZ_193 | NULL | 14 | BUSY_MC.UIM | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 20 | LOAD | 143 | 21 | TX_CIRCUIT/clk | NULL

FB_IMUX_INDEX | FOOBAR3_ | -1 | 223 | 225 | 228 | 212 | 224 | -1 | -1 | 226 | 230 | 227 | -1 | -1 | 204 | 216 | -1 | -1 | -1 | -1 | -1 | 2 | 209 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 1 | TX_CIRCUIT/output<5> | NULL | 3 | TX_CIRCUIT/count<3> | NULL | 4 | TX_CIRCUIT/output<7> | NULL | 6 | TX_CIRCUIT/output<2> | NULL | 8 | TX_CIRCUIT/output<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 9 | TX_CIRCUIT/count<0> | NULL | 10 | TX_CIRCUIT/count<2> | NULL | 11 | TX_CIRCUIT/count<1> | NULL | 13 | TX_CIRCUIT/output<9> | NULL | 17 | TX_CIRCUIT/output<8> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 18 | TX_CIRCUIT/output<3> | NULL | 24 | TX_CIRCUIT/output<6> | NULL

FB_IMUX_INDEX | FOOBAR4_ | -1 | 187 | -1 | 228 | 195 | -1 | 374 | -1 | 354 | 230 | 227 | 226 | -1 | 197 | -1 | -1 | -1 | 196 | 275 | -1 | -1 | -1 | -1 | -1 | 189 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR6_ | 2 | LOAD | 143

FB_IMUX_INDEX | FOOBAR6_ | -1 | -1 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR11_ | 2 | LOAD | 143

FB_IMUX_INDEX | FOOBAR11_ | -1 | -1 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR12_ | 2 | LOAD | 143

FB_IMUX_INDEX | FOOBAR12_ | -1 | -1 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR14_ | 0 | DATA<2> | 124 | 3 | DATA<3> | 142 | 5 | DATA<1> | 39 | 6 | DATA<5> | 139 | 7 | DATA<6> | 138
FB_ORDER_OF_INPUTS | FOOBAR14_ | 8 | DATA<0> | 94 | 15 | DATA<7> | 137 | 21 | DATA<4> | 140

FB_IMUX_INDEX | FOOBAR14_ | 120 | -1 | -1 | 3 | -1 | 61 | 6 | 7 | 136 | -1 | -1 | -1 | -1 | -1 | -1 | 8 | -1 | -1 | -1 | -1 | -1 | 5 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR16_ | 0 | DATA<2> | 124 | 3 | DATA<3> | 142 | 5 | DATA<1> | 39 | 6 | DATA<5> | 139 | 7 | DATA<6> | 138
FB_ORDER_OF_INPUTS | FOOBAR16_ | 8 | DATA<0> | 94 | 15 | DATA<7> | 137 | 21 | DATA<4> | 140

FB_IMUX_INDEX | FOOBAR16_ | 120 | -1 | -1 | 3 | -1 | 61 | 6 | 7 | 136 | -1 | -1 | -1 | -1 | -1 | -1 | 8 | -1 | -1 | -1 | -1 | -1 | 5 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | CLK50 | 2 | 2
