# Reading D:/Quartus_install/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do dec3to8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus_install/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Decoder {D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Decoder/dec3to8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:58 on Jul 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Decoder" D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Decoder/dec3to8.v 
# -- Compiling module dec3to8
# 
# Top level modules:
# 	dec3to8
# End time: 14:45:58 on Jul 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Decoder {D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Decoder/dec3to8_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:58 on Jul 11,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Decoder" D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Decoder/dec3to8_tb.v 
# -- Compiling module dec3to8_tb
# 
# Top level modules:
# 	dec3to8_tb
# End time: 14:45:58 on Jul 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  dec3to8_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" dec3to8_tb 
# Start time: 14:46:00 on Jul 11,2023
# Loading work.dec3to8_tb
# Loading work.dec3to8
# ** Warning: (vsim-3015) D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Decoder/dec3to8_tb.v(7): [PCDPC] - Port size (3) does not match connection size (4) for port 'a'. The port definition is at: D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Decoder/dec3to8.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /dec3to8_tb/DUT File: D:/NHCE_22_23/HDL_Lab/Lab_Experiments/Lab_4/Decoder/dec3to8.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 1 0  1
# 1 1  2
# 1 2  4
# 1 3  8
# 0 4  x
# 1 4 16
# 1 5 32
# 1 6 64
# 1 7128
# End time: 15:02:05 on Jul 11,2023, Elapsed time: 0:16:05
# Errors: 0, Warnings: 1
