// Seed: 446642252
module module_0;
  wire id_1 = id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    output wor id_7,
    output wor id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11,
    input supply1 id_12
);
  nor primCall (id_0, id_1, id_10, id_11, id_12, id_2, id_3, id_5, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output reg id_4;
  input wire id_3;
  inout reg id_2;
  input wire id_1;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_4 <= -1;
    id_2 <= id_2;
  end
endmodule
