# Progetto-Finale-Reti-Logiche-A.A-2019-2020-Giusti---La-Manna
Implementing a working VHDL module using a behavioural model with 3 processes to encode the working zone address standard.
This repository includes also a final report including detailed information about the testing of the component
