{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678080308730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678080308730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  5 23:25:08 2023 " "Processing started: Sun Mar  5 23:25:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678080308730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1678080308730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fulladder_4 -c Fulladder_4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fulladder_4 -c Fulladder_4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1678080308730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1678080309033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1678080309034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_1-Structural " "Found design unit 1: Fulladder_1-Structural" {  } { { "Fulladder_1.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678080314627 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_1 " "Found entity 1: Fulladder_1" {  } { { "Fulladder_1.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678080314627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678080314627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_1tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_1tb-behavior " "Found design unit 1: Fulladder_1tb-behavior" {  } { { "Fulladder_1tb.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_1tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678080314629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_1tb " "Found entity 1: Fulladder_1tb" {  } { { "Fulladder_1tb.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_1tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678080314629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678080314629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_4-Structural " "Found design unit 1: Fulladder_4-Structural" {  } { { "Fulladder_4.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678080314630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_4 " "Found entity 1: Fulladder_4" {  } { { "Fulladder_4.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678080314630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678080314630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_4tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_4tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_4tb-behavior " "Found design unit 1: Fulladder_4tb-behavior" {  } { { "Fulladder_4tb.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678080314631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_4tb " "Found entity 1: Fulladder_4tb" {  } { { "Fulladder_4tb.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678080314631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678080314631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec7seg-Behavioral " "Found design unit 1: codec7seg-Behavioral" {  } { { "codec7seg.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/codec7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678080314632 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec7seg " "Found entity 1: codec7seg" {  } { { "codec7seg.vhd" "" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/codec7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678080314632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678080314632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fulladder_4 " "Elaborating entity \"Fulladder_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1678080314678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fulladder_1 Fulladder_1:S0 " "Elaborating entity \"Fulladder_1\" for hierarchy \"Fulladder_1:S0\"" {  } { { "Fulladder_4.vhd" "S0" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678080314695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec7seg codec7seg:conv " "Elaborating entity \"codec7seg\" for hierarchy \"codec7seg:conv\"" {  } { { "Fulladder_4.vhd" "conv" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678080314703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678080314825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  5 23:25:14 2023 " "Processing ended: Sun Mar  5 23:25:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678080314825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678080314825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678080314825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678080314825 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678080315516 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678080315975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678080315975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  5 23:25:15 2023 " "Processing started: Sun Mar  5 23:25:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678080315975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1678080315975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Fulladder_4 Fulladder_4 " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Fulladder_4 Fulladder_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1678080315975 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Fulladder_4 Fulladder_4 " "Quartus(args): --rtl_sim Fulladder_4 Fulladder_4" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1678080315975 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1678080316799 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1678080316897 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1678080316898 ""}
{ "Warning" "0" "" "Warning: File Fulladder_4_run_msim_rtl_vhdl.do already exists - backing up current file as Fulladder_4_run_msim_rtl_vhdl.do.bak9" {  } {  } 0 0 "Warning: File Fulladder_4_run_msim_rtl_vhdl.do already exists - backing up current file as Fulladder_4_run_msim_rtl_vhdl.do.bak9" 0 0 "Shell" 0 0 1678080317110 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/hrlds/Documents/TDigitales/L2_fulladder/simulation/modelsim/Fulladder_4_run_msim_rtl_vhdl.do" {  } { { "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/simulation/modelsim/Fulladder_4_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/simulation/modelsim/Fulladder_4_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/hrlds/Documents/TDigitales/L2_fulladder/simulation/modelsim/Fulladder_4_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1678080317121 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1678080317126 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1678080317129 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1678080317129 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4_nativelink_simulation.rpt" {  } { { "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4_nativelink_simulation.rpt" "0" { Text "C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/hrlds/Documents/TDigitales/L2_fulladder/Fulladder_4_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1678080317129 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1678080317129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678080317129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  5 23:25:17 2023 " "Processing ended: Sun Mar  5 23:25:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678080317129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678080317129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678080317129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678080317129 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678080425228 ""}
