Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1524
design__instance__area,14472.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,2
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,14
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0001679283450357616
power__switching__total,0.00009460988076170906
power__leakage__total,1.6790721701909206E-8
power__total,0.0002625550259836018
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26270891761134624
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2624442959459428
timing__hold__ws__corner:nom_tt_025C_1v80,0.3332809678125242
timing__setup__ws__corner:nom_tt_025C_1v80,22.55061623485836
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.333281
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,36.685928
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,10
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,14
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.27049388494691856
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.27110883749765047
timing__hold__ws__corner:nom_ss_100C_1v60,0.6741807303247103
timing__setup__ws__corner:nom_ss_100C_1v60,21.607910738954473
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.674181
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,33.706749
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,14
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25968097851507443
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25929997771782326
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1484973852581696
timing__setup__ws__corner:nom_ff_n40C_1v95,22.967143503768487
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.148497
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,37.812202
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,21
design__max_fanout_violation__count,14
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25833513837098526
clock__skew__worst_setup,0.25846711613677015
timing__hold__ws,0.13857387851650663
timing__setup__ws,21.566567808705013
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.138574
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,33.633888
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1524
design__instance__area__stdcell,14472.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.877484
design__instance__utilization__stdcell,0.877484
design__instance__count__class:buffer,10
design__instance__count__class:inverter,17
design__instance__count__class:sequential_cell,231
design__instance__count__class:multi_input_combinational_cell,653
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,574
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,35283.4
design__violations,0
design__instance__count__class:timing_repair_buffer,109
design__instance__count__class:clock_buffer,77
design__instance__count__class:clock_inverter,186
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,67
antenna__violating__nets,7
antenna__violating__pins,7
route__antenna_violation__count,7
antenna_diodes_count,16
design__instance__count__class:antenna_cell,16
route__net,1263
route__net__special,2
route__drc_errors__iter:1,1074
route__wirelength__iter:1,41487
route__drc_errors__iter:2,598
route__wirelength__iter:2,40973
route__drc_errors__iter:3,577
route__wirelength__iter:3,40833
route__drc_errors__iter:4,132
route__wirelength__iter:4,40791
route__drc_errors__iter:5,13
route__wirelength__iter:5,40794
route__drc_errors__iter:6,0
route__wirelength__iter:6,40793
route__drc_errors,0
route__wirelength,40793
route__vias,9167
route__vias__singlecut,9167
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,393.005
timing__unannotated_net__count__corner:nom_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,14
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.26105507383593946
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.26128824843328097
timing__hold__ws__corner:min_tt_025C_1v80,0.33164139040338736
timing__setup__ws__corner:min_tt_025C_1v80,22.579009523382354
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.331641
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,36.730015
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,7
design__max_fanout_violation__count__corner:min_ss_100C_1v60,14
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26868566465557164
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2696442312421431
timing__hold__ws__corner:min_ss_100C_1v60,0.672095287336274
timing__setup__ws__corner:min_ss_100C_1v60,21.65748175431674
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.672095
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,33.775398
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,14
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25833513837098526
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25846711613677015
timing__hold__ws__corner:min_ff_n40C_1v95,0.13857387851650663
timing__setup__ws__corner:min_ff_n40C_1v95,22.98578281661147
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.138574
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,37.841087
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,2
design__max_fanout_violation__count__corner:max_tt_025C_1v80,14
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2652138861370777
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26392055954353844
timing__hold__ws__corner:max_tt_025C_1v80,0.335245618532465
timing__setup__ws__corner:max_tt_025C_1v80,22.5269160812368
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.335246
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,36.644192
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,67
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,21
design__max_fanout_violation__count__corner:max_ss_100C_1v60,14
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2732516235069304
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.273204827605119
timing__hold__ws__corner:max_ss_100C_1v60,0.676539732274151
timing__setup__ws__corner:max_ss_100C_1v60,21.566567808705013
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.676540
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,33.633888
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,67
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,14
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2618131618941693
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.26037803206079935
timing__hold__ws__corner:max_ff_n40C_1v95,0.15167328933223304
timing__setup__ws__corner:max_ff_n40C_1v95,22.951508010425883
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.151673
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,37.784248
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,67
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,67
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000192316
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00002656
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000423511
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00002656
design_powergrid__voltage__worst,0.00002656
design_powergrid__voltage__worst__net:VPWR,1.79998
design_powergrid__drop__worst,0.00002656
design_powergrid__drop__worst__net:VPWR,0.0000192316
design_powergrid__voltage__worst__net:VGND,0.00002656
design_powergrid__drop__worst__net:VGND,0.00002656
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000043399999999999999518375710938489220325209316797554492950439453125
ir__drop__worst,0.0000191999999999999991311637470570161667637876234948635101318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
