#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c13fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c14150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c052d0 .functor NOT 1, L_0x1c71850, C4<0>, C4<0>, C4<0>;
L_0x1c71070 .functor XOR 2, L_0x1c71560, L_0x1c71600, C4<00>, C4<00>;
L_0x1c71740 .functor XOR 2, L_0x1c71070, L_0x1c716a0, C4<00>, C4<00>;
v0x1c69d60_0 .net *"_ivl_10", 1 0, L_0x1c716a0;  1 drivers
v0x1c69e60_0 .net *"_ivl_12", 1 0, L_0x1c71740;  1 drivers
v0x1c69f40_0 .net *"_ivl_2", 1 0, L_0x1c714c0;  1 drivers
v0x1c6a000_0 .net *"_ivl_4", 1 0, L_0x1c71560;  1 drivers
v0x1c6a0e0_0 .net *"_ivl_6", 1 0, L_0x1c71600;  1 drivers
v0x1c6a210_0 .net *"_ivl_8", 1 0, L_0x1c71070;  1 drivers
v0x1c6a2f0_0 .net "a", 0 0, v0x1c64860_0;  1 drivers
v0x1c6a390_0 .net "b", 0 0, v0x1c64900_0;  1 drivers
v0x1c6a430_0 .net "c", 0 0, v0x1c649a0_0;  1 drivers
v0x1c6a4d0_0 .var "clk", 0 0;
v0x1c6a570_0 .net "d", 0 0, v0x1c64ae0_0;  1 drivers
v0x1c6a610_0 .net "out_pos_dut", 0 0, L_0x1c71330;  1 drivers
v0x1c6a6b0_0 .net "out_pos_ref", 0 0, L_0x1c6bbe0;  1 drivers
v0x1c6a750_0 .net "out_sop_dut", 0 0, L_0x1c6e9d0;  1 drivers
v0x1c6a7f0_0 .net "out_sop_ref", 0 0, L_0x1c3f010;  1 drivers
v0x1c6a890_0 .var/2u "stats1", 223 0;
v0x1c6a930_0 .var/2u "strobe", 0 0;
v0x1c6a9d0_0 .net "tb_match", 0 0, L_0x1c71850;  1 drivers
v0x1c6aaa0_0 .net "tb_mismatch", 0 0, L_0x1c052d0;  1 drivers
v0x1c6ab40_0 .net "wavedrom_enable", 0 0, v0x1c64db0_0;  1 drivers
v0x1c6ac10_0 .net "wavedrom_title", 511 0, v0x1c64e50_0;  1 drivers
L_0x1c714c0 .concat [ 1 1 0 0], L_0x1c6bbe0, L_0x1c3f010;
L_0x1c71560 .concat [ 1 1 0 0], L_0x1c6bbe0, L_0x1c3f010;
L_0x1c71600 .concat [ 1 1 0 0], L_0x1c71330, L_0x1c6e9d0;
L_0x1c716a0 .concat [ 1 1 0 0], L_0x1c6bbe0, L_0x1c3f010;
L_0x1c71850 .cmp/eeq 2, L_0x1c714c0, L_0x1c71740;
S_0x1c142e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1c14150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c056b0 .functor AND 1, v0x1c649a0_0, v0x1c64ae0_0, C4<1>, C4<1>;
L_0x1c05a90 .functor NOT 1, v0x1c64860_0, C4<0>, C4<0>, C4<0>;
L_0x1c05e70 .functor NOT 1, v0x1c64900_0, C4<0>, C4<0>, C4<0>;
L_0x1c060f0 .functor AND 1, L_0x1c05a90, L_0x1c05e70, C4<1>, C4<1>;
L_0x1c1ec60 .functor AND 1, L_0x1c060f0, v0x1c649a0_0, C4<1>, C4<1>;
L_0x1c3f010 .functor OR 1, L_0x1c056b0, L_0x1c1ec60, C4<0>, C4<0>;
L_0x1c6b060 .functor NOT 1, v0x1c64900_0, C4<0>, C4<0>, C4<0>;
L_0x1c6b0d0 .functor OR 1, L_0x1c6b060, v0x1c64ae0_0, C4<0>, C4<0>;
L_0x1c6b1e0 .functor AND 1, v0x1c649a0_0, L_0x1c6b0d0, C4<1>, C4<1>;
L_0x1c6b2a0 .functor NOT 1, v0x1c64860_0, C4<0>, C4<0>, C4<0>;
L_0x1c6b370 .functor OR 1, L_0x1c6b2a0, v0x1c64900_0, C4<0>, C4<0>;
L_0x1c6b3e0 .functor AND 1, L_0x1c6b1e0, L_0x1c6b370, C4<1>, C4<1>;
L_0x1c6b560 .functor NOT 1, v0x1c64900_0, C4<0>, C4<0>, C4<0>;
L_0x1c6b5d0 .functor OR 1, L_0x1c6b560, v0x1c64ae0_0, C4<0>, C4<0>;
L_0x1c6b4f0 .functor AND 1, v0x1c649a0_0, L_0x1c6b5d0, C4<1>, C4<1>;
L_0x1c6b760 .functor NOT 1, v0x1c64860_0, C4<0>, C4<0>, C4<0>;
L_0x1c6b860 .functor OR 1, L_0x1c6b760, v0x1c64ae0_0, C4<0>, C4<0>;
L_0x1c6b920 .functor AND 1, L_0x1c6b4f0, L_0x1c6b860, C4<1>, C4<1>;
L_0x1c6bad0 .functor XNOR 1, L_0x1c6b3e0, L_0x1c6b920, C4<0>, C4<0>;
v0x1c04c00_0 .net *"_ivl_0", 0 0, L_0x1c056b0;  1 drivers
v0x1c05000_0 .net *"_ivl_12", 0 0, L_0x1c6b060;  1 drivers
v0x1c053e0_0 .net *"_ivl_14", 0 0, L_0x1c6b0d0;  1 drivers
v0x1c057c0_0 .net *"_ivl_16", 0 0, L_0x1c6b1e0;  1 drivers
v0x1c05ba0_0 .net *"_ivl_18", 0 0, L_0x1c6b2a0;  1 drivers
v0x1c05f80_0 .net *"_ivl_2", 0 0, L_0x1c05a90;  1 drivers
v0x1c06200_0 .net *"_ivl_20", 0 0, L_0x1c6b370;  1 drivers
v0x1c62dd0_0 .net *"_ivl_24", 0 0, L_0x1c6b560;  1 drivers
v0x1c62eb0_0 .net *"_ivl_26", 0 0, L_0x1c6b5d0;  1 drivers
v0x1c62f90_0 .net *"_ivl_28", 0 0, L_0x1c6b4f0;  1 drivers
v0x1c63070_0 .net *"_ivl_30", 0 0, L_0x1c6b760;  1 drivers
v0x1c63150_0 .net *"_ivl_32", 0 0, L_0x1c6b860;  1 drivers
v0x1c63230_0 .net *"_ivl_36", 0 0, L_0x1c6bad0;  1 drivers
L_0x7f67ac405018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c632f0_0 .net *"_ivl_38", 0 0, L_0x7f67ac405018;  1 drivers
v0x1c633d0_0 .net *"_ivl_4", 0 0, L_0x1c05e70;  1 drivers
v0x1c634b0_0 .net *"_ivl_6", 0 0, L_0x1c060f0;  1 drivers
v0x1c63590_0 .net *"_ivl_8", 0 0, L_0x1c1ec60;  1 drivers
v0x1c63670_0 .net "a", 0 0, v0x1c64860_0;  alias, 1 drivers
v0x1c63730_0 .net "b", 0 0, v0x1c64900_0;  alias, 1 drivers
v0x1c637f0_0 .net "c", 0 0, v0x1c649a0_0;  alias, 1 drivers
v0x1c638b0_0 .net "d", 0 0, v0x1c64ae0_0;  alias, 1 drivers
v0x1c63970_0 .net "out_pos", 0 0, L_0x1c6bbe0;  alias, 1 drivers
v0x1c63a30_0 .net "out_sop", 0 0, L_0x1c3f010;  alias, 1 drivers
v0x1c63af0_0 .net "pos0", 0 0, L_0x1c6b3e0;  1 drivers
v0x1c63bb0_0 .net "pos1", 0 0, L_0x1c6b920;  1 drivers
L_0x1c6bbe0 .functor MUXZ 1, L_0x7f67ac405018, L_0x1c6b3e0, L_0x1c6bad0, C4<>;
S_0x1c63d30 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1c14150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c64860_0 .var "a", 0 0;
v0x1c64900_0 .var "b", 0 0;
v0x1c649a0_0 .var "c", 0 0;
v0x1c64a40_0 .net "clk", 0 0, v0x1c6a4d0_0;  1 drivers
v0x1c64ae0_0 .var "d", 0 0;
v0x1c64bd0_0 .var/2u "fail", 0 0;
v0x1c64c70_0 .var/2u "fail1", 0 0;
v0x1c64d10_0 .net "tb_match", 0 0, L_0x1c71850;  alias, 1 drivers
v0x1c64db0_0 .var "wavedrom_enable", 0 0;
v0x1c64e50_0 .var "wavedrom_title", 511 0;
E_0x1c12930/0 .event negedge, v0x1c64a40_0;
E_0x1c12930/1 .event posedge, v0x1c64a40_0;
E_0x1c12930 .event/or E_0x1c12930/0, E_0x1c12930/1;
S_0x1c64060 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c63d30;
 .timescale -12 -12;
v0x1c642a0_0 .var/2s "i", 31 0;
E_0x1c127d0 .event posedge, v0x1c64a40_0;
S_0x1c643a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c63d30;
 .timescale -12 -12;
v0x1c645a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c64680 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c63d30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c65030 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1c14150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c6bd90 .functor NOT 1, v0x1c64860_0, C4<0>, C4<0>, C4<0>;
L_0x1c6be20 .functor NOT 1, v0x1c64900_0, C4<0>, C4<0>, C4<0>;
L_0x1c6bfc0 .functor AND 1, L_0x1c6bd90, L_0x1c6be20, C4<1>, C4<1>;
L_0x1c6c0d0 .functor NOT 1, v0x1c649a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6c280 .functor AND 1, L_0x1c6bfc0, L_0x1c6c0d0, C4<1>, C4<1>;
L_0x1c6c390 .functor NOT 1, v0x1c64ae0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6c550 .functor AND 1, L_0x1c6c280, L_0x1c6c390, C4<1>, C4<1>;
L_0x1c6c660 .functor NOT 1, v0x1c64860_0, C4<0>, C4<0>, C4<0>;
L_0x1c6c830 .functor NOT 1, v0x1c64900_0, C4<0>, C4<0>, C4<0>;
L_0x1c6c8a0 .functor AND 1, L_0x1c6c660, L_0x1c6c830, C4<1>, C4<1>;
L_0x1c6ca10 .functor AND 1, L_0x1c6c8a0, v0x1c649a0_0, C4<1>, C4<1>;
L_0x1c6ca80 .functor NOT 1, v0x1c64ae0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6cb60 .functor AND 1, L_0x1c6ca10, L_0x1c6ca80, C4<1>, C4<1>;
L_0x1c6cc70 .functor OR 1, L_0x1c6c550, L_0x1c6cb60, C4<0>, C4<0>;
L_0x1c6caf0 .functor NOT 1, v0x1c64860_0, C4<0>, C4<0>, C4<0>;
L_0x1c6ce00 .functor AND 1, L_0x1c6caf0, v0x1c64900_0, C4<1>, C4<1>;
L_0x1c6cf50 .functor NOT 1, v0x1c649a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6cfc0 .functor AND 1, L_0x1c6ce00, L_0x1c6cf50, C4<1>, C4<1>;
L_0x1c6d170 .functor NOT 1, v0x1c64ae0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6d1e0 .functor AND 1, L_0x1c6cfc0, L_0x1c6d170, C4<1>, C4<1>;
L_0x1c6d3a0 .functor OR 1, L_0x1c6cc70, L_0x1c6d1e0, C4<0>, C4<0>;
L_0x1c6d4b0 .functor NOT 1, v0x1c64900_0, C4<0>, C4<0>, C4<0>;
L_0x1c6d5e0 .functor AND 1, v0x1c64860_0, L_0x1c6d4b0, C4<1>, C4<1>;
L_0x1c6d6a0 .functor NOT 1, v0x1c649a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6d7e0 .functor AND 1, L_0x1c6d5e0, L_0x1c6d6a0, C4<1>, C4<1>;
L_0x1c6d8f0 .functor NOT 1, v0x1c64ae0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6da40 .functor AND 1, L_0x1c6d7e0, L_0x1c6d8f0, C4<1>, C4<1>;
L_0x1c6db50 .functor OR 1, L_0x1c6d3a0, L_0x1c6da40, C4<0>, C4<0>;
L_0x1c6dd50 .functor NOT 1, v0x1c64900_0, C4<0>, C4<0>, C4<0>;
L_0x1c6ddc0 .functor AND 1, v0x1c64860_0, L_0x1c6dd50, C4<1>, C4<1>;
L_0x1c6df80 .functor NOT 1, v0x1c649a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6dff0 .functor AND 1, L_0x1c6ddc0, L_0x1c6df80, C4<1>, C4<1>;
L_0x1c6e210 .functor AND 1, L_0x1c6dff0, v0x1c64ae0_0, C4<1>, C4<1>;
L_0x1c6e2d0 .functor OR 1, L_0x1c6db50, L_0x1c6e210, C4<0>, C4<0>;
L_0x1c6e500 .functor NOT 1, v0x1c64900_0, C4<0>, C4<0>, C4<0>;
L_0x1c6e570 .functor AND 1, v0x1c64860_0, L_0x1c6e500, C4<1>, C4<1>;
L_0x1c6e760 .functor AND 1, L_0x1c6e570, v0x1c649a0_0, C4<1>, C4<1>;
L_0x1c6e820 .functor NOT 1, v0x1c64ae0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6e630 .functor AND 1, L_0x1c6e760, L_0x1c6e820, C4<1>, C4<1>;
L_0x1c6e9d0 .functor OR 1, L_0x1c6e2d0, L_0x1c6e630, C4<0>, C4<0>;
L_0x1c6ec80 .functor NOT 1, v0x1c64860_0, C4<0>, C4<0>, C4<0>;
L_0x1c6ef70 .functor NOT 1, v0x1c64860_0, C4<0>, C4<0>, C4<0>;
L_0x1c6f590 .functor NOT 1, v0x1c649a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6f950 .functor NOT 1, v0x1c64900_0, C4<0>, C4<0>, C4<0>;
L_0x1c700c0 .functor NOT 1, v0x1c649a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c70390 .functor NOT 1, v0x1c64900_0, C4<0>, C4<0>, C4<0>;
L_0x1c704a0 .functor NOT 1, v0x1c649a0_0, C4<0>, C4<0>, C4<0>;
v0x1c651f0_0 .net *"_ivl_0", 0 0, L_0x1c6bd90;  1 drivers
v0x1c652d0_0 .net *"_ivl_10", 0 0, L_0x1c6c390;  1 drivers
v0x1c653b0_0 .net *"_ivl_100", 0 0, L_0x1c6f590;  1 drivers
v0x1c654a0_0 .net *"_ivl_102", 0 0, L_0x1c6f8b0;  1 drivers
v0x1c65580_0 .net *"_ivl_104", 0 0, L_0x1c6fa60;  1 drivers
v0x1c656b0_0 .net *"_ivl_107", 0 0, L_0x1c6fdc0;  1 drivers
v0x1c65790_0 .net *"_ivl_108", 0 0, L_0x1c6f950;  1 drivers
v0x1c65870_0 .net *"_ivl_110", 0 0, L_0x1c70020;  1 drivers
v0x1c65950_0 .net *"_ivl_112", 0 0, L_0x1c700c0;  1 drivers
v0x1c65ac0_0 .net *"_ivl_114", 0 0, L_0x1c70400;  1 drivers
v0x1c65ba0_0 .net *"_ivl_116", 0 0, L_0x1c705b0;  1 drivers
v0x1c65c80_0 .net *"_ivl_119", 0 0, L_0x1c70720;  1 drivers
v0x1c65d60_0 .net *"_ivl_12", 0 0, L_0x1c6c550;  1 drivers
v0x1c65e40_0 .net *"_ivl_120", 0 0, L_0x1c70390;  1 drivers
v0x1c65f20_0 .net *"_ivl_122", 0 0, L_0x1c709e0;  1 drivers
v0x1c66000_0 .net *"_ivl_124", 0 0, L_0x1c70b60;  1 drivers
v0x1c660e0_0 .net *"_ivl_126", 0 0, L_0x1c70c50;  1 drivers
v0x1c662d0_0 .net *"_ivl_129", 0 0, L_0x1c70de0;  1 drivers
v0x1c663b0_0 .net *"_ivl_130", 0 0, L_0x1c70f20;  1 drivers
v0x1c66490_0 .net *"_ivl_132", 0 0, L_0x1c704a0;  1 drivers
v0x1c66570_0 .net *"_ivl_134", 0 0, L_0x1c70d40;  1 drivers
v0x1c66650_0 .net *"_ivl_136", 0 0, L_0x1c71180;  1 drivers
v0x1c66730_0 .net *"_ivl_14", 0 0, L_0x1c6c660;  1 drivers
v0x1c66810_0 .net *"_ivl_16", 0 0, L_0x1c6c830;  1 drivers
v0x1c668f0_0 .net *"_ivl_18", 0 0, L_0x1c6c8a0;  1 drivers
v0x1c669d0_0 .net *"_ivl_2", 0 0, L_0x1c6be20;  1 drivers
v0x1c66ab0_0 .net *"_ivl_20", 0 0, L_0x1c6ca10;  1 drivers
v0x1c66b90_0 .net *"_ivl_22", 0 0, L_0x1c6ca80;  1 drivers
v0x1c66c70_0 .net *"_ivl_24", 0 0, L_0x1c6cb60;  1 drivers
v0x1c66d50_0 .net *"_ivl_26", 0 0, L_0x1c6cc70;  1 drivers
v0x1c66e30_0 .net *"_ivl_28", 0 0, L_0x1c6caf0;  1 drivers
v0x1c66f10_0 .net *"_ivl_30", 0 0, L_0x1c6ce00;  1 drivers
v0x1c66ff0_0 .net *"_ivl_32", 0 0, L_0x1c6cf50;  1 drivers
v0x1c672e0_0 .net *"_ivl_34", 0 0, L_0x1c6cfc0;  1 drivers
v0x1c673c0_0 .net *"_ivl_36", 0 0, L_0x1c6d170;  1 drivers
v0x1c674a0_0 .net *"_ivl_38", 0 0, L_0x1c6d1e0;  1 drivers
v0x1c67580_0 .net *"_ivl_4", 0 0, L_0x1c6bfc0;  1 drivers
v0x1c67660_0 .net *"_ivl_40", 0 0, L_0x1c6d3a0;  1 drivers
v0x1c67740_0 .net *"_ivl_42", 0 0, L_0x1c6d4b0;  1 drivers
v0x1c67820_0 .net *"_ivl_44", 0 0, L_0x1c6d5e0;  1 drivers
v0x1c67900_0 .net *"_ivl_46", 0 0, L_0x1c6d6a0;  1 drivers
v0x1c679e0_0 .net *"_ivl_48", 0 0, L_0x1c6d7e0;  1 drivers
v0x1c67ac0_0 .net *"_ivl_50", 0 0, L_0x1c6d8f0;  1 drivers
v0x1c67ba0_0 .net *"_ivl_52", 0 0, L_0x1c6da40;  1 drivers
v0x1c67c80_0 .net *"_ivl_54", 0 0, L_0x1c6db50;  1 drivers
v0x1c67d60_0 .net *"_ivl_56", 0 0, L_0x1c6dd50;  1 drivers
v0x1c67e40_0 .net *"_ivl_58", 0 0, L_0x1c6ddc0;  1 drivers
v0x1c67f20_0 .net *"_ivl_6", 0 0, L_0x1c6c0d0;  1 drivers
v0x1c68000_0 .net *"_ivl_60", 0 0, L_0x1c6df80;  1 drivers
v0x1c680e0_0 .net *"_ivl_62", 0 0, L_0x1c6dff0;  1 drivers
v0x1c681c0_0 .net *"_ivl_64", 0 0, L_0x1c6e210;  1 drivers
v0x1c682a0_0 .net *"_ivl_66", 0 0, L_0x1c6e2d0;  1 drivers
v0x1c68380_0 .net *"_ivl_68", 0 0, L_0x1c6e500;  1 drivers
v0x1c68460_0 .net *"_ivl_70", 0 0, L_0x1c6e570;  1 drivers
v0x1c68540_0 .net *"_ivl_72", 0 0, L_0x1c6e760;  1 drivers
v0x1c68620_0 .net *"_ivl_74", 0 0, L_0x1c6e820;  1 drivers
v0x1c68700_0 .net *"_ivl_76", 0 0, L_0x1c6e630;  1 drivers
v0x1c687e0_0 .net *"_ivl_8", 0 0, L_0x1c6c280;  1 drivers
v0x1c688c0_0 .net *"_ivl_80", 0 0, L_0x1c6d0d0;  1 drivers
v0x1c689a0_0 .net *"_ivl_82", 0 0, L_0x1c6ecf0;  1 drivers
v0x1c68a80_0 .net *"_ivl_84", 0 0, L_0x1c6ede0;  1 drivers
v0x1c68b60_0 .net *"_ivl_86", 0 0, L_0x1c6ec80;  1 drivers
v0x1c68c40_0 .net *"_ivl_88", 0 0, L_0x1c6eed0;  1 drivers
v0x1c68d20_0 .net *"_ivl_90", 0 0, L_0x1c6f030;  1 drivers
v0x1c68e00_0 .net *"_ivl_92", 0 0, L_0x1c6f120;  1 drivers
v0x1c692f0_0 .net *"_ivl_95", 0 0, L_0x1c6f250;  1 drivers
v0x1c693d0_0 .net *"_ivl_96", 0 0, L_0x1c6ef70;  1 drivers
v0x1c694b0_0 .net *"_ivl_98", 0 0, L_0x1c6f4f0;  1 drivers
v0x1c69590_0 .net "a", 0 0, v0x1c64860_0;  alias, 1 drivers
v0x1c69630_0 .net "b", 0 0, v0x1c64900_0;  alias, 1 drivers
v0x1c69720_0 .net "c", 0 0, v0x1c649a0_0;  alias, 1 drivers
v0x1c69810_0 .net "d", 0 0, v0x1c64ae0_0;  alias, 1 drivers
v0x1c69900_0 .net "out_pos", 0 0, L_0x1c71330;  alias, 1 drivers
v0x1c699c0_0 .net "out_sop", 0 0, L_0x1c6e9d0;  alias, 1 drivers
L_0x1c6d0d0 .arith/sum 1, v0x1c64860_0, v0x1c64900_0;
L_0x1c6ecf0 .arith/sum 1, L_0x1c6d0d0, v0x1c649a0_0;
L_0x1c6ede0 .arith/sum 1, L_0x1c6ecf0, v0x1c64ae0_0;
L_0x1c6eed0 .arith/sum 1, L_0x1c6ec80, v0x1c64900_0;
L_0x1c6f030 .arith/sum 1, L_0x1c6eed0, v0x1c649a0_0;
L_0x1c6f120 .arith/sum 1, L_0x1c6f030, v0x1c64ae0_0;
L_0x1c6f250 .arith/mult 1, L_0x1c6ede0, L_0x1c6f120;
L_0x1c6f4f0 .arith/sum 1, L_0x1c6ef70, v0x1c64900_0;
L_0x1c6f8b0 .arith/sum 1, L_0x1c6f4f0, L_0x1c6f590;
L_0x1c6fa60 .arith/sum 1, L_0x1c6f8b0, v0x1c64ae0_0;
L_0x1c6fdc0 .arith/mult 1, L_0x1c6f250, L_0x1c6fa60;
L_0x1c70020 .arith/sum 1, v0x1c64860_0, L_0x1c6f950;
L_0x1c70400 .arith/sum 1, L_0x1c70020, L_0x1c700c0;
L_0x1c705b0 .arith/sum 1, L_0x1c70400, v0x1c64ae0_0;
L_0x1c70720 .arith/mult 1, L_0x1c6fdc0, L_0x1c705b0;
L_0x1c709e0 .arith/sum 1, v0x1c64860_0, L_0x1c70390;
L_0x1c70b60 .arith/sum 1, L_0x1c709e0, v0x1c649a0_0;
L_0x1c70c50 .arith/sum 1, L_0x1c70b60, v0x1c64ae0_0;
L_0x1c70de0 .arith/mult 1, L_0x1c70720, L_0x1c70c50;
L_0x1c70f20 .arith/sum 1, v0x1c64860_0, v0x1c64900_0;
L_0x1c70d40 .arith/sum 1, L_0x1c70f20, L_0x1c704a0;
L_0x1c71180 .arith/sum 1, L_0x1c70d40, v0x1c64ae0_0;
L_0x1c71330 .arith/mult 1, L_0x1c70de0, L_0x1c71180;
S_0x1c69b40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1c14150;
 .timescale -12 -12;
E_0x1bfa9f0 .event anyedge, v0x1c6a930_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c6a930_0;
    %nor/r;
    %assign/vec4 v0x1c6a930_0, 0;
    %wait E_0x1bfa9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c63d30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c64bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c64c70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c63d30;
T_4 ;
    %wait E_0x1c12930;
    %load/vec4 v0x1c64d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c64bd0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c63d30;
T_5 ;
    %wait E_0x1c127d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %wait E_0x1c127d0;
    %load/vec4 v0x1c64bd0_0;
    %store/vec4 v0x1c64c70_0, 0, 1;
    %fork t_1, S_0x1c64060;
    %jmp t_0;
    .scope S_0x1c64060;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c642a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c642a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c127d0;
    %load/vec4 v0x1c642a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c642a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c642a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c63d30;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c12930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c64ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c649a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c64900_0, 0;
    %assign/vec4 v0x1c64860_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c64bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c64c70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c14150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c6a4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c6a930_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c14150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c6a4d0_0;
    %inv;
    %store/vec4 v0x1c6a4d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c14150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c64a40_0, v0x1c6aaa0_0, v0x1c6a2f0_0, v0x1c6a390_0, v0x1c6a430_0, v0x1c6a570_0, v0x1c6a7f0_0, v0x1c6a750_0, v0x1c6a6b0_0, v0x1c6a610_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c14150;
T_9 ;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c14150;
T_10 ;
    %wait E_0x1c12930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c6a890_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6a890_0, 4, 32;
    %load/vec4 v0x1c6a9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6a890_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c6a890_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6a890_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c6a7f0_0;
    %load/vec4 v0x1c6a7f0_0;
    %load/vec4 v0x1c6a750_0;
    %xor;
    %load/vec4 v0x1c6a7f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6a890_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6a890_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c6a6b0_0;
    %load/vec4 v0x1c6a6b0_0;
    %load/vec4 v0x1c6a610_0;
    %xor;
    %load/vec4 v0x1c6a6b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6a890_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c6a890_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c6a890_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter1/response1/top_module.sv";
