INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jack/VERILOG/4_29_onward/axis_ip_attempt1/ip_repo/inverter/inverter_original_prj/inverter_original_prj.srcs/sources_1/new/inverter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter_module
