INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/reports/link
	Log files: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/table_serch.xclbin.link_summary, at Sun Apr 17 14:25:53 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Apr 17 14:25:53 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/reports/link/v++_link_table_serch_guidance.html', at Sun Apr 17 14:25:54 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u200_xdma_201830_2
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [14:26:00] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/table_serch.xo -keep --config /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target hw --output_dir /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int --temp_dir /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Apr 17 14:26:02 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/table_serch.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [14:26:02] build_xd_ip_db started: /opt/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/iprepo/xilinx_com_hls_table_serch_1_0,table_serch -o /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [14:26:05] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1696.125 ; gain = 0.000 ; free physical = 97155 ; free virtual = 127024
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [14:26:05] cfgen started: /opt/Vitis/2020.2/bin/cfgen  -nk table_serch:1:table_serch_1 -sp table_serch_1.query:PLRAM[0] -sp table_serch_1.FP_DB:DDR[0] -sp table_serch_1.hash_table:DDR[1] -sp table_serch_1.hash_table_pointer:DDR[2] -sp table_serch_1.judge_temp:PLRAM[1] -dmclkid 0 -r /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: table_serch, num: 1  {table_serch_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: table_serch_1, k_port: query, sptag: PLRAM[0]
INFO: [CFGEN 83-0]   kernel: table_serch_1, k_port: FP_DB, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: table_serch_1, k_port: hash_table, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: table_serch_1, k_port: hash_table_pointer, sptag: DDR[2]
INFO: [CFGEN 83-0]   kernel: table_serch_1, k_port: judge_temp, sptag: PLRAM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument table_serch_1.query to PLRAM[0] for directive table_serch_1.query:PLRAM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument table_serch_1.FP_DB to DDR[0] for directive table_serch_1.FP_DB:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument table_serch_1.hash_table to DDR[1] for directive table_serch_1.hash_table:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument table_serch_1.hash_table_pointer to DDR[2] for directive table_serch_1.hash_table_pointer:DDR[2]
INFO: [CFGEN 83-2228] Creating mapping for argument table_serch_1.judge_temp to PLRAM[1] for directive table_serch_1.judge_temp:PLRAM[1]
INFO: [SYSTEM_LINK 82-37] [14:26:08] cfgen finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1696.125 ; gain = 0.000 ; free physical = 97154 ; free virtual = 127023
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [14:26:08] cf2bd started: /opt/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/_sysl/.xsd --temp_dir /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link --output_dir /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [14:26:10] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.125 ; gain = 0.000 ; free physical = 97147 ; free virtual = 127020
INFO: [v++ 60-1441] [14:26:10] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1587.840 ; gain = 0.000 ; free physical = 97187 ; free virtual = 127060
INFO: [v++ 60-1443] [14:26:10] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/sdsl.dat -rtd /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/cf2sw.rtd -nofilter /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/cf2sw_full.rtd -xclbin /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/xclbin_orig.xml -o /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/run_link
INFO: [v++ 60-1441] [14:26:12] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1587.840 ; gain = 0.000 ; free physical = 97188 ; free virtual = 127062
INFO: [v++ 60-1443] [14:26:12] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/run_link
INFO: [v++ 60-1441] [14:26:13] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1587.840 ; gain = 0.000 ; free physical = 96699 ; free virtual = 126572
INFO: [v++ 60-1443] [14:26:13] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 -g --remote_ip_cache /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/.ipcache -s --output_dir /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int --log_dir /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/logs/link --report_dir /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/reports/link --config /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/vplConfig.ini -k /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link --no-info --iprepo /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_table_serch_1_0 --messageDb /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/run_link/vpl.pb /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u200_xdma_201830_2
INFO: [VPL 60-1032] Extracting hardware platform to /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/vivado/vpl/.local/hw_platform
WARNING: /opt/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[14:26:31] Run vpl: Step create_project: Started
Creating Vivado project.
[14:26:33] Run vpl: Step create_project: Completed
[14:26:33] Run vpl: Step create_bd: Started
[14:27:22] Run vpl: Step create_bd: Completed
[14:27:22] Run vpl: Step update_bd: Started
[14:27:26] Run vpl: Step update_bd: Completed
[14:27:26] Run vpl: Step generate_target: Started
[14:28:41] Run vpl: Step generate_target: RUNNING...
[14:29:20] Run vpl: Step generate_target: Completed
[14:29:20] Run vpl: Step config_hw_runs: Started
[14:29:37] Run vpl: Step config_hw_runs: Completed
[14:29:37] Run vpl: Step synth: Started
[14:30:07] Block-level synthesis in progress, 0 of 115 jobs complete, 8 jobs running.
[14:30:37] Block-level synthesis in progress, 1 of 115 jobs complete, 7 jobs running.
[14:31:07] Block-level synthesis in progress, 4 of 115 jobs complete, 8 jobs running.
[14:31:38] Block-level synthesis in progress, 6 of 115 jobs complete, 6 jobs running.
[14:32:08] Block-level synthesis in progress, 8 of 115 jobs complete, 8 jobs running.
[14:32:38] Block-level synthesis in progress, 9 of 115 jobs complete, 7 jobs running.
[14:33:08] Block-level synthesis in progress, 11 of 115 jobs complete, 7 jobs running.
[14:33:39] Block-level synthesis in progress, 12 of 115 jobs complete, 7 jobs running.
[14:34:09] Block-level synthesis in progress, 18 of 115 jobs complete, 8 jobs running.
[14:34:39] Block-level synthesis in progress, 18 of 115 jobs complete, 8 jobs running.
[14:35:10] Block-level synthesis in progress, 27 of 115 jobs complete, 7 jobs running.
[14:35:40] Block-level synthesis in progress, 29 of 115 jobs complete, 7 jobs running.
[14:36:10] Block-level synthesis in progress, 33 of 115 jobs complete, 7 jobs running.
[14:36:40] Block-level synthesis in progress, 38 of 115 jobs complete, 6 jobs running.
[14:37:11] Block-level synthesis in progress, 42 of 115 jobs complete, 6 jobs running.
[14:37:41] Block-level synthesis in progress, 47 of 115 jobs complete, 7 jobs running.
[14:38:12] Block-level synthesis in progress, 51 of 115 jobs complete, 6 jobs running.
[14:38:42] Block-level synthesis in progress, 54 of 115 jobs complete, 6 jobs running.
[14:39:13] Block-level synthesis in progress, 59 of 115 jobs complete, 4 jobs running.
[14:39:43] Block-level synthesis in progress, 64 of 115 jobs complete, 7 jobs running.
[14:40:13] Block-level synthesis in progress, 68 of 115 jobs complete, 6 jobs running.
[14:40:44] Block-level synthesis in progress, 76 of 115 jobs complete, 5 jobs running.
[14:41:14] Block-level synthesis in progress, 80 of 115 jobs complete, 5 jobs running.
[14:41:45] Block-level synthesis in progress, 84 of 115 jobs complete, 7 jobs running.
[14:42:15] Block-level synthesis in progress, 87 of 115 jobs complete, 7 jobs running.
[14:42:46] Block-level synthesis in progress, 91 of 115 jobs complete, 7 jobs running.
[14:43:16] Block-level synthesis in progress, 94 of 115 jobs complete, 7 jobs running.
[14:43:47] Block-level synthesis in progress, 98 of 115 jobs complete, 7 jobs running.
[14:44:17] Block-level synthesis in progress, 101 of 115 jobs complete, 7 jobs running.
[14:44:48] Block-level synthesis in progress, 108 of 115 jobs complete, 5 jobs running.
[14:45:18] Block-level synthesis in progress, 114 of 115 jobs complete, 1 job running.
[14:45:49] Block-level synthesis in progress, 115 of 115 jobs complete, 0 jobs running.
[14:46:19] Top-level synthesis in progress.
[14:46:50] Top-level synthesis in progress.
[14:47:08] Run vpl: Step synth: Completed
[14:47:08] Run vpl: Step impl: Started
[14:57:18] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 31m 04s 

[14:57:18] Starting logic optimization..
[14:58:19] Phase 1 Generate And Synthesize MIG Cores
[15:05:26] Phase 2 Generate And Synthesize Debug Cores
[15:07:58] Phase 3 Retarget
[15:08:29] Phase 4 Constant propagation
[15:08:29] Phase 5 Sweep
[15:09:30] Phase 6 BUFG optimization
[15:09:30] Phase 7 Shift Register Optimization
[15:10:00] Phase 8 Post Processing Netlist
[15:12:02] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 14m 43s 

[15:12:02] Starting logic placement..
[15:12:33] Phase 1 Placer Initialization
[15:12:33] Phase 1.1 Placer Initialization Netlist Sorting
[15:14:34] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[15:15:35] Phase 1.3 Build Placer Netlist Model
[15:17:37] Phase 1.4 Constrain Clocks/Macros
[15:17:37] Phase 2 Global Placement
[15:17:37] Phase 2.1 Floorplanning
[15:18:08] Phase 2.1.1 Partition Driven Placement
[15:18:08] Phase 2.1.1.1 PBP: Partition Driven Placement
[15:19:09] Phase 2.1.1.2 PBP: Clock Region Placement
[15:19:40] Phase 2.1.1.3 PBP: Compute Congestion
[15:19:40] Phase 2.1.1.4 PBP: UpdateTiming
[15:20:10] Phase 2.1.1.5 PBP: Add part constraints
[15:20:10] Phase 2.2 Update Timing before SLR Path Opt
[15:20:10] Phase 2.3 Global Placement Core
[15:24:15] Phase 2.3.1 Physical Synthesis In Placer
[15:28:20] Phase 3 Detail Placement
[15:28:20] Phase 3.1 Commit Multi Column Macros
[15:28:20] Phase 3.2 Commit Most Macros & LUTRAMs
[15:30:23] Phase 3.3 Small Shape DP
[15:30:23] Phase 3.3.1 Small Shape Clustering
[15:30:53] Phase 3.3.2 Flow Legalize Slice Clusters
[15:30:53] Phase 3.3.3 Slice Area Swap
[15:32:25] Phase 3.4 Place Remaining
[15:32:25] Phase 3.5 Re-assign LUT pins
[15:32:25] Phase 3.6 Pipeline Register Optimization
[15:32:25] Phase 3.7 Fast Optimization
[15:33:27] Phase 4 Post Placement Optimization and Clean-Up
[15:33:27] Phase 4.1 Post Commit Optimization
[15:34:28] Phase 4.1.1 Post Placement Optimization
[15:34:28] Phase 4.1.1.1 BUFG Insertion
[15:34:28] Phase 1 Physical Synthesis Initialization
[15:34:58] Phase 4.1.1.2 BUFG Replication
[15:37:01] Phase 4.1.1.3 Replication
[15:38:02] Phase 4.2 Post Placement Cleanup
[15:38:32] Phase 4.3 Placer Reporting
[15:38:32] Phase 4.3.1 Print Estimated Congestion
[15:38:32] Phase 4.4 Final Placement Cleanup
[15:46:11] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 34m 08s 

[15:46:11] Starting logic routing..
[15:47:12] Phase 1 Build RT Design
[15:48:44] Phase 2 Router Initialization
[15:49:14] Phase 2.1 Fix Topology Constraints
[15:49:14] Phase 2.2 Pre Route Cleanup
[15:49:14] Phase 2.3 Global Clock Net Routing
[15:49:45] Phase 2.4 Update Timing
[15:51:47] Phase 2.5 Update Timing for Bus Skew
[15:51:47] Phase 2.5.1 Update Timing
[15:52:49] Phase 3 Initial Routing
[15:52:49] Phase 3.1 Global Routing
[15:54:20] Phase 4 Rip-up And Reroute
[15:54:20] Phase 4.1 Global Iteration 0
[15:59:56] Phase 4.2 Global Iteration 1
[16:00:58] Phase 4.3 Global Iteration 2
[16:02:29] Phase 5 Delay and Skew Optimization
[16:02:29] Phase 5.1 Delay CleanUp
[16:02:29] Phase 5.1.1 Update Timing
[16:03:30] Phase 5.2 Clock Skew Optimization
[16:04:01] Phase 6 Post Hold Fix
[16:04:01] Phase 6.1 Hold Fix Iter
[16:04:01] Phase 6.1.1 Update Timing
[16:05:02] Phase 7 Leaf Clock Prog Delay Opt
[16:06:03] Phase 8 Route finalize
[16:06:03] Phase 9 Verifying routed nets
[16:06:03] Phase 10 Depositing Routes
[16:07:04] Phase 11 Post Router Timing
[16:07:04] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 20m 53s 

[16:07:04] Starting bitstream generation..
[16:23:22] Creating bitmap...
[16:29:29] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[16:29:29] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 22m 24s 
[16:29:34] Run vpl: Step impl: Completed
[16:29:35] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [16:29:35] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:04 ; elapsed = 02:03:22 . Memory (MB): peak = 1587.840 ; gain = 0.000 ; free physical = 91109 ; free virtual = 124575
INFO: [v++ 60-1443] [16:29:35] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/address_map.xml -sdsl /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/sdsl.dat -xclbin /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/xclbin_orig.xml -rtd /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/table_serch.rtd -o /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/table_serch.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/table_serch.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [16:29:37] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1587.840 ; gain = 0.000 ; free physical = 91107 ; free virtual = 124574
INFO: [v++ 60-1443] [16:29:37] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/table_serch.rtd --append-section :JSON:/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/table_serch_xml.rtd --add-section BUILD_METADATA:JSON:/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/table_serch_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/table_serch.xml --add-section SYSTEM_METADATA:RAW:/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/table_serch.xclbin
INFO: [v++ 60-1454] Run Directory: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/run_link
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:19:11
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1736 bytes
Format : JSON
File   : '/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 49873562 bytes
Format : RAW
File   : '/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/table_serch_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3732 bytes
Format : JSON
File   : '/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/table_serch_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 4431 bytes
Format : RAW
File   : '/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/table_serch.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 9579 bytes
Format : RAW
File   : '/home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (49906381 bytes) to the output file: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/table_serch.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [16:29:37] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1587.840 ; gain = 0.000 ; free physical = 91059 ; free virtual = 124572
INFO: [v++ 60-1443] [16:29:37] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/table_serch.xclbin.info --input /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/table_serch.xclbin
INFO: [v++ 60-1454] Run Directory: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/run_link
INFO: [v++ 60-1441] [16:29:37] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1587.840 ; gain = 0.000 ; free physical = 91068 ; free virtual = 124581
INFO: [v++ 60-1443] [16:29:37] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/link/run_link
INFO: [v++ 60-1441] [16:29:37] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.840 ; gain = 0.000 ; free physical = 91070 ; free virtual = 124583
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/reports/link/system_estimate_table_serch.xtxt
INFO: [v++ 60-586] Created /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/table_serch.ltx
INFO: [v++ 60-586] Created table_serch.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/reports/link/v++_link_table_serch_guidance.html
	Timing Report: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/reports/link/imp/impl_1_xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/logs/link/vivado.log
	Steps Log File: /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/nomoto/src/StagedLSH/ver1.3/soft/u200/hw/table_serch.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 3m 54s
