Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/core.ccopt
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 4614 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Using CCOpt effort low.
Begin checking placement ... (start mem=2102.3M, init mem=2102.3M)
Overlapping with other instance:	177
Orientation Violation:	12
*info: Placed = 64195         
*info: Unplaced = 0           
Placement Density:92.72%(407219/439200)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=2102.3M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 291532.176um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       4614
    Delay constrained sinks:     4614
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=609 numPGBlocks=2018 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=45942  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45942 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 166 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.05% V. EstWL: 5.747580e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 45776 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.055403e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 151783
[NR-eagl] Layer2(M2)(V) length: 2.862165e+05um, number of vias: 210490
[NR-eagl] Layer3(M3)(H) length: 3.802372e+05um, number of vias: 16488
[NR-eagl] Layer4(M4)(V) length: 1.576538e+05um, number of vias: 8273
[NR-eagl] Layer5(M5)(H) length: 1.779036e+05um, number of vias: 4530
[NR-eagl] Layer6(M6)(V) length: 6.586651e+04um, number of vias: 3504
[NR-eagl] Layer7(M7)(H) length: 3.303440e+04um, number of vias: 4710
[NR-eagl] Layer8(M8)(V) length: 3.672550e+04um, number of vias: 0
[NR-eagl] Total length: 1.137637e+06um, number of vias: 399778
[NR-eagl] End Peak syMemory usage = 2121.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.18 seconds
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 478411.776um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       4614
    Delay constrained sinks:     4614
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
        Channel graph considering 3 blockages
        Fully blocked area 0 square microns
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=1088.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1088.640um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (1:35:59 mem=2184.1M) ***
Total net bbox length = 1.005e+06 (5.314e+05 4.737e+05) (ext = 4.343e+04)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 4443 insts, mean move: 0.92 um, max move: 8.00 um
	Max move on inst (FILLER_6583): (209.00, 298.40) --> (217.00, 298.40)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 2146.0MB
Summary Report:
Instances move: 2996 (out of 43035 movable)
Mean displacement: 0.90 um
Max displacement: 7.60 um (Instance: ofifo_inst/col_idx_3__fifo_instance/U30) (813.2, 167) -> (819, 165.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 1.006e+06 (5.320e+05 4.742e+05) (ext = 4.344e+04)
Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 2146.0MB
*** Finished refinePlace (1:36:01 mem=2146.0M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [0.4,1.08)              2
      [1.08,1.76)             0
      [1.76,2.44)             1
      [2.44,3.12)             0
      [3.12,3.8)             14
      [3.8,4.48)              0
      [4.48,5.16)             2
      [5.16,5.84)             1
      [5.84,6.52)             0
      [6.52,7.2)              2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (550.908,358.517)    (550.908,351.317)    ccl clock buffer, uid:A1728a (a lib_cell CKBD16) at (548.400,350.600), in power domain auto-default
           7.2         (550.908,358.517)    (550.908,365.717)    ccl clock buffer, uid:A1728c (a lib_cell CKBD16) at (548.400,365.000), in power domain auto-default
           5.4         (402.308,459.317)    (407.707,459.317)    ccl clock buffer, uid:A171c4 (a lib_cell CKBD16) at (405.200,458.600), in power domain auto-default
           5           (405.707,322.517)    (410.707,322.517)    ccl clock buffer, uid:A1727a (a lib_cell CKBD16) at (408.200,321.800), in power domain auto-default
           5           (198.308,297.317)    (203.308,297.317)    ccl clock buffer, uid:A17277 (a lib_cell CKBD16) at (200.800,296.600), in power domain auto-default
           3.6         (165.308,297.317)    (165.308,293.717)    ccl clock buffer, uid:A171a6 (a lib_cell CKBD16) at (162.800,293.000), in power domain auto-default
           3.6         (799.508,167.718)    (799.508,171.317)    ccl clock buffer, uid:A1718b (a lib_cell CKBD16) at (797.000,170.600), in power domain auto-default
           3.6         (402.308,459.317)    (402.308,462.918)    ccl clock buffer, uid:A17287 (a lib_cell CKBD16) at (399.800,462.200), in power domain auto-default
           3.6         (550.908,358.517)    (550.908,362.118)    ccl clock buffer, uid:A1727c (a lib_cell CKBD16) at (548.400,361.400), in power domain auto-default
           3.6         (722.908,509.718)    (722.908,506.118)    ccl clock buffer, uid:A1727b (a lib_cell CKBD16) at (720.400,505.400), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=1088.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1088.640um^2
      gate capacitance : top=0.000pF, trunk=0.594pF, leaf=4.188pF, total=4.782pF
      wire capacitance : top=0.000pF, trunk=0.718pF, leaf=4.143pF, total=4.861pF
      wire lengths   : top=0.000um, trunk=4480.312um, leaf=21861.982um, total=26342.295um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.098),trunk(0.089),top(nil), margined worst slew is leaf(0.098),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.330, max=0.462, avg=0.379, sd=0.030], skew [0.131 vs 0.057*, 74.1% {0.343, 0.372, 0.400}] (wid=0.049 ws=0.033) (gid=0.443 gs=0.144)
    Clock network insertion delays are now [0.330ns, 0.462ns] average 0.379ns std.dev 0.030ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=64303 and nets=50301 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2118.906M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=108, i=0, cg=0, l=0, total=108
  Rebuilding timing graph   cell areas     : b=1088.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1088.640um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.594pF, leaf=4.188pF, total=4.782pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.724pF, leaf=4.171pF, total=4.895pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4480.312um, leaf=21861.982um, total=26342.295um
  Rebuilding timing graph   sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
    skew_group clk/CON: insertion delay [min=0.331, max=0.462, avg=0.380, sd=0.030], skew [0.131 vs 0.057*, 74.1% {0.344, 0.373, 0.401}] (wid=0.049 ws=0.033) (gid=0.444 gs=0.144)
  Clock network insertion delays are now [0.331ns, 0.462ns] average 0.380ns std.dev 0.030ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=1088.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1088.640um^2
      gate capacitance : top=0.000pF, trunk=0.594pF, leaf=4.188pF, total=4.782pF
      wire capacitance : top=0.000pF, trunk=0.724pF, leaf=4.171pF, total=4.895pF
      wire lengths   : top=0.000um, trunk=4480.312um, leaf=21861.982um, total=26342.295um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.331, max=0.462, avg=0.380, sd=0.030], skew [0.131 vs 0.057*, 74.1% {0.344, 0.373, 0.401}] (wid=0.049 ws=0.033) (gid=0.444 gs=0.144)
    Clock network insertion delays are now [0.331ns, 0.462ns] average 0.380ns std.dev 0.030ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=1088.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1088.640um^2
      gate capacitance : top=0.000pF, trunk=0.594pF, leaf=4.188pF, total=4.782pF
      wire capacitance : top=0.000pF, trunk=0.724pF, leaf=4.171pF, total=4.895pF
      wire lengths   : top=0.000um, trunk=4480.312um, leaf=21861.982um, total=26342.295um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.331, max=0.462, avg=0.380, sd=0.030], skew [0.131 vs 0.057*, 74.1% {0.344, 0.373, 0.401}] (wid=0.049 ws=0.033) (gid=0.444 gs=0.144)
    Clock network insertion delays are now [0.331ns, 0.462ns] average 0.380ns std.dev 0.030ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=1088.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1088.640um^2
      gate capacitance : top=0.000pF, trunk=0.594pF, leaf=4.188pF, total=4.782pF
      wire capacitance : top=0.000pF, trunk=0.724pF, leaf=4.171pF, total=4.895pF
      wire lengths   : top=0.000um, trunk=4480.312um, leaf=21861.982um, total=26342.295um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.331, max=0.462, avg=0.380, sd=0.030], skew [0.131 vs 0.057*, 74.1% {0.344, 0.373, 0.401}] (wid=0.049 ws=0.033) (gid=0.444 gs=0.144)
    Clock network insertion delays are now [0.331ns, 0.462ns] average 0.380ns std.dev 0.030ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=1088.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1088.640um^2
      gate capacitance : top=0.000pF, trunk=0.594pF, leaf=4.188pF, total=4.782pF
      wire capacitance : top=0.000pF, trunk=0.724pF, leaf=4.171pF, total=4.895pF
      wire lengths   : top=0.000um, trunk=4480.312um, leaf=21861.982um, total=26342.295um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.331, max=0.462, avg=0.380, sd=0.030], skew [0.131 vs 0.057*, 74.1% {0.344, 0.373, 0.401}] (wid=0.049 ws=0.033) (gid=0.444 gs=0.144)
    Clock network insertion delays are now [0.331ns, 0.462ns] average 0.380ns std.dev 0.030ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=1088.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1088.640um^2
      gate capacitance : top=0.000pF, trunk=0.594pF, leaf=4.188pF, total=4.782pF
      wire capacitance : top=0.000pF, trunk=0.724pF, leaf=4.171pF, total=4.895pF
      wire lengths   : top=0.000um, trunk=4480.312um, leaf=21861.982um, total=26342.295um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.331, max=0.462, avg=0.380, sd=0.030], skew [0.131 vs 0.057*, 74.1% {0.344, 0.373, 0.401}] (wid=0.049 ws=0.033) (gid=0.444 gs=0.144)
    Clock network insertion delays are now [0.331ns, 0.462ns] average 0.380ns std.dev 0.030ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=1088.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1088.640um^2
      gate capacitance : top=0.000pF, trunk=0.594pF, leaf=4.188pF, total=4.782pF
      wire capacitance : top=0.000pF, trunk=0.724pF, leaf=4.171pF, total=4.895pF
      wire lengths   : top=0.000um, trunk=4480.312um, leaf=21861.982um, total=26342.295um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.331, max=0.462, avg=0.380, sd=0.030], skew [0.131 vs 0.057*, 74.1% {0.344, 0.373, 0.401}] (wid=0.049 ws=0.033) (gid=0.444 gs=0.144)
    Clock network insertion delays are now [0.331ns, 0.462ns] average 0.380ns std.dev 0.030ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=1088.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1088.640um^2
      gate capacitance : top=0.000pF, trunk=0.594pF, leaf=4.188pF, total=4.782pF
      wire capacitance : top=0.000pF, trunk=0.724pF, leaf=4.171pF, total=4.895pF
      wire lengths   : top=0.000um, trunk=4480.312um, leaf=21861.982um, total=26342.295um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.331, max=0.462, avg=0.380, sd=0.030], skew [0.131 vs 0.057*, 74.1% {0.344, 0.373, 0.401}] (wid=0.049 ws=0.033) (gid=0.444 gs=0.144)
    Clock network insertion delays are now [0.331ns, 0.462ns] average 0.380ns std.dev 0.030ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 304 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=1088.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1088.640um^2
      gate capacitance : top=0.000pF, trunk=0.594pF, leaf=4.188pF, total=4.782pF
      wire capacitance : top=0.000pF, trunk=0.730pF, leaf=4.165pF, total=4.895pF
      wire lengths   : top=0.000um, trunk=4516.490um, leaf=21824.850um, total=26341.340um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.089),top(nil), margined worst slew is leaf(0.099),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.329, max=0.457, avg=0.378, sd=0.030], skew [0.127 vs 0.057*, 74.1% {0.343, 0.371, 0.400}] (wid=0.048 ws=0.033) (gid=0.443 gs=0.144)
    Clock network insertion delays are now [0.329ns, 0.457ns] average 0.378ns std.dev 0.030ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
      gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
      wire capacitance : top=0.000pF, trunk=0.725pF, leaf=4.166pF, total=4.890pF
      wire lengths   : top=0.000um, trunk=4481.040um, leaf=21824.210um, total=26305.250um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.093),top(nil), margined worst slew is leaf(0.104),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.410, max=0.469, avg=0.445, sd=0.014], skew [0.059 vs 0.057*, 97% {0.417, 0.445, 0.469}] (wid=0.045 ws=0.030) (gid=0.453 gs=0.059)
    Clock network insertion delays are now [0.410ns, 0.469ns] average 0.445ns std.dev 0.014ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 240 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
      gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
      wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.172pF, total=4.912pF
      wire lengths   : top=0.000um, trunk=4576.093um, leaf=21860.330um, total=26436.422um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.093),top(nil), margined worst slew is leaf(0.104),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.414, max=0.469, avg=0.446, sd=0.013], skew [0.055 vs 0.057, 98.4% {0.417, 0.446, 0.469}] (wid=0.044 ws=0.030) (gid=0.453 gs=0.059)
    Clock network insertion delays are now [0.414ns, 0.469ns] average 0.446ns std.dev 0.013ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=108, i=0, cg=0, l=0, total=108
          cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
          gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
          wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.172pF, total=4.912pF
          wire lengths   : top=0.000um, trunk=4576.093um, leaf=21860.330um, total=26436.422um
          sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
      gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
      wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.172pF, total=4.912pF
      wire lengths   : top=0.000um, trunk=4576.093um, leaf=21860.330um, total=26436.422um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.093),top(nil), margined worst slew is leaf(0.104),trunk(0.093),top(nil)
    Clock network insertion delays are now [0.414ns, 0.469ns] average 0.446ns std.dev 0.013ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=108, i=0, cg=0, l=0, total=108
    cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
    gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
    wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.172pF, total=4.912pF
    wire lengths   : top=0.000um, trunk=4576.093um, leaf=21860.330um, total=26436.422um
    sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.093),top(nil), margined worst slew is leaf(0.104),trunk(0.093),top(nil)
    skew_group clk/CON: insertion delay [min=0.414, max=0.469, avg=0.446, sd=0.013], skew [0.055 vs 0.057, 98.4% {0.417, 0.446, 0.469}] (wid=0.044 ws=0.030) (gid=0.453 gs=0.059)
  Clock network insertion delays are now [0.414ns, 0.469ns] average 0.446ns std.dev 0.013ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
      gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
      wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.172pF, total=4.912pF
      wire lengths   : top=0.000um, trunk=4576.093um, leaf=21860.330um, total=26436.422um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.093),top(nil), margined worst slew is leaf(0.104),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.414, max=0.469, avg=0.446, sd=0.013], skew [0.055 vs 0.057, 98.4% {0.417, 0.446, 0.469}] (wid=0.044 ws=0.030) (gid=0.453 gs=0.059)
    Clock network insertion delays are now [0.414ns, 0.469ns] average 0.446ns std.dev 0.013ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=108, i=0, cg=0, l=0, total=108
          cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
          gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
          wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.172pF, total=4.912pF
          wire lengths   : top=0.000um, trunk=4576.093um, leaf=21860.330um, total=26436.422um
          sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
      gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
      wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.172pF, total=4.912pF
      wire lengths   : top=0.000um, trunk=4576.093um, leaf=21860.330um, total=26436.422um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.093),top(nil), margined worst slew is leaf(0.104),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.414, max=0.469, avg=0.446, sd=0.013], skew [0.055 vs 0.057, 98.4% {0.417, 0.446, 0.469}] (wid=0.044 ws=0.030) (gid=0.453 gs=0.059)
    Clock network insertion delays are now [0.414ns, 0.469ns] average 0.446ns std.dev 0.013ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
      gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
      wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.172pF, total=4.912pF
      wire lengths   : top=0.000um, trunk=4576.093um, leaf=21860.330um, total=26436.422um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.093),top(nil), margined worst slew is leaf(0.104),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.414, max=0.469, avg=0.446, sd=0.013], skew [0.055 vs 0.057, 98.4% {0.417, 0.446, 0.469}] (wid=0.044 ws=0.030) (gid=0.453 gs=0.059)
    Clock network insertion delays are now [0.414ns, 0.469ns] average 0.446ns std.dev 0.013ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
      gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
      wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.172pF, total=4.912pF
      wire lengths   : top=0.000um, trunk=4576.093um, leaf=21860.330um, total=26436.422um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.093),top(nil), margined worst slew is leaf(0.104),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.414, max=0.469, avg=0.446, sd=0.013], skew [0.055 vs 0.057, 98.4% {0.417, 0.446, 0.469}] (wid=0.044 ws=0.030) (gid=0.453 gs=0.059)
    Clock network insertion delays are now [0.414ns, 0.469ns] average 0.446ns std.dev 0.013ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=64303 and nets=50301 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2118.910M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=108, i=0, cg=0, l=0, total=108
  Rebuilding timing graph   cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.172pF, total=4.912pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4576.093um, leaf=21860.330um, total=26436.422um
  Rebuilding timing graph   sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.093),top(nil), margined worst slew is leaf(0.104),trunk(0.093),top(nil)
    skew_group clk/CON: insertion delay [min=0.414, max=0.470, avg=0.446, sd=0.013], skew [0.056 vs 0.057, 98.6% {0.417, 0.446, 0.470}] (wid=0.044 ws=0.030) (gid=0.453 gs=0.059)
  Clock network insertion delays are now [0.414ns, 0.470ns] average 0.446ns std.dev 0.013ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
      gate capacitance : top=0.000pF, trunk=0.443pF, leaf=4.188pF, total=4.631pF
      wire capacitance : top=0.000pF, trunk=0.740pF, leaf=4.172pF, total=4.912pF
      wire lengths   : top=0.000um, trunk=4576.093um, leaf=21860.330um, total=26436.422um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.093),top(nil), margined worst slew is leaf(0.104),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.414, max=0.470, avg=0.446, sd=0.013], skew [0.056 vs 0.057, 98.6% {0.417, 0.446, 0.470}] (wid=0.044 ws=0.030) (gid=0.453 gs=0.059)
    Clock network insertion delays are now [0.414ns, 0.470ns] average 0.446ns std.dev 0.013ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=4.631pF fall=4.602pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.618pF fall=4.590pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=775.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=775.800um^2
      gate capacitance : top=0.000pF, trunk=0.430pF, leaf=4.188pF, total=4.618pF
      wire capacitance : top=0.000pF, trunk=0.741pF, leaf=4.172pF, total=4.913pF
      wire lengths   : top=0.000um, trunk=4578.235um, leaf=21863.427um, total=26441.662um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.412, max=0.469, avg=0.449, sd=0.015], skew [0.057 vs 0.057, 91.1% {0.424, 0.452, 0.469}] (wid=0.044 ws=0.030) (gid=0.455 gs=0.061)
    Clock network insertion delays are now [0.412ns, 0.469ns] average 0.449ns std.dev 0.015ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=775.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=775.800um^2
      gate capacitance : top=0.000pF, trunk=0.430pF, leaf=4.188pF, total=4.618pF
      wire capacitance : top=0.000pF, trunk=0.741pF, leaf=4.172pF, total=4.913pF
      wire lengths   : top=0.000um, trunk=4578.235um, leaf=21863.427um, total=26441.662um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.412, max=0.469, avg=0.449, sd=0.015], skew [0.057 vs 0.057, 91.1% {0.424, 0.452, 0.469}] (wid=0.044 ws=0.030) (gid=0.455 gs=0.061)
    Clock network insertion delays are now [0.412ns, 0.469ns] average 0.449ns std.dev 0.015ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=775.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=775.800um^2
      gate capacitance : top=0.000pF, trunk=0.430pF, leaf=4.188pF, total=4.618pF
      wire capacitance : top=0.000pF, trunk=0.741pF, leaf=4.172pF, total=4.913pF
      wire lengths   : top=0.000um, trunk=4578.235um, leaf=21863.427um, total=26441.662um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
      skew_group clk/CON: insertion delay [min=0.412, max=0.469, avg=0.449, sd=0.015], skew [0.057 vs 0.057, 91.1% {0.424, 0.452, 0.469}] (wid=0.044 ws=0.030) (gid=0.455 gs=0.061)
    Clock network insertion delays are now [0.412ns, 0.469ns] average 0.449ns std.dev 0.015ns
  Improving insertion delay done.
  Total capacitance is (rise=9.531pF fall=9.503pF), of which (rise=4.913pF fall=4.913pF) is wire, and (rise=4.618pF fall=4.590pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (1:36:19 mem=2184.1M) ***
Total net bbox length = 1.006e+06 (5.321e+05 4.742e+05) (ext = 4.353e+04)
Density distribution unevenness ratio = 1.675%
Move report: Detail placement moves 93 insts, mean move: 3.08 um, max move: 8.20 um
	Max move on inst (sfp_instance/U16255): (545.40, 437.00) --> (550.00, 440.60)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2184.1MB
Summary Report:
Instances move: 70 (out of 38313 movable)
Mean displacement: 3.14 um
Max displacement: 8.20 um (Instance: sfp_instance/U16255) (545.4, 437) -> (550, 440.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.006e+06 (5.322e+05 4.743e+05) (ext = 4.353e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2184.1MB
*** Finished refinePlace (1:36:20 mem=2184.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (1:36:20 mem=2184.1M) ***
Total net bbox length = 1.006e+06 (5.322e+05 4.743e+05) (ext = 4.353e+04)
Density distribution unevenness ratio = 1.094%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2184.1MB
Summary Report:
Instances move: 0 (out of 43032 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.006e+06 (5.322e+05 4.743e+05) (ext = 4.353e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2184.1MB
*** Finished refinePlace (1:36:21 mem=2184.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       109 (unrouted=109, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 45941 (unrouted=0, trialRouted=45941, noStatus=0, routed=0, fixed=0)
(Not counting 4251 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=64303 and nets=50301 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2185.684M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 109 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 109 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"

  setMultiCpuUsage -localCpu 8; # current non-default setting
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 19:24:15 2025
#
#WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16_out does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-733) PIN clk in CELL_VIEW sram_w16_out,abstract does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW sram_w16_in,abstract does not have physical port.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST psum_mem_instance for NET CTS_181. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST kmem_instance for NET CTS_228. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN clk of INST qmem_instance for NET CTS_235. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 50299 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:18, elapsed time = 00:00:05, memory = 1624.18 (MB), peak = 2223.66 (MB)
#Merging special wires using 8 threads...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 19:24:22 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 19:24:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2046        1203       65100    78.29%
#  Metal 2        V        2941        1559       65100    34.09%
#  Metal 3        H        2288         961       65100    29.15%
#  Metal 4        V        3221        1279       65100    29.36%
#  Metal 5        H        2954         295       65100     5.24%
#  Metal 6        V        4500           0       65100     0.00%
#  Metal 7        H         810           0       65100     0.00%
#  Metal 8        V        1125           0       65100     0.00%
#  --------------------------------------------------------------
#  Total                  19885      17.34%  520800    22.02%
#
#  109 nets (0.22%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1634.47 (MB), peak = 2223.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1701.26 (MB), peak = 2223.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.46 (MB), peak = 2223.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4252 (skipped).
#Total number of selected nets for routing = 108.
#Total number of unselected nets (but routable) for routing = 45941 (skipped).
#Total number of nets in the design = 50301.
#
#45941 skipped nets do not have any wires.
#108 routable nets have only global wires.
#108 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                108               0  
#------------------------------------------------
#        Total                108               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                108                178           45763  
#-------------------------------------------------------------------
#        Total                108                178           45763  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 26430 um.
#Total half perimeter of net bounding box = 12421 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 18 um.
#Total wire length on LAYER M3 = 16380 um.
#Total wire length on LAYER M4 = 10032 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12227
#Up-Via Summary (total 12227):
#           
#-----------------------
#  Metal 1         4826
#  Metal 2         4435
#  Metal 3         2966
#-----------------------
#                 12227 
#
#Total number of involved priority nets 108
#Maximum src to sink distance for priority net 406.1
#Average of max src_to_sink distance for priority net 98.5
#Average of ave src_to_sink distance for priority net 56.8
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1701.73 (MB), peak = 2223.66 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1634.00 (MB), peak = 2223.66 (MB)
#Start Track Assignment.
#Done with 3477 horizontal wires in 2 hboxes and 2240 vertical wires in 3 hboxes.
#Done with 34 horizontal wires in 2 hboxes and 12 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 29642 um.
#Total half perimeter of net bounding box = 12421 um.
#Total wire length on LAYER M1 = 2842 um.
#Total wire length on LAYER M2 = 20 um.
#Total wire length on LAYER M3 = 16335 um.
#Total wire length on LAYER M4 = 10445 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12227
#Up-Via Summary (total 12227):
#           
#-----------------------
#  Metal 1         4826
#  Metal 2         4435
#  Metal 3         2966
#-----------------------
#                 12227 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1642.12 (MB), peak = 2223.66 (MB)
#
#Cpu time = 00:00:22
#Elapsed time = 00:00:08
#Increased memory = 40.44 (MB)
#Total memory = 1642.12 (MB)
#Peak memory = 2223.66 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.7% of the total area was rechecked for DRC, and 32.1% required routing.
#    number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   AdjCut   Totals
#	M1            0        0        0        1        1
#	M2            5        1        1        0        7
#	Totals        5        1        1        1        8
#cpu time = 00:00:39, elapsed time = 00:00:08, memory = 1874.50 (MB), peak = 2223.66 (MB)
#start 1st optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1687.39 (MB), peak = 2223.66 (MB)
#start 2nd optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.28 (MB), peak = 2223.66 (MB)
#start 3rd optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1702.12 (MB), peak = 2223.66 (MB)
#start 4th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1703.97 (MB), peak = 2223.66 (MB)
#start 5th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1703.96 (MB), peak = 2223.66 (MB)
#start 6th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1760.94 (MB), peak = 2223.66 (MB)
#start 7th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.25 (MB), peak = 2223.66 (MB)
#start 8th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.64 (MB), peak = 2223.66 (MB)
#start 9th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.14 (MB), peak = 2223.66 (MB)
#start 10th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1761.85 (MB), peak = 2223.66 (MB)
#start 11th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.50 (MB), peak = 2223.66 (MB)
#start 12th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.80 (MB), peak = 2223.66 (MB)
#start 13th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1860.52 (MB), peak = 2223.66 (MB)
#start 14th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1864.18 (MB), peak = 2223.66 (MB)
#start 15th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1866.17 (MB), peak = 2223.66 (MB)
#start 16th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.92 (MB), peak = 2223.66 (MB)
#start 17th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.84 (MB), peak = 2223.66 (MB)
#start 18th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.71 (MB), peak = 2223.66 (MB)
#start 19th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1866.87 (MB), peak = 2223.66 (MB)
#start 20th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1866.95 (MB), peak = 2223.66 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 27323 um.
#Total half perimeter of net bounding box = 12421 um.
#Total wire length on LAYER M1 = 16 um.
#Total wire length on LAYER M2 = 1264 um.
#Total wire length on LAYER M3 = 14907 um.
#Total wire length on LAYER M4 = 11136 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13881
#Total number of multi-cut vias = 100 (  0.7%)
#Total number of single cut vias = 13781 ( 99.3%)
#Up-Via Summary (total 13881):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        4727 ( 97.9%)       100 (  2.1%)       4827
#  Metal 2        4644 (100.0%)         0 (  0.0%)       4644
#  Metal 3        4410 (100.0%)         0 (  0.0%)       4410
#-----------------------------------------------------------
#                13781 ( 99.3%)       100 (  0.7%)      13881 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 1
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:45
#Elapsed time = 00:00:11
#Increased memory = -0.82 (MB)
#Total memory = 1641.30 (MB)
#Peak memory = 2223.66 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:45
#Elapsed time = 00:00:11
#Increased memory = -0.82 (MB)
#Total memory = 1641.30 (MB)
#Peak memory = 2223.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:00:21
#Increased memory = 40.71 (MB)
#Total memory = 1604.15 (MB)
#Peak memory = 2223.66 (MB)
#Number of warnings = 54
#Total number of warnings = 54
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 19:24:36 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 109 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           5
        50.000     100.000          77
       100.000     150.000          19
       150.000     200.000           4
       200.000     250.000           0
       250.000     300.000           1
       300.000     350.000           1
       350.000     400.000           1
       400.000     450.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          17
        0.000      10.000          35
       10.000      20.000          18
       20.000      30.000          17
       30.000      40.000           9
       40.000      50.000           5
       50.000      60.000           3
       60.000      70.000           2
       70.000      80.000           2
       80.000      90.000           0
       90.000     100.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net ofifo_inst/col_idx_7__fifo_instance/CTS_14 (48 terminals)
    Guided length:  max path =    64.472um, total =   224.950um
    Routed length:  max path =   124.800um, total =   251.750um
    Deviation:      max path =    93.571%,  total =    11.914%

    Net CTS_198 (94 terminals)
    Guided length:  max path =    78.925um, total =   404.512um
    Routed length:  max path =   138.800um, total =   481.360um
    Deviation:      max path =    75.863%,  total =    18.998%

    Net ofifo_inst/col_idx_3__fifo_instance/CTS_23 (63 terminals)
    Guided length:  max path =    81.733um, total =   311.265um
    Routed length:  max path =   140.800um, total =   342.620um
    Deviation:      max path =    72.269%,  total =    10.073%

    Net CTS_204 (37 terminals)
    Guided length:  max path =    50.558um, total =   171.828um
    Routed length:  max path =    85.000um, total =   191.320um
    Deviation:      max path =    68.125%,  total =    11.344%

    Net CTS_184 (72 terminals)
    Guided length:  max path =    77.595um, total =   298.838um
    Routed length:  max path =   130.000um, total =   333.580um
    Deviation:      max path =    67.537%,  total =    11.626%

    Net ofifo_inst/col_idx_2__fifo_instance/CTS_4 (69 terminals)
    Guided length:  max path =    56.305um, total =   278.028um
    Routed length:  max path =    87.000um, total =   323.840um
    Deviation:      max path =    54.516%,  total =    16.478%

    Net mac_array_instance/CTS_44 (65 terminals)
    Guided length:  max path =    56.047um, total =   230.602um
    Routed length:  max path =    86.200um, total =   276.520um
    Deviation:      max path =    53.798%,  total =    19.912%

    Net CTS_235 (34 terminals)
    Guided length:  max path =    50.852um, total =   162.935um
    Routed length:  max path =    77.800um, total =   186.670um
    Deviation:      max path =    52.991%,  total =    14.567%

    Net ofifo_inst/col_idx_6__fifo_instance/CTS_10 (93 terminals)
    Guided length:  max path =    81.155um, total =   395.637um
    Routed length:  max path =   120.600um, total =   450.540um
    Deviation:      max path =    48.605%,  total =    13.877%

    Net ofifo_inst/col_idx_1__fifo_instance/CTS_8 (70 terminals)
    Guided length:  max path =    54.188um, total =   260.947um
    Routed length:  max path =    80.400um, total =   295.940um
    Deviation:      max path =    48.374%,  total =    13.410%

Set FIXED routing status on 108 net(s)
Set FIXED placed status on 108 instance(s)
Net route status summary:
  Clock:       109 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=108)
  Non-clock: 45941 (unrouted=45941, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4251 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=609 numPGBlocks=2018 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 108  numPreroutedWires = 14065
[NR-eagl] Read numTotalNets=46050  numIgnoredNets=108
[NR-eagl] There are 1 clock nets ( 1 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 1 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 45941 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 163 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.04% V. EstWL: 5.746320e+04um
[NR-eagl] 
[NR-eagl] Layer group 3: route 45779 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.037403e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.605000e+01um, number of vias: 151998
[NR-eagl] Layer2(M2)(V) length: 2.747567e+05um, number of vias: 206441
[NR-eagl] Layer3(M3)(H) length: 3.703583e+05um, number of vias: 21647
[NR-eagl] Layer4(M4)(V) length: 1.645272e+05um, number of vias: 9386
[NR-eagl] Layer5(M5)(H) length: 1.930941e+05um, number of vias: 4687
[NR-eagl] Layer6(M6)(V) length: 7.357755e+04um, number of vias: 3529
[NR-eagl] Layer7(M7)(H) length: 3.363660e+04um, number of vias: 4716
[NR-eagl] Layer8(M8)(V) length: 3.586220e+04um, number of vias: 0
[NR-eagl] Total length: 1.145829e+06um, number of vias: 402404
End of congRepair (cpu=0:00:02.3, real=0:00:02.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=64303 and nets=50301 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2166.461M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.072        0.072      0.999       0.015        0.015      1.000      1.017         0.983
    S->S Wire Len.       um        138.358      139.911      1.011     143.152      143.579      1.000      1.003         0.997
    S->S Wire Res.       Ohm       159.364      160.971      1.010     156.769      157.461      1.000      1.004         0.995
    S->S Wire Res./um    Ohm         1.334        1.305      0.979       0.623        0.567      0.997      0.908         1.096
    Total Wire Len.      um        276.954      278.543      1.006     253.801      254.992      1.000      1.005         0.995
    Trans. Time          ns          0.062        0.062      1.002       0.029        0.029      1.000      1.011         0.989
    Wire Cap.            fF         43.482       43.249      0.995      40.484       40.596      1.000      1.003         0.997
    Wire Cap./um         fF          0.137        0.135      0.980       0.061        0.060      0.999      0.978         1.020
    Wire Delay           ns          0.007        0.007      1.018       0.008        0.008      0.999      1.012         0.986
    Wire Skew            ns          0.007        0.006      0.991       0.009        0.009      1.000      0.998         1.002
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.085        0.085      1.001      0.016         0.016      1.000      1.006         0.993
    S->S Wire Len.       um         59.826       61.516      1.028     47.199        48.497      0.997      1.024         0.970
    S->S Wire Res.       Ohm        75.840       76.007      1.002     52.327        54.129      0.995      1.029         0.962
    S->S Wire Res./um    Ohm         1.526        1.437      0.942      0.485         0.400      0.945      0.779         1.146
    Total Wire Len.      um        239.960      243.764      1.016     93.744        95.129      1.000      1.014         0.985
    Trans. Time          ns          0.076        0.076      1.001      0.017         0.017      0.999      1.005         0.994
    Wire Cap.            fF         39.680       39.702      1.001     15.573        15.755      0.999      1.011         0.988
    Wire Cap./um         fF          0.165        0.162      0.983      0.004         0.004      0.957      1.060         0.865
    Wire Delay           ns          0.002        0.002      1.023      0.002         0.002      0.988      1.102         0.886
    Wire Skew            ns          0.003        0.003      1.065      0.002         0.002      0.995      1.114         0.888
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    -------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC     Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                  X Slope       Y Slope
    -------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.090        0.090      0.991      0.009         0.009       0.987       0.975          1.000
    S->S Wire Len.       um         44.714       54.238      1.213     22.015        28.056       0.832       1.061          0.653
    S->S Wire Res.       Ohm        69.741       77.510      1.111     30.696        36.585       0.826       0.985          0.693
    S->S Wire Res./um    Ohm         2.131        1.488      0.699     33.118         0.218      -0.014      -0.000         -2.184
    Total Wire Len.      um        237.646      252.607      1.063     76.081        82.111       0.733       0.791          0.679
    Trans. Time          ns          0.085        0.085      0.999      0.012         0.012       0.979       1.004          0.955
    Wire Cap.            fF         45.350       45.126      0.995     15.067        14.346       0.851       0.811          0.894
    Wire Cap./um         fF          1.029        0.178      0.173      8.048         0.009      -0.507      -0.001       -443.410
    Wire Delay           ns          0.004        0.005      1.282      0.002         0.003       0.760       1.033          0.559
    Wire Skew            ns          0.000        0.000        -        0.000         0.000       1.000       1.000          1.000
    -------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    -----------------------------------------------------
    Route Sink Pin                         Difference (%)
    -----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A1727c/I       -70.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A17275/I       -43.750
    CTS_ccl_BUF_CLOCK_NODE_UID_A1716f/I        33.333
    CTS_ccl_BUF_CLOCK_NODE_UID_A17276/I        11.111
    CTS_ccl_BUF_CLOCK_NODE_UID_A1727a/I        -4.348
    -----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um       5.800um       1.599         0.282         0.451
    M3                           1036.727um    1046.000um       1.599         0.282         0.451
    M4                            901.950um     898.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.703%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------------------------------------------
    Route Sink Pin                                                             Difference (%)
    -----------------------------------------------------------------------------------------
    ofifo_inst/col_idx_5__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1718f/I        66.667
    ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1718c/I                                 50.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A171a5/I                                           -42.105
    CTS_ccl_BUF_CLOCK_NODE_UID_A171bb/I                                            40.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A17186/I                                            38.462
    -----------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      18.800um       1.599         0.282         0.451
    M3                           1355.807um    1380.400um       1.599         0.282         0.451
    M4                           1283.750um    1282.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.299%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------------------------------------------------
    Route Sink Pin                                                   Difference (%)
    -------------------------------------------------------------------------------
    psum_mem_instance/clk                                              -33250.000
    ofifo_inst/col_idx_7__fifo_instance/q11_reg_17_/CP                   -620.000
    ofifo_inst/col_idx_0__fifo_instance/q15_reg_10_/CP                   -550.000
    ofifo_inst/col_idx_7__fifo_instance/q10_reg_17_/CP                   -540.000
    mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP        -500.000
    -------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       15.850um       1.787         0.272         0.487
    M2                               0.000um     1219.755um       1.599         0.282         0.451
    M3                           10788.263um    12499.865um       1.599         0.282         0.451
    M4                           11075.165um     9182.295um       1.599         0.282         0.451
    M5                               0.000um      322.100um       1.599         0.282         0.450
    Preferred Layer Adherence      100.000%        93.297%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_181:
    
    ------------------------------------------------------------------------
    Layer                Pre-Route    Pre-Route     Post-Route    Post-Route
                         Length       Via Count     Length        Via Count
    ------------------------------------------------------------------------
    M2                   0.000um        1             0.900um          2
    M3                   0.000um        1            69.500um          2
    M4                   0.002um        1           166.400um          4
    M5                   0.000um        0           322.100um          2
    ------------------------------------------------------------------------
    Totals               0.000um        3           557.000um         10
    ------------------------------------------------------------------------
    Quantity             Pre-Route    Post-Route        -             -
    ------------------------------------------------------------------------
    S->WS OverSlew       0.000ns        0.098ns         -             -
    S->WS Trans. Time    0.072ns        0.203ns         -             -
    S->WS Wire Len.      0.002um      558.900um         -             -
    S->WS Wire Res.      4.502Ohm     647.942Ohm        -             -
    Wire Cap.            0.155fF       74.896fF         -             -
    ------------------------------------------------------------------------
    Pre-route worst sink: psum_mem_instance/clk.
    Post-route worst sink: psum_mem_instance/clk.
    ------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A171f6.
    Driver fanout: 1.
    Driver cell: CKBD8.
    ------------------------------------------------------------------------
    
    Net: CTS_226:
    
    ------------------------------------------------------------------------
    Layer                Pre-Route    Pre-Route     Post-Route    Post-Route
                         Length       Via Count     Length        Via Count
    ------------------------------------------------------------------------
    M2                    0.000um     12              2.000um         12
    M3                   47.218um     12             76.050um         11
    M4                   31.635um     18             25.800um         14
    ------------------------------------------------------------------------
    Totals               78.000um     42            103.000um         37
    ------------------------------------------------------------------------
    Quantity             Pre-Route    Post-Route        -             -
    ------------------------------------------------------------------------
    S->WS OverSlew        0.000ns      0.008ns          -             -
    S->WS Trans. Time     0.102ns      0.113ns          -             -
    S->WS Wire Len.      37.102um     27.200um          -             -
    S->WS Wire Res.      55.389Ohm    41.609Ohm         -             -
    Wire Cap.            13.571fF     16.244fF          -             -
    ------------------------------------------------------------------------
    Pre-route worst sink:
    ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_1_/CP.
    Post-route worst sink:
    ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_1_/CP.
    ------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A1716f.
    Driver fanout: 11.
    Driver cell: CKBD2.
    ------------------------------------------------------------------------
    
    Net: CTS_207:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um     13              4.000um         13
    M3                    56.130um     13             62.600um         11
    M4                    76.180um     19             76.400um         16
    -------------------------------------------------------------------------
    Totals               132.000um     45            142.000um         40
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns      0.003ns          -             -
    S->WS Trans. Time      0.105ns      0.108ns          -             -
    S->WS Wire Len.       24.983um     24.800um          -             -
    S->WS Wire Res.       42.195Ohm    38.997Ohm         -             -
    Wire Cap.             23.378fF     24.387fF          -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: sfp_instance/R_2981/CP.
    Post-route worst sink: sfp_instance/R_2981/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A17189.
    Driver fanout: 12.
    Driver cell: CKBD3.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047      20          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       2          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4598         98%       ER       109         88%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      44          1%        -         9          7%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      41          1%        -         6          5%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4522        100%       ER       123        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4278        100%       ER       135        100%        ER         -          -         -
    M3-M4    VIA34_1stack_W      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       2        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=775.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=775.800um^2
      gate capacitance : top=0.000pF, trunk=0.430pF, leaf=4.188pF, total=4.618pF
      wire capacitance : top=0.000pF, trunk=0.739pF, leaf=4.152pF, total=4.891pF
      wire lengths   : top=0.000um, trunk=4631.200um, leaf=23239.865um, total=27871.065um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=3, worst=[0.098ns, 0.008ns, 0.003ns]} avg=0.036ns sd=0.053ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.203),trunk(0.094),top(nil), margined worst slew is leaf(0.203),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.412, max=0.537, avg=0.449, sd=0.014], skew [0.125 vs 0.057*, 91.7% {0.424, 0.453, 0.481}] (wid=0.046 ws=0.032) (gid=0.457 gs=0.063)
    Clock network insertion delays are now [0.412ns, 0.537ns] average 0.449ns std.dev 0.014ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_235. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_228. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
End delay calculation. (MEM=2702.09 CPU=0:00:06.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:03.0  mem= 2702.1M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'CTS_181' is not routed.
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=108, i=0, cg=0, l=0, total=108
      Rebuilding timing graph   cell areas     : b=775.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=775.800um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.430pF, leaf=4.188pF, total=4.618pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.739pF, leaf=4.152pF, total=4.891pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4631.200um, leaf=23239.865um, total=27871.065um
      Rebuilding timing graph   sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=3, worst=[0.098ns, 0.008ns, 0.003ns]} avg=0.036ns sd=0.053ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=108, i=0, cg=0, l=0, total=108
        cell areas     : b=775.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=775.800um^2
        gate capacitance : top=0.000pF, trunk=0.430pF, leaf=4.188pF, total=4.618pF
        wire capacitance : top=0.000pF, trunk=0.739pF, leaf=4.152pF, total=4.891pF
        wire lengths   : top=0.000um, trunk=4631.200um, leaf=23239.865um, total=27871.065um
        sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=3, worst=[0.098ns, 0.008ns, 0.003ns]} avg=0.036ns sd=0.053ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: **WARN: (IMPCCOPT-2246):	CCOpt/PRO cannot construct a Route/RC graph for net 'CTS_181' with TrialRouted routing status.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'CTS_ccl_BUF_CLOCK_NODE_UID_A171f6/Z'.

        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 109, tested: 109, violation detected: 3, cannot run: 1, attempted: 2, failed: 0, sized: 2
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            2          2
        ------------------------------
        Total           2          2
        ------------------------------
        
        Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 1.080um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=108, i=0, cg=0, l=0, total=108
          cell areas     : b=776.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=776.880um^2
          gate capacitance : top=0.000pF, trunk=0.431pF, leaf=4.188pF, total=4.619pF
          wire capacitance : top=0.000pF, trunk=0.739pF, leaf=4.152pF, total=4.891pF
          wire lengths   : top=0.000um, trunk=4631.200um, leaf=23239.865um, total=27871.065um
          sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Transition : {count=1, worst=[0.098ns]} avg=0.098ns sd=0.000ns
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.203),trunk(0.094),top(nil), margined worst slew is leaf(0.203),trunk(0.094),top(nil)
          skew_group clk/CON: insertion delay [min=0.412, max=0.537, avg=0.449, sd=0.014], skew [0.125 vs 0.057*, 91.7% {0.424, 0.453, 0.481}] (wid=0.046 ws=0.032) (gid=0.457 gs=0.063)
        Clock network insertion delays are now [0.412ns, 0.537ns] average 0.449ns std.dev 0.014ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      --------------------------------------------------------------------------------------------
      Overslew    Causes                                       Driving Pin
      --------------------------------------------------------------------------------------------
      0.098ns     Failed to initialize route and RC mapping    CTS_ccl_BUF_CLOCK_NODE_UID_A171f6/Z
      --------------------------------------------------------------------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------------------------------------------
      Cause                                        Occurences
      -------------------------------------------------------
      Failed to initialize route and RC mapping        1
      -------------------------------------------------------
      
      Reconnecting optimized routes... **WARN: (IMPCCOPT-1304):	Net CTS_181 unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.

      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (1:37:48 mem=2155.1M) ***
Total net bbox length = 1.006e+06 (5.322e+05 4.743e+05) (ext = 4.353e+04)
Density distribution unevenness ratio = 1.674%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2166.5MB
Summary Report:
Instances move: 0 (out of 38313 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.006e+06 (5.322e+05 4.743e+05) (ext = 4.353e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2166.5MB
*** Finished refinePlace (1:37:49 mem=2166.5M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (1:37:49 mem=2166.5M) ***
Total net bbox length = 1.006e+06 (5.322e+05 4.743e+05) (ext = 4.353e+04)
Density distribution unevenness ratio = 1.094%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2172.4MB
Summary Report:
Instances move: 0 (out of 43032 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.006e+06 (5.322e+05 4.743e+05) (ext = 4.353e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2172.4MB
*** Finished refinePlace (1:37:50 mem=2172.4M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 5 insts, 10 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=64303 and nets=50301 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2156.953M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=108, i=0, cg=0, l=0, total=108
      Rebuilding timing graph   cell areas     : b=776.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=776.880um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.431pF, leaf=4.188pF, total=4.619pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.739pF, leaf=4.152pF, total=4.891pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=4631.200um, leaf=23239.865um, total=27871.065um
      Rebuilding timing graph   sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Transition : {count=1, worst=[0.098ns]} avg=0.098ns sd=0.000ns
    PostConditioning done.
Net route status summary:
  Clock:       109 (unrouted=0, trialRouted=1, noStatus=0, routed=0, fixed=108)
  Non-clock: 45941 (unrouted=0, trialRouted=45941, noStatus=0, routed=0, fixed=0)
(Not counting 4251 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=108, i=0, cg=0, l=0, total=108
      cell areas     : b=776.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=776.880um^2
      gate capacitance : top=0.000pF, trunk=0.431pF, leaf=4.188pF, total=4.619pF
      wire capacitance : top=0.000pF, trunk=0.739pF, leaf=4.152pF, total=4.891pF
      wire lengths   : top=0.000um, trunk=4631.200um, leaf=23239.865um, total=27871.065um
      sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
    Clock DAG net violations after post-conditioning:
      Transition : {count=1, worst=[0.098ns]} avg=0.098ns sd=0.000ns
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.203),trunk(0.094),top(nil), margined worst slew is leaf(0.203),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.412, max=0.537, avg=0.449, sd=0.014], skew [0.125 vs 0.057*, 91.7% {0.424, 0.453, 0.481}] (wid=0.046 ws=0.032) (gid=0.457 gs=0.063)
    Clock network insertion delays are now [0.412ns, 0.537ns] average 0.449ns std.dev 0.014ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         108     776.880
  Inverters         0       0.000
  Clock Gates       0       0.000
  Clock Logic       0       0.000
  All             108     776.880
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4631.200
  Leaf      23239.865
  Total     27871.065
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.431    0.739    1.171
  Leaf     4.188    4.152    8.340
  Total    4.619    4.891    9.510
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  4614     4.188     0.001       0.001      0.001    0.059
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -------------------------------------------------------------------------
  Type          Units    Count    Average    Std. Dev.    Top 10 violations
  -------------------------------------------------------------------------
  Transition    ns         1       0.098       0.000      [0.098]
  -------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.094               0.203
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.412     0.537     0.125    0.057*           0.032           0.012           0.449        0.014     91.7% {0.424, 0.453, 0.481}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  -----------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       Min        0.412    mac_array_instance/col_idx_2__mac_col_inst/load_ready_q_reg/CP
  WC:setup.late    clk/CON       Max        0.537    psum_mem_instance/clk
  -----------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.412ns, 0.537ns] average 0.449ns std.dev 0.014ns
  
  Found a total of 2 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 2 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  ------------------------------------------------------------------------------------------------------------
  WC:setup.late    0.098    0.105    0.203    N      N      auto computed  psum_mem_instance/clk
  WC:setup.late    0.048    0.105    0.153    N      N      auto computed  CTS_ccl_BUF_CLOCK_NODE_UID_A171f6/Z
  ------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=108, i=0, cg=0, l=0, total=108
  cell areas     : b=776.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=776.880um^2
  gate capacitance : top=0.000pF, trunk=0.431pF, leaf=4.188pF, total=4.619pF
  wire capacitance : top=0.000pF, trunk=0.739pF, leaf=4.152pF, total=4.891pF
  wire lengths   : top=0.000um, trunk=4631.200um, leaf=23239.865um, total=27871.065um
  sink capacitance : count=4614, total=4.188pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.059pF
Clock DAG net violations after update timingGraph:
  Transition : {count=1, worst=[0.098ns]} avg=0.098ns sd=0.000ns
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.203),trunk(0.094),top(nil), margined worst slew is leaf(0.203),trunk(0.094),top(nil)
  skew_group clk/CON: insertion delay [min=0.412, max=0.537, avg=0.449, sd=0.014], skew [0.125 vs 0.057*, 91.7% {0.424, 0.453, 0.481}] (wid=0.046 ws=0.032) (gid=0.457 gs=0.063)
Clock network insertion delays are now [0.412ns, 0.537ns] average 0.449ns std.dev 0.014ns
Logging CTS constraint violations... 
  Clock tree clk has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_BUF_clk_G0_L2_1 (a lib_cell CKBD8) at (442.800,348.800), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin psum_mem_instance/clk with a slew time target of 0.105ns. Achieved a slew time of 0.203ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk/CON in half corner WC:setup.late. Achieved skew of 0.125ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2136.4M, totSessionCpu=1:37:59 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2136.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=2136.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=2136.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_235. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_228. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
End delay calculation. (MEM=2596.54 CPU=0:00:06.4 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:07.0  real=0:00:02.0  mem= 2596.5M) ***
*** Done Building Timing Graph (cpu=0:00:08.2 real=0:00:02.0 totSessionCpu=1:38:07 mem=2596.5M)
** Profile ** Overall slacks :  cpu=0:00:08.3, mem=2596.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2596.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.501  |
|           TNS (ns):|-479.464 |
|    Violating Paths:|   543   |
|          All Paths:|  7801   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.002   |      1 (1)       |
|   max_tran     |      1 (1)       |   -0.025   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.970%
       (95.297% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2596.5M
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 2153.7M, totSessionCpu=1:38:08 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 43035

Instance distribution across the VT partitions:

 LVT : inst = 13977 (32.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13977 (32.5%)

 HVT : inst = 29053 (67.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 29053 (67.5%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 2153.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2153.8M) ***
*** Starting optimizing excluded clock nets MEM= 2153.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2153.8M) ***
Include MVT Delays for Hold Opt
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 99, Num usable cells 940
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 940
Begin: GigaOpt DRV Optimization
GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
Info: 108 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    10   |   301   |     3   |      3  |     0   |     0   |     0   |     0   | -1.50 |          0|          0|          0|  95.30  |            |           |
|     8   |   231   |     2   |      2  |     0   |     0   |     0   |     0   | -1.50 |          0|          0|          3|  95.30  |   0:00:00.0|    3016.7M|
|     8   |   231   |     2   |      2  |     0   |     0   |     0   |     0   | -1.50 |          0|          0|          0|  95.30  |   0:00:00.0|    3016.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 109 constrained nets 
Layer 7 has 163 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:01.0 mem=3016.7M) ***

*** Starting refinePlace (1:38:20 mem=3016.7M) ***
Total net bbox length = 1.006e+06 (5.322e+05 4.743e+05) (ext = 4.353e+04)
Density distribution unevenness ratio = 1.470%
**ERROR: (IMPSP-2002):	Density too high (163.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.006e+06 (5.322e+05 4.743e+05) (ext = 4.353e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3016.7MB
*** Finished refinePlace (1:38:20 mem=3016.7M) ***
Finished re-routing un-routed nets (0:00:00.0 3016.7M)


Density : 0.9530
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=3016.7M) ***
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2227.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=2227.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=2307.1M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2307.1M

------------------------------------------------------------
     Summary (cpu=0.17min real=0.13min mem=2227.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.501  |
|           TNS (ns):|-479.628 |
|    Violating Paths:|   543   |
|          All Paths:|  7801   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.970%
       (95.297% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2307.1M
**optDesign ... cpu = 0:00:24, real = 0:00:15, mem = 2227.6M, totSessionCpu=1:38:22 **
*** Timing NOT met, worst failing slack is -1.501
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 99, Num usable cells 940
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 940
Begin: GigaOpt Optimization in TNS mode
Info: 108 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
*info: 109 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 108 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.501 TNS Slack -479.629 Density 95.30
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.501|   -1.501|-479.629| -479.629|    95.30%|   0:00:00.0| 2922.2M|   WC_VIEW|  reg2reg| sfp_instance/R_2247/D                              |
|  -1.495|   -1.495|-479.227| -479.227|    95.30%|   0:00:02.0| 2924.2M|   WC_VIEW|  reg2reg| sfp_instance/div_18_u_div_u_add_PartRem_0_0_3_R_31 |
|        |         |        |         |          |            |        |          |         | 91/D                                               |
|  -1.495|   -1.495|-479.228| -479.228|    95.30%|   0:00:01.0| 2924.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3451/D                              |
|  -1.495|   -1.495|-479.213| -479.213|    95.30%|   0:00:01.0| 2924.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3386/D                              |
|  -1.495|   -1.495|-479.219| -479.219|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_2_/D                |
|  -1.495|   -1.495|-479.212| -479.212|    95.30%|   0:00:01.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/R_483/D                               |
|  -1.495|   -1.495|-479.215| -479.215|    95.30%|   0:00:01.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_5_R_1045 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -1.495|   -1.495|-479.215| -479.215|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_2856 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -1.495|   -1.495|-479.242| -479.242|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -1.495|   -1.495|-479.223| -479.223|    95.30%|   0:00:01.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -1.495|   -1.495|-479.187| -479.187|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -1.495|   -1.495|-479.178| -479.178|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -1.495|   -1.495|-479.143| -479.143|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -1.495|   -1.495|-479.119| -479.119|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -1.495|   -1.495|-479.114| -479.114|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_7_/D                |
|  -1.495|   -1.495|-479.094| -479.094|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
|  -1.495|   -1.495|-479.082| -479.082|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
|  -1.495|   -1.495|-479.042| -479.042|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
|  -1.495|   -1.495|-479.029| -479.029|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
|  -1.495|   -1.495|-479.014| -479.014|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
|  -1.495|   -1.495|-478.999| -478.999|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
|  -1.495|   -1.495|-478.973| -478.973|    95.30%|   0:00:01.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
|  -1.495|   -1.495|-478.955| -478.955|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
|  -1.495|   -1.495|-478.923| -478.923|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
|  -1.495|   -1.495|-478.050| -478.050|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -1.495|   -1.495|-477.652| -477.652|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -1.495|   -1.495|-477.550| -477.550|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_17_/D   |
|  -1.495|   -1.495|-477.291| -477.291|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_17_/D   |
|  -1.495|   -1.495|-477.289| -477.289|    95.30%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_19_/D   |
|  -1.495|   -1.495|-477.285| -477.285|    95.29%|   0:00:01.0| 2926.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D   |
|  -1.495|   -1.495|-477.285| -477.285|    95.29%|   0:00:00.0| 2926.2M|   WC_VIEW|  reg2reg| sfp_instance/R_2247/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.2 real=0:00:09.0 mem=2926.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.3 real=0:00:09.0 mem=2926.2M) ***
** GigaOpt Optimizer WNS Slack -1.495 TNS Slack -477.285 Density 95.29
*** Starting refinePlace (1:38:50 mem=2958.2M) ***
Total net bbox length = 1.006e+06 (5.322e+05 4.741e+05) (ext = 4.340e+04)
Density distribution unevenness ratio = 1.472%
**ERROR: (IMPSP-2002):	Density too high (163.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.006e+06 (5.322e+05 4.741e+05) (ext = 4.340e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2958.2MB
*** Finished refinePlace (1:38:51 mem=2958.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2958.2M)


Density : 0.9529
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2958.2M) ***
** GigaOpt Optimizer WNS Slack -1.495 TNS Slack -477.285 Density 95.29
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 109 constrained nets 
Layer 7 has 161 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:24.3 real=0:00:12.0 mem=2958.2M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 99, Num usable cells 940
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 940
Begin: GigaOpt Optimization in WNS mode
Info: 108 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
*info: 109 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 108 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.495 TNS Slack -477.285 Density 95.29
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.495|   -1.495|-477.285| -477.285|    95.29%|   0:00:00.0| 2924.0M|   WC_VIEW|  reg2reg| sfp_instance/R_2247/D                              |
|  -1.488|   -1.488|-476.822| -476.822|    95.29%|   0:00:03.0| 2978.5M|   WC_VIEW|  reg2reg| sfp_instance/R_2247/D                              |
|  -1.487|   -1.487|-476.754| -476.754|    95.29%|   0:00:00.0| 2978.5M|   WC_VIEW|  reg2reg| sfp_instance/R_2247/D                              |
|  -1.483|   -1.483|-476.466| -476.466|    95.29%|   0:00:01.0| 2978.5M|   WC_VIEW|  reg2reg| sfp_instance/R_2247/D                              |
|  -1.475|   -1.475|-475.936| -475.936|    95.29%|   0:00:02.0| 2997.5M|   WC_VIEW|  reg2reg| sfp_instance/R_2247/D                              |
|  -1.477|   -1.477|-475.735| -475.735|    95.29%|   0:00:00.0| 2983.7M|   WC_VIEW|  reg2reg| sfp_instance/div_17_u_div_u_add_PartRem_0_0_2_R_12 |
|        |         |        |         |          |            |        |          |         | 52/D                                               |
|  -1.476|   -1.476|-475.810| -475.810|    95.29%|   0:00:01.0| 2983.7M|   WC_VIEW|  reg2reg| sfp_instance/div_17_u_div_u_add_PartRem_0_0_2_R_12 |
|        |         |        |         |          |            |        |          |         | 52/D                                               |
|  -1.475|   -1.475|-475.550| -475.550|    95.29%|   0:00:00.0| 2983.7M|   WC_VIEW|  reg2reg| sfp_instance/R_2247/D                              |
|  -1.468|   -1.468|-474.387| -474.387|    95.29%|   0:00:01.0| 3023.8M|   WC_VIEW|  reg2reg| sfp_instance/div_17_u_div_u_add_PartRem_0_0_2_R_12 |
|        |         |        |         |          |            |        |          |         | 52/D                                               |
|  -1.468|   -1.468|-474.463| -474.463|    95.29%|   0:00:02.0| 3023.8M|   WC_VIEW|  reg2reg| sfp_instance/div_17_u_div_u_add_PartRem_0_0_2_R_12 |
|        |         |        |         |          |            |        |          |         | 52/D                                               |
|  -1.468|   -1.468|-474.309| -474.309|    95.29%|   0:00:01.0| 3023.8M|   WC_VIEW|  reg2reg| sfp_instance/div_17_u_div_u_add_PartRem_0_0_2_R_12 |
|        |         |        |         |          |            |        |          |         | 52/D                                               |
|  -1.460|   -1.460|-473.724| -473.724|    95.30%|   0:00:01.0| 3023.8M|   WC_VIEW|  reg2reg| sfp_instance/R_3359/D                              |
|  -1.456|   -1.456|-472.854| -472.854|    95.29%|   0:00:04.0| 3023.8M|   WC_VIEW|  reg2reg| sfp_instance/R_3317/D                              |
|  -1.456|   -1.456|-472.698| -472.698|    95.29%|   0:00:01.0| 3062.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3317/D                              |
|  -1.454|   -1.454|-472.624| -472.624|    95.29%|   0:00:02.0| 3062.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3317/D                              |
|  -1.452|   -1.452|-472.381| -472.381|    95.30%|   0:00:01.0| 3062.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3317/D                              |
|  -1.452|   -1.452|-471.763| -471.763|    95.29%|   0:00:01.0| 3062.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3317/D                              |
|  -1.453|   -1.453|-471.487| -471.487|    95.29%|   0:00:04.0| 2995.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3317/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_235. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_228. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
End delay calculation. (MEM=254.449 CPU=0:00:06.8 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:09.5  real=0:00:03.0  mem= 254.4M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.045 } { 0 } { 6743 } } } }
_______________________________________________________________________
skewClock sized 0 and inserted 42 insts
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_228. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.245|   -1.245|-381.150| -381.150|    95.30%|   0:00:13.0| 2999.9M|   WC_VIEW|  reg2reg| sfp_instance/R_1234/D                              |
|  -1.240|   -1.240|-380.625| -380.625|    95.29%|   0:00:01.0| 3003.6M|   WC_VIEW|  reg2reg| sfp_instance/R_1234/D                              |
|  -1.227|   -1.227|-380.184| -380.184|    95.29%|   0:00:00.0| 3003.6M|   WC_VIEW|  reg2reg| sfp_instance/R_1234/D                              |
|  -1.220|   -1.220|-379.820| -379.820|    95.29%|   0:00:00.0| 3004.6M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.217|   -1.217|-379.313| -379.313|    95.29%|   0:00:01.0| 3004.6M|   WC_VIEW|  reg2reg| sfp_instance/R_1234/D                              |
|  -1.214|   -1.214|-378.803| -378.803|    95.29%|   0:00:00.0| 3004.6M|   WC_VIEW|  reg2reg| sfp_instance/div_22_u_div_u_add_PartRem_0_0_2_R_22 |
|        |         |        |         |          |            |        |          |         | 82/D                                               |
|  -1.210|   -1.210|-378.983| -378.983|    95.29%|   0:00:02.0| 3061.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.209|   -1.209|-378.892| -378.892|    95.29%|   0:00:00.0| 3061.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.208|   -1.208|-378.787| -378.787|    95.29%|   0:00:01.0| 3061.9M|   WC_VIEW|  reg2reg| sfp_instance/div_22_u_div_u_add_PartRem_0_0_2_R_22 |
|        |         |        |         |          |            |        |          |         | 82/D                                               |
|  -1.207|   -1.207|-378.410| -378.410|    95.29%|   0:00:00.0| 3061.9M|   WC_VIEW|  reg2reg| sfp_instance/div_22_u_div_u_add_PartRem_0_0_2_R_22 |
|        |         |        |         |          |            |        |          |         | 82/D                                               |
|  -1.205|   -1.205|-378.352| -378.352|    95.29%|   0:00:00.0| 3061.9M|   WC_VIEW|  reg2reg| sfp_instance/div_22_u_div_u_add_PartRem_0_0_2_R_22 |
|        |         |        |         |          |            |        |          |         | 82/D                                               |
|  -1.203|   -1.203|-378.279| -378.279|    95.29%|   0:00:01.0| 3061.9M|   WC_VIEW|  reg2reg| sfp_instance/div_22_u_div_u_add_PartRem_0_0_2_R_22 |
|        |         |        |         |          |            |        |          |         | 82/D                                               |
|  -1.202|   -1.202|-378.244| -378.244|    95.29%|   0:00:00.0| 3061.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.202|   -1.202|-378.208| -378.208|    95.29%|   0:00:01.0| 3061.9M|   WC_VIEW|  reg2reg| sfp_instance/div_22_u_div_u_add_PartRem_0_0_2_R_22 |
|        |         |        |         |          |            |        |          |         | 82/D                                               |
|  -1.202|   -1.202|-378.041| -378.041|    95.29%|   0:00:00.0| 3061.9M|   WC_VIEW|  reg2reg| sfp_instance/div_22_u_div_u_add_PartRem_0_0_2_R_22 |
|        |         |        |         |          |            |        |          |         | 82/D                                               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 49 insts
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_228. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.127|   -1.127|-303.077| -303.077|    95.28%|   0:00:10.0| 3018.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.123|   -1.123|-302.856| -302.856|    95.28%|   0:00:00.0| 3037.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.123|   -1.123|-302.869| -302.869|    95.28%|   0:00:01.0| 3037.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:52 real=0:00:56.0 mem=3037.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:53 real=0:00:56.0 mem=3037.2M) ***
** GigaOpt Optimizer WNS Slack -1.123 TNS Slack -302.869 Density 95.28
*** Starting refinePlace (1:41:50 mem=3037.2M) ***
Total net bbox length = 1.008e+06 (5.330e+05 4.754e+05) (ext = 4.322e+04)
Density distribution unevenness ratio = 1.537%
Density distribution unevenness ratio = 1.711%
Move report: Timing Driven Placement moves 63749 insts, mean move: 6.43 um, max move: 116.00 um
	Max move on inst (sfp_instance/FE_RC_1829_0): (529.60, 397.40) --> (464.00, 347.00)
	Runtime: CPU: 0:00:21.8 REAL: 0:00:09.0 MEM: 3060.0MB
**ERROR: (IMPSP-2002):	Density too high (163.7%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 8.993e+05 (4.768e+05 4.225e+05) (ext = 4.310e+04)
Runtime: CPU: 0:00:21.9 REAL: 0:00:09.0 MEM: 3060.0MB
*** Finished refinePlace (1:42:12 mem=3060.0M) ***
Finished re-routing un-routed nets (0:00:00.4 3060.0M)


Density : 0.9541
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:27.7 real=0:00:11.0 mem=3060.0M) ***
** GigaOpt Optimizer WNS Slack -1.116 TNS Slack -304.015 Density 95.41
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.116|   -1.116|-304.015| -304.015|    95.41%|   0:00:00.0| 3060.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.109|   -1.109|-303.575| -303.575|    95.41%|   0:00:01.0| 3060.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.082|   -1.082|-301.833| -301.833|    95.41%|   0:00:00.0| 3060.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.071|   -1.071|-301.218| -301.218|    95.41%|   0:00:00.0| 3060.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.062|   -1.062|-300.646| -300.646|    95.41%|   0:00:00.0| 3060.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.049|   -1.049|-301.092| -301.092|    95.41%|   0:00:00.0| 3060.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.037|   -1.037|-300.470| -300.470|    95.41%|   0:00:00.0| 3060.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.029|   -1.029|-299.549| -299.549|    95.41%|   0:00:02.0| 3060.0M|   WC_VIEW|  reg2reg| sfp_instance/R_2892/D                              |
|  -1.024|   -1.024|-299.238| -299.238|    95.41%|   0:00:02.0| 3079.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.024|   -1.024|-299.369| -299.369|    95.40%|   0:00:02.0| 3098.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.015|   -1.015|-293.489| -293.489|    95.41%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.011|   -1.011|-293.073| -293.073|    95.41%|   0:00:00.0| 3098.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.008|   -1.008|-293.327| -293.327|    95.41%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| sfp_instance/R_2892/D                              |
|  -1.006|   -1.006|-293.019| -293.019|    95.41%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.003|   -1.003|-292.790| -292.790|    95.41%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.000|   -1.000|-292.578| -292.578|    95.41%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.000|   -1.000|-292.360| -292.360|    95.40%|   0:00:02.0| 3098.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -1.000|   -1.000|-292.354| -292.354|    95.40%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.999|   -0.999|-292.483| -292.483|    95.41%|   0:00:01.0| 3098.2M|   WC_VIEW|  reg2reg| sfp_instance/R_2892/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 49 insts
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_235. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.926|   -0.926|-229.199| -229.199|    95.41%|   0:00:07.0| 3128.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.926|   -0.926|-229.173| -229.173|    95.41%|   0:00:00.0| 3128.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.926|   -0.926|-227.604| -227.604|    95.41%|   0:00:01.0| 3128.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.926|   -0.926|-227.402| -227.402|    95.41%|   0:00:00.0| 3128.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 38 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.778|   -0.778|-168.024| -168.024|    95.41%|   0:00:04.0| 3033.0M|   WC_VIEW|  reg2reg| sfp_instance/R_2975/D                              |
|  -0.778|   -0.778|-167.814| -167.814|    95.41%|   0:00:01.0| 3033.0M|   WC_VIEW|  reg2reg| sfp_instance/R_2975/D                              |
|  -0.778|   -0.778|-167.872| -167.872|    95.41%|   0:00:01.0| 3033.0M|   WC_VIEW|  reg2reg| sfp_instance/R_2975/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:42 real=0:00:30.0 mem=3033.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:42 real=0:00:30.0 mem=3033.0M) ***
** GigaOpt Optimizer WNS Slack -0.778 TNS Slack -167.872 Density 95.41
*** Starting refinePlace (1:44:01 mem=3033.0M) ***
Total net bbox length = 9.047e+05 (4.778e+05 4.270e+05) (ext = 4.310e+04)
Density distribution unevenness ratio = 1.728%
Density distribution unevenness ratio = 1.725%
Move report: Timing Driven Placement moves 60821 insts, mean move: 3.02 um, max move: 75.80 um
	Max move on inst (sfp_instance/FE_RC_1287_0): (348.60, 460.40) --> (393.80, 429.80)
	Runtime: CPU: 0:00:16.9 REAL: 0:00:08.0 MEM: 3071.7MB
**ERROR: (IMPSP-2002):	Density too high (163.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 8.937e+05 (4.739e+05 4.198e+05) (ext = 4.312e+04)
Runtime: CPU: 0:00:17.0 REAL: 0:00:08.0 MEM: 3071.7MB
*** Finished refinePlace (1:44:18 mem=3071.7M) ***
Finished re-routing un-routed nets (0:00:00.2 3071.7M)


Density : 0.9550
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:21.3 real=0:00:09.0 mem=3071.7M) ***
** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -162.178 Density 95.50
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.772|   -0.772|-162.178| -162.178|    95.50%|   0:00:00.0| 3071.7M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.766|   -0.766|-161.213| -161.213|    95.50%|   0:00:02.0| 3090.8M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.762|   -0.762|-161.971| -161.971|    95.50%|   0:00:03.0| 3109.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.759|   -0.759|-160.960| -160.960|    95.50%|   0:00:00.0| 3109.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.754|   -0.754|-160.595| -160.595|    95.50%|   0:00:01.0| 3109.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.748|   -0.748|-159.989| -159.989|    95.50%|   0:00:00.0| 3109.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.748|   -0.748|-159.578| -159.578|    95.50%|   0:00:01.0| 3109.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.744|   -0.744|-159.322| -159.322|    95.50%|   0:00:03.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.743|   -0.743|-159.117| -159.117|    95.50%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.743|   -0.743|-158.718| -158.718|    95.50%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.743|   -0.743|-158.708| -158.708|    95.50%|   0:00:03.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.743|   -0.743|-158.573| -158.573|    95.49%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.743|   -0.743|-158.573| -158.573|    95.49%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:56.7 real=0:00:15.0 mem=3148.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:56.8 real=0:00:15.0 mem=3148.0M) ***
** GigaOpt Optimizer WNS Slack -0.743 TNS Slack -158.573 Density 95.49
*** Starting refinePlace (1:45:21 mem=3148.0M) ***
Total net bbox length = 8.969e+05 (4.739e+05 4.230e+05) (ext = 4.285e+04)
Density distribution unevenness ratio = 1.720%
Density distribution unevenness ratio = 1.636%
Move report: Timing Driven Placement moves 59253 insts, mean move: 2.56 um, max move: 61.00 um
	Max move on inst (sfp_instance/FE_OCPC4369_out_20_): (603.40, 188.60) --> (659.00, 183.20)
	Runtime: CPU: 0:00:17.5 REAL: 0:00:08.0 MEM: 3148.0MB
**ERROR: (IMPSP-2002):	Density too high (163.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 8.887e+05 (4.717e+05 4.170e+05) (ext = 4.286e+04)
Runtime: CPU: 0:00:17.6 REAL: 0:00:08.0 MEM: 3148.0MB
*** Finished refinePlace (1:45:38 mem=3148.0M) ***
Finished re-routing un-routed nets (0:00:00.2 3148.0M)


Density : 0.9549
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:21.3 real=0:00:10.0 mem=3148.0M) ***
** GigaOpt Optimizer WNS Slack -0.777 TNS Slack -161.903 Density 95.49
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.777|   -0.777|-161.903| -161.903|    95.49%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.748|   -0.748|-159.644| -159.644|    95.49%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.740|   -0.740|-159.260| -159.260|    95.49%|   0:00:00.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.736|   -0.736|-159.014| -159.014|    95.49%|   0:00:04.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.723|   -0.723|-157.969| -157.969|    95.50%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_2975/D                              |
|  -0.721|   -0.721|-156.798| -156.798|    95.50%|   0:00:02.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.721|   -0.721|-156.760| -156.760|    95.49%|   0:00:01.0| 3148.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.720|   -0.720|-156.482| -156.482|    95.50%|   0:00:03.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.720|   -0.720|-155.696| -155.696|    95.49%|   0:00:05.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.720|   -0.720|-155.704| -155.704|    95.49%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:13 real=0:00:18.0 mem=3167.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:13 real=0:00:18.0 mem=3167.1M) ***
** GigaOpt Optimizer WNS Slack -0.720 TNS Slack -155.704 Density 95.49
*** Starting refinePlace (1:46:56 mem=3167.1M) ***
Total net bbox length = 8.922e+05 (4.718e+05 4.204e+05) (ext = 4.273e+04)
Density distribution unevenness ratio = 1.635%
Density distribution unevenness ratio = 1.580%
Move report: Timing Driven Placement moves 57240 insts, mean move: 2.07 um, max move: 54.40 um
	Max move on inst (sfp_instance/FE_OFC636_n597): (513.00, 381.20) --> (517.00, 431.60)
	Runtime: CPU: 0:00:15.2 REAL: 0:00:09.0 MEM: 3167.1MB
**ERROR: (IMPSP-2002):	Density too high (163.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 8.859e+05 (4.704e+05 4.156e+05) (ext = 4.279e+04)
Runtime: CPU: 0:00:15.2 REAL: 0:00:09.0 MEM: 3167.1MB
*** Finished refinePlace (1:47:12 mem=3167.1M) ***
Finished re-routing un-routed nets (0:00:00.1 3167.1M)


Density : 0.9549
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.2 real=0:00:10.0 mem=3167.1M) ***
** GigaOpt Optimizer WNS Slack -0.766 TNS Slack -162.822 Density 95.49
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.766|   -0.766|-162.822| -162.822|    95.49%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.744|   -0.744|-161.262| -161.262|    95.49%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_1030 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.741|   -0.741|-159.934| -159.934|    95.49%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_1030 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.734|   -0.734|-159.289| -159.289|    95.49%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_1030 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.733|   -0.733|-159.145| -159.145|    95.49%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_1030 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.733|   -0.733|-159.141| -159.141|    95.49%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_1030 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.725|   -0.725|-158.417| -158.417|    95.49%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_1030 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.722|   -0.722|-157.772| -157.772|    95.49%|   0:00:02.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_1030 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.715|   -0.715|-156.638| -156.638|    95.49%|   0:00:05.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/R_2975/D                              |
|  -0.715|   -0.715|-154.974| -154.974|    95.49%|   0:00:03.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/R_2975/D                              |
|  -0.711|   -0.711|-154.539| -154.539|    95.50%|   0:00:03.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/R_607/D                               |
|  -0.711|   -0.711|-154.356| -154.356|    95.50%|   0:00:02.0| 3167.1M|   WC_VIEW|  reg2reg| sfp_instance/R_607/D                               |
|  -0.709|   -0.709|-154.104| -154.104|    95.50%|   0:00:04.0| 3182.9M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_1030 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.709|   -0.709|-153.984| -153.984|    95.50%|   0:00:01.0| 3182.9M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_1030 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.705|   -0.705|-153.377| -153.377|    95.50%|   0:00:02.0| 3182.9M|   WC_VIEW|  reg2reg| sfp_instance/R_2975/D                              |
|  -0.705|   -0.705|-153.042| -153.042|    95.50%|   0:00:00.0| 3182.9M|   WC_VIEW|  reg2reg| sfp_instance/R_2975/D                              |
|  -0.704|   -0.704|-153.048| -153.048|    95.50%|   0:00:02.0| 3182.9M|   WC_VIEW|  reg2reg| sfp_instance/R_607/D                               |
|  -0.704|   -0.704|-153.041| -153.041|    95.50%|   0:00:04.0| 3182.9M|   WC_VIEW|  reg2reg| sfp_instance/R_607/D                               |
|  -0.704|   -0.704|-153.033| -153.033|    95.50%|   0:00:01.0| 3182.9M|   WC_VIEW|  reg2reg| sfp_instance/R_607/D                               |
|  -0.704|   -0.704|-153.033| -153.033|    95.50%|   0:00:00.0| 3182.9M|   WC_VIEW|  reg2reg| sfp_instance/R_607/D                               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:15 real=0:00:32.0 mem=3182.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:15 real=0:00:32.0 mem=3182.9M) ***
** GigaOpt Optimizer WNS Slack -0.704 TNS Slack -153.033 Density 95.50
*** Starting refinePlace (1:49:31 mem=3182.9M) ***
Total net bbox length = 8.896e+05 (4.706e+05 4.190e+05) (ext = 4.279e+04)
Density distribution unevenness ratio = 1.584%
Density distribution unevenness ratio = 1.579%
Move report: Timing Driven Placement moves 56457 insts, mean move: 2.14 um, max move: 60.40 um
	Max move on inst (sfp_instance/FE_RC_1287_0): (391.60, 406.40) --> (416.00, 370.40)
	Runtime: CPU: 0:00:15.3 REAL: 0:00:08.0 MEM: 3182.9MB
**ERROR: (IMPSP-2002):	Density too high (163.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 8.856e+05 (4.707e+05 4.149e+05) (ext = 4.282e+04)
Runtime: CPU: 0:00:15.4 REAL: 0:00:08.0 MEM: 3182.9MB
*** Finished refinePlace (1:49:46 mem=3182.9M) ***
Finished re-routing un-routed nets (0:00:00.1 3182.9M)


Density : 0.9550
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.3 real=0:00:10.0 mem=3182.9M) ***
** GigaOpt Optimizer WNS Slack -0.726 TNS Slack -148.221 Density 95.50
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.726|   -0.726|-148.221| -148.221|    95.50%|   0:00:00.0| 3182.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.719|   -0.719|-147.786| -147.786|    95.50%|   0:00:01.0| 3182.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.710|   -0.710|-147.294| -147.294|    95.50%|   0:00:01.0| 3182.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.711|   -0.711|-147.211| -147.211|    95.50%|   0:00:06.0| 3179.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.711|   -0.711|-147.211| -147.211|    95.50%|   0:00:01.0| 3179.9M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.1 real=0:00:09.0 mem=3179.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.1 real=0:00:09.0 mem=3179.9M) ***
** GigaOpt Optimizer WNS Slack -0.711 TNS Slack -147.211 Density 95.50
*** Starting refinePlace (1:50:27 mem=3179.9M) ***
Total net bbox length = 8.890e+05 (4.708e+05 4.183e+05) (ext = 4.281e+04)
Density distribution unevenness ratio = 1.579%
Density distribution unevenness ratio = 1.532%
Move report: Timing Driven Placement moves 53840 insts, mean move: 1.76 um, max move: 36.20 um
	Max move on inst (sfp_instance/U18477): (572.00, 348.80) --> (592.00, 365.00)
	Runtime: CPU: 0:00:13.6 REAL: 0:00:06.0 MEM: 3179.9MB
**ERROR: (IMPSP-2002):	Density too high (163.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 8.844e+05 (4.700e+05 4.144e+05) (ext = 4.277e+04)
Runtime: CPU: 0:00:13.6 REAL: 0:00:06.0 MEM: 3179.9MB
*** Finished refinePlace (1:50:41 mem=3179.9M) ***
Finished re-routing un-routed nets (0:00:00.1 3179.9M)


Density : 0.9550
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.9 real=0:00:08.0 mem=3179.9M) ***
** GigaOpt Optimizer WNS Slack -0.712 TNS Slack -150.772 Density 95.50
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 162 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:11:48 real=0:03:43 mem=3179.9M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 99, Num usable cells 940
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 99, Num usable cells 940
Begin: GigaOpt Optimization in TNS mode
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.
*info: 287 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 108 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.712 TNS Slack -150.772 Density 95.50
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.712|   -0.712|-150.772| -150.772|    95.50%|   0:00:01.0| 2998.4M|   WC_VIEW|  reg2reg| sfp_instance/R_2975/D                              |
|  -0.712|   -0.712|-149.986| -149.986|    95.49%|   0:00:10.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3335/D                              |
|  -0.712|   -0.712|-149.733| -149.733|    95.49%|   0:00:02.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_2893/D                              |
|  -0.713|   -0.713|-149.723| -149.723|    95.50%|   0:00:03.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_2965/D                              |
|  -0.713|   -0.713|-149.720| -149.720|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_3_R_1431 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.713|   -0.713|-149.702| -149.702|    95.50%|   0:00:01.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_1234/D                              |
|  -0.713|   -0.713|-149.498| -149.498|    95.50%|   0:00:01.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3354/D                              |
|  -0.713|   -0.713|-148.811| -148.811|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3263/D                              |
|  -0.713|   -0.713|-148.783| -148.783|    95.50%|   0:00:01.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_5_R_495/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.713|   -0.713|-148.783| -148.783|    95.50%|   0:00:02.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3359/D                              |
|  -0.713|   -0.713|-148.783| -148.783|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_5_R_2717 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.713|   -0.713|-148.680| -148.680|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_5_R_2408 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.713|   -0.713|-148.662| -148.662|    95.50%|   0:00:01.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3194/D                              |
|  -0.713|   -0.713|-148.111| -148.111|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_19_/D  |
|  -0.713|   -0.713|-144.445| -144.445|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3267/D                              |
|  -0.713|   -0.713|-142.917| -142.917|    95.50%|   0:00:01.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3268/D                              |
|  -0.713|   -0.713|-142.332| -142.332|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3268/D                              |
|  -0.713|   -0.713|-141.671| -141.671|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_2377/D                              |
|  -0.713|   -0.713|-141.148| -141.148|    95.50%|   0:00:01.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_2377/D                              |
|  -0.713|   -0.713|-140.837| -140.837|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3226/D                              |
|  -0.713|   -0.713|-140.585| -140.585|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3125/D                              |
|  -0.713|   -0.713|-140.443| -140.443|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3125/D                              |
|  -0.713|   -0.713|-140.203| -140.203|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
|  -0.713|   -0.713|-139.880| -139.880|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_3_/D                |
|  -0.713|   -0.713|-139.443| -139.443|    95.50%|   0:00:01.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3653/D                              |
|  -0.713|   -0.713|-139.036| -139.036|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3115/D                              |
|  -0.713|   -0.713|-138.704| -138.704|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3115/D                              |
|  -0.713|   -0.713|-138.439| -138.439|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3115/D                              |
|  -0.713|   -0.713|-138.389| -138.389|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3115/D                              |
|  -0.713|   -0.713|-138.229| -138.229|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/R_3167/D                              |
|  -0.713|   -0.713|-137.805| -137.805|    95.50%|   0:00:00.0| 3064.0M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
|  -0.713|   -0.713|-137.293| -137.293|    95.50%|   0:00:01.0| 3025.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_19_/D  |
|  -0.713|   -0.713|-137.053| -137.053|    95.50%|   0:00:00.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/div_22_u_div_u_add_PartRem_0_0_2_R_75 |
|        |         |        |         |          |            |        |          |         | 2/D                                                |
|  -0.713|   -0.713|-133.181| -133.181|    95.50%|   0:00:00.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_4_/D                |
|  -0.713|   -0.713|-133.173| -133.173|    95.50%|   0:00:00.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_4_/D                |
|  -0.713|   -0.713|-132.869| -132.869|    95.50%|   0:00:00.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_4_/D                |
|  -0.713|   -0.713|-132.659| -132.659|    95.50%|   0:00:01.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -0.713|   -0.713|-132.078| -132.078|    95.50%|   0:00:01.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_4_/D                |
|  -0.713|   -0.713|-131.527| -131.527|    95.50%|   0:00:00.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign7_reg_5_/D                |
|  -0.713|   -0.713|-131.408| -131.408|    95.50%|   0:00:00.0| 3025.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.713|   -0.713|-131.252| -131.252|    95.51%|   0:00:01.0| 3025.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_/D   |
|  -0.713|   -0.713|-131.035| -131.035|    95.51%|   0:00:00.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -0.713|   -0.713|-130.989| -130.989|    95.50%|   0:00:00.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -0.713|   -0.713|-130.986| -130.986|    95.50%|   0:00:01.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -0.713|   -0.713|-130.981| -130.981|    95.50%|   0:00:00.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -0.713|   -0.713|-130.980| -130.980|    95.50%|   0:00:00.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_5_/D                |
|  -0.713|   -0.713|-130.980| -130.980|    95.50%|   0:00:00.0| 3025.9M|   WC_VIEW|  reg2reg| sfp_instance/R_2975/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:55 real=0:00:30.0 mem=3025.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:55 real=0:00:30.0 mem=3025.9M) ***
** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -130.980 Density 95.50
*** Starting refinePlace (1:52:44 mem=3057.9M) ***
Total net bbox length = 8.881e+05 (4.701e+05 4.180e+05) (ext = 4.276e+04)
Density distribution unevenness ratio = 1.538%
Density distribution unevenness ratio = 1.498%
Move report: Timing Driven Placement moves 55038 insts, mean move: 1.93 um, max move: 34.80 um
	Max move on inst (FILLER_9042): (368.00, 347.00) --> (347.60, 332.60)
	Runtime: CPU: 0:00:12.3 REAL: 0:00:07.0 MEM: 3075.7MB
**ERROR: (IMPSP-2002):	Density too high (163.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 8.849e+05 (4.707e+05 4.142e+05) (ext = 4.280e+04)
Runtime: CPU: 0:00:12.4 REAL: 0:00:07.0 MEM: 3075.7MB
*** Finished refinePlace (1:52:57 mem=3075.7M) ***
Finished re-routing un-routed nets (0:00:00.1 3075.7M)


Density : 0.9550
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.7 real=0:00:08.0 mem=3075.7M) ***
** GigaOpt Optimizer WNS Slack -0.715 TNS Slack -128.600 Density 95.50
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 180 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:11 real=0:00:38.0 mem=3075.7M) ***

End: GigaOpt Optimization in TNS mode
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=609 numPGBlocks=2018 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 108  numPreroutedWires = 14081
[NR-eagl] Read numTotalNets=46190  numIgnoredNets=108
[NR-eagl] There are 179 clock nets ( 179 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 45873 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 179 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 180 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.02% V. EstWL: 5.369040e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 179 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.438200e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 45693 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.001350e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 1.605000e+01um, number of vias: 152281
[NR-eagl] Layer2(M2)(V) length: 2.043985e+05um, number of vias: 193126
[NR-eagl] Layer3(M3)(H) length: 3.051700e+05um, number of vias: 28297
[NR-eagl] Layer4(M4)(V) length: 1.622927e+05um, number of vias: 10721
[NR-eagl] Layer5(M5)(H) length: 1.877912e+05um, number of vias: 5223
[NR-eagl] Layer6(M6)(V) length: 8.124743e+04um, number of vias: 3655
[NR-eagl] Layer7(M7)(H) length: 3.270440e+04um, number of vias: 4584
[NR-eagl] Layer8(M8)(V) length: 3.480740e+04um, number of vias: 0
[NR-eagl] Total length: 1.008428e+06um, number of vias: 397887
[NR-eagl] End Peak syMemory usage = 2296.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.42 seconds
Extraction called for design 'core' of instances=64443 and nets=46444 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2289.094M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_235. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_228. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
End delay calculation. (MEM=2831.62 CPU=0:00:05.8 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:08.2  real=0:00:03.0  mem= 2831.6M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    10   |    82   |     4   |      4  |     0   |     0   |     0   |     0   | -0.80 |          0|          0|          0|  95.50  |            |           |
|     6   |    69   |     3   |      3  |     0   |     0   |     0   |     0   | -0.80 |          0|          0|          4|  95.50  |   0:00:00.0|    3096.8M|
|     6   |    69   |     3   |      3  |     0   |     0   |     0   |     0   | -0.80 |          0|          0|          0|  95.50  |   0:00:00.0|    3098.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=3098.0M) ***

*** Starting refinePlace (1:53:20 mem=3098.0M) ***
Total net bbox length = 8.883e+05 (4.707e+05 4.176e+05) (ext = 4.280e+04)
Move report: Detail placement moves 38144 insts, mean move: 2.92 um, max move: 156.80 um
	Max move on inst (FILLER_14118): (207.20, 464.00) --> (220.00, 320.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 3098.0MB
Summary Report:
Instances move: 24627 (out of 43067 movable)
Mean displacement: 2.80 um
Max displacement: 144.60 um (Instance: ofifo_inst/col_idx_0__fifo_instance/U116) (193.2, 458.6) -> (210, 330.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 9.580e+05 (5.105e+05 4.475e+05) (ext = 4.272e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3098.0MB
*** Finished refinePlace (1:53:21 mem=3098.0M) ***
Finished re-routing un-routed nets (0:00:00.1 3098.0M)


Density : 0.9550
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.4 real=0:00:02.0 mem=3098.0M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.715 -> -0.811 (bump = 0.096)
Begin: GigaOpt postEco optimization
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.
*info: 287 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 108 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.811 TNS Slack -187.430 Density 95.50
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.811|   -0.811|-187.430| -187.430|    95.50%|   0:00:00.0| 3117.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.797|   -0.797|-186.751| -186.751|    95.50%|   0:00:01.0| 3117.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.787|   -0.787|-186.880| -186.880|    95.50%|   0:00:00.0| 3117.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.781|   -0.781|-186.071| -186.071|    95.50%|   0:00:01.0| 3117.1M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.781|   -0.781|-186.071| -186.071|    95.50%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.6 real=0:00:03.0 mem=3193.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.7 real=0:00:03.0 mem=3193.4M) ***
** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -186.071 Density 95.50
*** Starting refinePlace (1:53:35 mem=3193.4M) ***
Total net bbox length = 9.580e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3193.4MB
Summary Report:
Instances move: 0 (out of 43070 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.580e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3193.4MB
*** Finished refinePlace (1:53:36 mem=3193.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3193.4M)


Density : 0.9550
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=3193.4M) ***
** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -186.071 Density 95.50
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:10.7 real=0:00:04.0 mem=3193.4M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.715 -> -0.781 (bump = 0.066)
Begin: GigaOpt nonLegal postEco optimization
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.
*info: 287 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 108 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -186.071 Density 95.50
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.781|   -0.781|-186.071| -186.071|    95.50%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.780|   -0.780|-186.042| -186.042|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:01.0 mem=3193.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:02.0 mem=3193.4M) ***
** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -186.042 Density 95.50
*** Starting refinePlace (1:53:44 mem=3193.4M) ***
Total net bbox length = 9.580e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3193.4MB
Summary Report:
Instances move: 0 (out of 43070 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.580e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3193.4MB
*** Finished refinePlace (1:53:45 mem=3193.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3193.4M)


Density : 0.9550
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:00.0 mem=3193.4M) ***
** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -186.042 Density 95.50
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.780|   -0.780|-186.042| -186.042|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.780|   -0.780|-186.042| -186.042|    95.50%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:01.0 mem=3193.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:01.0 mem=3193.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:08.0 real=0:00:04.0 mem=3193.4M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -128.500 -> -185.942
Begin: GigaOpt TNS recovery
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.
*info: 287 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 108 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -186.042 Density 95.50
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.780|   -0.780|-186.042| -186.042|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.780|   -0.780|-185.178| -185.178|    95.50%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_2975/D                              |
|  -0.780|   -0.780|-184.341| -184.341|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_1033/D                              |
|  -0.780|   -0.780|-183.995| -183.995|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_1033/D                              |
|  -0.780|   -0.780|-183.992| -183.992|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_1033/D                              |
|  -0.780|   -0.780|-183.760| -183.760|    95.50%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_6_R_492/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.780|   -0.780|-183.760| -183.760|    95.50%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_607/D                               |
|  -0.780|   -0.780|-183.751| -183.751|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3337/D                              |
|  -0.780|   -0.780|-183.742| -183.742|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_2_R_2932 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.780|   -0.780|-183.710| -183.710|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/div_17_u_div_u_add_PartRem_0_0_3_R_12 |
|        |         |        |         |          |            |        |          |         | 31/D                                               |
|  -0.780|   -0.780|-183.705| -183.705|    95.50%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/div_23_u_div_u_add_PartRem_0_5_R_1045 |
|        |         |        |         |          |            |        |          |         | /D                                                 |
|  -0.780|   -0.780|-183.702| -183.702|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3320/D                              |
|  -0.780|   -0.780|-183.700| -183.700|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_2992/D                              |
|  -0.780|   -0.780|-183.676| -183.676|    95.50%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_2390/D                              |
|  -0.780|   -0.780|-159.332| -159.332|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3194/D                              |
|  -0.780|   -0.780|-159.243| -159.243|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_2486/D                              |
|  -0.780|   -0.780|-159.244| -159.244|    95.50%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3268/D                              |
|  -0.780|   -0.780|-156.860| -156.860|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
|  -0.780|   -0.780|-151.141| -151.141|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3664/D                              |
|  -0.780|   -0.780|-150.514| -150.514|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3664/D                              |
|  -0.780|   -0.780|-150.500| -150.500|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3339/D                              |
|  -0.780|   -0.780|-150.319| -150.319|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3339/D                              |
|  -0.780|   -0.780|-150.041| -150.041|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3662/D                              |
|  -0.780|   -0.780|-147.376| -147.376|    95.50%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3662/D                              |
|  -0.780|   -0.780|-147.214| -147.214|    95.50%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3662/D                              |
|  -0.780|   -0.780|-146.522| -146.522|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3651/D                              |
|  -0.780|   -0.780|-146.387| -146.387|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3651/D                              |
|  -0.780|   -0.780|-146.215| -146.215|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3651/D                              |
|  -0.780|   -0.780|-145.989| -145.989|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
|  -0.780|   -0.780|-145.974| -145.974|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3663/D                              |
|  -0.780|   -0.780|-144.926| -144.926|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_18_/D  |
|  -0.780|   -0.780|-143.993| -143.993|    95.51%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_19_/D  |
|  -0.780|   -0.780|-143.975| -143.975|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_19_/D  |
|  -0.780|   -0.780|-143.966| -143.966|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.780|   -0.780|-143.500| -143.500|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_17_/D  |
|  -0.780|   -0.780|-143.273| -143.273|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_18_/D  |
|  -0.780|   -0.780|-142.991| -142.991|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D   |
|  -0.780|   -0.780|-142.991| -142.991|    95.51%|   0:00:01.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.9 real=0:00:09.0 mem=3193.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.0 real=0:00:09.0 mem=3193.4M) ***
** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -142.991 Density 95.51
*** Starting refinePlace (1:54:14 mem=3193.4M) ***
Total net bbox length = 9.581e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3193.4MB
Summary Report:
Instances move: 0 (out of 43064 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.581e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3193.4MB
*** Finished refinePlace (1:54:14 mem=3193.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3193.4M)


Density : 0.9551
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=3193.4M) ***
** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -142.991 Density 95.51
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:23.2 real=0:00:11.0 mem=3193.4M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.715 -> -0.780 (bump = 0.065)
Begin: GigaOpt postEco optimization
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.
*info: 287 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 108 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -142.991 Density 95.51
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.780|   -0.780|-142.991| -142.991|    95.51%|   0:00:00.0| 3193.4M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.780|   -0.780|-142.991| -142.991|    95.51%|   0:00:02.0| 3185.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:02.0 mem=3185.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.7 real=0:00:02.0 mem=3185.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:08.2 real=0:00:02.0 mem=3185.2M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 1.626%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.
*info: 287 clock nets excluded
*info: 2 special nets excluded.
*info: 254 no-driver nets excluded.
*info: 108 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -142.991 Density 95.51
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.780|   -0.780|-142.991| -142.991|    95.51%|   0:00:00.0| 3185.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
|  -0.780|   -0.780|-142.964| -142.964|    95.51%|   0:00:01.0| 3185.2M|   WC_VIEW|  reg2reg| sfp_instance/div_17_u_div_u_add_PartRem_0_0_3_R_12 |
|        |         |        |         |          |            |        |          |         | 31/D                                               |
|  -0.780|   -0.780|-142.964| -142.964|    95.51%|   0:00:01.0| 3185.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3225/D                              |
|  -0.780|   -0.780|-142.964| -142.964|    95.51%|   0:00:00.0| 3185.2M|   WC_VIEW|  reg2reg| sfp_instance/R_2387/D                              |
|  -0.780|   -0.780|-142.964| -142.964|    95.51%|   0:00:00.0| 3185.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D   |
|  -0.780|   -0.780|-142.964| -142.964|    95.51%|   0:00:00.0| 3185.2M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:02.0 mem=3185.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:02.0 mem=3185.2M) ***
** GigaOpt Optimizer WNS Slack -0.780 TNS Slack -142.964 Density 95.51
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=3185.2M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:16:36, real = 0:06:01, mem = 2424.0M, totSessionCpu=1:54:34 **
** Profile ** Start :  cpu=0:00:00.0, mem=2424.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=2424.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2501.4M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2501.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.781  | -0.781  |  1.662  |
|           TNS (ns):|-142.964 |-142.964 |  0.000  |
|    Violating Paths:|   378   |   378   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      2 (10)      |   -0.037   |      2 (10)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.182%
       (95.508% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2501.4M
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1826.91MB/1826.91MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1826.91MB/1826.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1826.91MB/1826.91MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT)
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT): 10%
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT): 20%
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT): 30%
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT): 40%
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT): 50%
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT): 60%
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT): 70%
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT): 80%
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT): 90%

Finished Levelizing
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT)

Starting Activity Propagation
2025-Mar-21 19:30:58 (2025-Mar-22 02:30:58 GMT)
2025-Mar-21 19:30:59 (2025-Mar-22 02:30:59 GMT): 10%
2025-Mar-21 19:30:59 (2025-Mar-22 02:30:59 GMT): 20%
2025-Mar-21 19:30:59 (2025-Mar-22 02:30:59 GMT): 30%

Finished Activity Propagation
2025-Mar-21 19:31:00 (2025-Mar-22 02:31:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1828.21MB/1828.21MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 
sram_w16_in                               internal power, leakge power, 
sram_w16_out                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 19:31:00 (2025-Mar-22 02:31:00 GMT)
2025-Mar-21 19:31:01 (2025-Mar-22 02:31:01 GMT): 10%
2025-Mar-21 19:31:01 (2025-Mar-22 02:31:01 GMT): 20%
2025-Mar-21 19:31:01 (2025-Mar-22 02:31:01 GMT): 30%
2025-Mar-21 19:31:01 (2025-Mar-22 02:31:01 GMT): 40%
2025-Mar-21 19:31:01 (2025-Mar-22 02:31:01 GMT): 50%
2025-Mar-21 19:31:01 (2025-Mar-22 02:31:01 GMT): 60%
2025-Mar-21 19:31:01 (2025-Mar-22 02:31:01 GMT): 70%
2025-Mar-21 19:31:02 (2025-Mar-22 02:31:02 GMT): 80%
2025-Mar-21 19:31:02 (2025-Mar-22 02:31:02 GMT): 90%

Finished Calculating power
2025-Mar-21 19:31:02 (2025-Mar-22 02:31:02 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:01, mem(process/total)=1830.42MB/1830.42MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1830.42MB/1830.42MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:04, mem(process/total)=1830.42MB/1830.42MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 19:31:02 (2025-Mar-22 02:31:02 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_in_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_out_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       30.29294412 	   54.7605%
Total Switching Power:      23.19953904 	   41.9378%
Total Leakage Power:         1.82648023 	    3.3017%
Total Power:                55.31896337
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         12.23      0.6599      0.2675       13.16       23.78
Macro                                  0      0.3643      0.3529      0.7172       1.296
IO                                     0           0   1.457e-06   1.457e-06   2.634e-06
Combinational                      16.49       19.82       1.168       37.48       67.75
Clock (Combinational)              1.572       2.355     0.03756       3.964       7.166
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              30.29        23.2       1.826       55.32         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      30.29        23.2       1.826       55.32         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.572       2.355     0.03756       3.964       7.166
-----------------------------------------------------------------------------------------
Total                              1.572       2.355     0.03756       3.964       7.166
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_out): 	    0.3166
* 		Highest Leakage Power:        sfp_instance/U3192 (ND3D8): 	 0.0003024
* 		Total Cap: 	3.48965e-10 F
* 		Total instances in design: 54746
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 11574
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1830.93MB/1830.93MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.780  TNS Slack -142.964 Density 95.51
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    95.51%|        -|  -0.780|-142.964|   0:00:00.0| 3205.4M|
|    95.51%|        0|  -0.780|-142.964|   0:00:04.0| 3205.4M|
|    95.51%|        0|  -0.780|-142.964|   0:00:06.0| 3205.4M|
|    95.50%|        7|  -0.780|-142.989|   0:00:02.0| 3205.4M|
|    95.32%|     2654|  -0.772|-140.704|   0:00:12.0| 3205.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.772  TNS Slack -140.703 Density 95.32
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:03) (real = 0:00:26.0) **
Executing incremental physical updates
*** Starting refinePlace (1:55:48 mem=2997.5M) ***
Total net bbox length = 9.581e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Density distribution unevenness ratio = 1.226%
**ERROR: (IMPSP-2002):	Density too high (163.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 9.581e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2997.5MB
*** Finished refinePlace (1:55:48 mem=2997.5M) ***
Running DRV recovery as an increase was found in the number of tran violations from 11 to 12.
Include MVT Delays for Hold Opt
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   115   |  1717   |    57   |     57  |     0   |     0   |     0   |     0   | -0.77 |          0|          0|          0|  95.32  |            |           |
|    83   |  1332   |    43   |     43  |     0   |     0   |     0   |     0   | -0.77 |          0|          0|         50|  95.32  |   0:00:01.0|    3283.2M|
|     7   |    71   |     4   |      4  |     0   |     0   |     0   |     0   | -0.77 |          0|          0|          0|  95.32  |   0:00:01.0|    3302.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:07.5 real=0:00:03.0 mem=3302.3M) ***

*** Starting refinePlace (1:56:02 mem=3302.3M) ***
Total net bbox length = 9.581e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Density distribution unevenness ratio = 1.226%
**ERROR: (IMPSP-2002):	Density too high (163.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 9.581e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3302.3MB
*** Finished refinePlace (1:56:02 mem=3302.3M) ***
Finished re-routing un-routed nets (0:00:00.0 3302.3M)


Density : 0.9532
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.0 real=0:00:00.0 mem=3302.3M) ***
Checking setup slack degradation ...
*** Starting refinePlace (1:56:03 mem=3092.9M) ***
Total net bbox length = 9.581e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Density distribution unevenness ratio = 1.226%
**ERROR: (IMPSP-2002):	Density too high (163.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 9.581e+05 (5.106e+05 4.475e+05) (ext = 4.272e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3092.9MB
*** Finished refinePlace (1:56:04 mem=3092.9M) ***
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.772|   -0.772|-140.589| -140.589|    95.32%|   0:00:00.0| 3300.8M|   WC_VIEW|  reg2reg| sfp_instance/R_3224/D                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3300.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=3300.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 287 constrained nets 
Layer 7 has 154 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2195.78MB/2195.78MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2195.78MB/2195.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2195.78MB/2195.78MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT)
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT): 10%
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT): 20%
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT): 30%
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT): 40%
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT): 50%
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT): 60%
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT): 70%
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT): 80%
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT): 90%

Finished Levelizing
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT)

Starting Activity Propagation
2025-Mar-21 19:31:45 (2025-Mar-22 02:31:45 GMT)
2025-Mar-21 19:31:46 (2025-Mar-22 02:31:46 GMT): 10%
2025-Mar-21 19:31:46 (2025-Mar-22 02:31:46 GMT): 20%
2025-Mar-21 19:31:46 (2025-Mar-22 02:31:46 GMT): 30%

Finished Activity Propagation
2025-Mar-21 19:31:47 (2025-Mar-22 02:31:47 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=2195.78MB/2195.78MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 
sram_w16_in                               internal power, leakge power, 
sram_w16_out                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 19:31:47 (2025-Mar-22 02:31:47 GMT)
2025-Mar-21 19:31:48 (2025-Mar-22 02:31:48 GMT): 10%
2025-Mar-21 19:31:48 (2025-Mar-22 02:31:48 GMT): 20%
2025-Mar-21 19:31:48 (2025-Mar-22 02:31:48 GMT): 30%
2025-Mar-21 19:31:48 (2025-Mar-22 02:31:48 GMT): 40%
2025-Mar-21 19:31:48 (2025-Mar-22 02:31:48 GMT): 50%
2025-Mar-21 19:31:48 (2025-Mar-22 02:31:48 GMT): 60%
2025-Mar-21 19:31:48 (2025-Mar-22 02:31:48 GMT): 70%
2025-Mar-21 19:31:48 (2025-Mar-22 02:31:48 GMT): 80%
2025-Mar-21 19:31:48 (2025-Mar-22 02:31:48 GMT): 90%

Finished Calculating power
2025-Mar-21 19:31:48 (2025-Mar-22 02:31:48 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total)=2201.84MB/2201.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2201.84MB/2201.84MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:04, mem(process/total)=2201.84MB/2201.84MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 19:31:48 (2025-Mar-22 02:31:48 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*	        WC_VIEW: ./subckt/sram_w16_in_WC.lib
*	        WC_VIEW: ./subckt/sram_w16_out_WC.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       30.01804563 	   54.7913%
Total Switching Power:      22.96401810 	   41.9157%
Total Leakage Power:         1.80413604 	    3.2930%
Total Power:                54.78619974
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         12.25       0.657      0.2675       13.17       24.04
Macro                                  0      0.3641      0.3529       0.717       1.309
IO                                     0           0   1.457e-06   1.457e-06   2.659e-06
Combinational                       16.2       19.59       1.146       36.93       67.41
Clock (Combinational)              1.572       2.355     0.03756       3.964       7.236
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              30.02       22.96       1.804       54.79         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      30.02       22.96       1.804       54.79         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.572       2.355     0.03756       3.964       7.236
-----------------------------------------------------------------------------------------
Total                              1.572       2.355     0.03756       3.964       7.236
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         psum_mem_instance (sram_w16_out): 	    0.3164
* 		Highest Leakage Power:        sfp_instance/U3192 (ND3D8): 	 0.0003024
* 		Total Cap: 	3.46597e-10 F
* 		Total instances in design: 54739
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 11574
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=2201.84MB/2201.84MB)

*** Finished Leakage Power Optimization (cpu=0:01:31, real=0:00:46, mem=2462.92M, totSessionCpu=1:56:16).
Extraction called for design 'core' of instances=64433 and nets=46434 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2380.059M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_235. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_228. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
End delay calculation. (MEM=2898.25 CPU=0:00:06.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:08.4  real=0:00:03.0  mem= 2898.3M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1849.43MB/1849.43MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1849.59MB/1849.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1849.59MB/1849.59MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 19:31:54 (2025-Mar-22 02:31:54 GMT)
2025-Mar-21 19:31:55 (2025-Mar-22 02:31:55 GMT): 10%
2025-Mar-21 19:31:55 (2025-Mar-22 02:31:55 GMT): 20%
2025-Mar-21 19:31:55 (2025-Mar-22 02:31:55 GMT): 30%

Finished Activity Propagation
2025-Mar-21 19:31:56 (2025-Mar-22 02:31:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1850.12MB/1850.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 
sram_w16_in                               internal power, leakge power, 
sram_w16_out                              internal power, leakge power, 



Starting Calculating power
2025-Mar-21 19:31:56 (2025-Mar-22 02:31:56 GMT)
2025-Mar-21 19:31:56 (2025-Mar-22 02:31:56 GMT): 10%
2025-Mar-21 19:31:56 (2025-Mar-22 02:31:56 GMT): 20%
2025-Mar-21 19:31:57 (2025-Mar-22 02:31:57 GMT): 30%
2025-Mar-21 19:31:57 (2025-Mar-22 02:31:57 GMT): 40%
2025-Mar-21 19:31:57 (2025-Mar-22 02:31:57 GMT): 50%
2025-Mar-21 19:31:57 (2025-Mar-22 02:31:57 GMT): 60%
2025-Mar-21 19:31:57 (2025-Mar-22 02:31:57 GMT): 70%
2025-Mar-21 19:31:57 (2025-Mar-22 02:31:57 GMT): 80%
2025-Mar-21 19:31:57 (2025-Mar-22 02:31:57 GMT): 90%

Finished Calculating power
2025-Mar-21 19:31:57 (2025-Mar-22 02:31:57 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:01, mem(process/total)=1854.16MB/1854.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1854.16MB/1854.16MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:03, mem(process/total)=1854.16MB/1854.16MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 19:31:57 (2025-Mar-22 02:31:57 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*	        WC_VIEW: ./subckt/sram_w16_in_WC.lib

*	        WC_VIEW: ./subckt/sram_w16_out_WC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*       Power View : WC_VIEW
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       30.01801963 	   54.7912%
Total Switching Power:      22.96401810 	   41.9157%
Total Leakage Power:         1.80413604 	    3.2930%
Total Power:                54.78617375
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         12.25       0.657      0.2675       13.17       24.04
Macro                                  0      0.3641      0.3529       0.717       1.309
IO                                     0           0   1.457e-06   1.457e-06   2.659e-06
Combinational                       16.2       19.59       1.146       36.93       67.41
Clock (Combinational)              1.572       2.355     0.03756       3.964       7.236
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              30.02       22.96       1.804       54.79         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      30.02       22.96       1.804       54.79         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.572       2.355     0.03756       3.964       7.236
-----------------------------------------------------------------------------------------
Total                              1.572       2.355     0.03756       3.964       7.236
-----------------------------------------------------------------------------------------
Total leakage power = 1.80414 mW
Cell usage statistics:  
Library tcbn65gpluswc , 54736 cells ( 100.000000%) , 1.80414 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1854.69MB/1854.69MB)


Output file is ./timingReports/core_postCTS.power
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:18:35, real = 0:07:03, mem = 2443.5M, totSessionCpu=1:56:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=2443.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=2443.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=2526.9M
** Profile ** Total reports :  cpu=0:00:01.5, mem=2449.5M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2449.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.770  | -0.770  |  1.662  |
|           TNS (ns):|-140.323 |-140.323 |  0.000  |
|    Violating Paths:|   376   |   376   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.031   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.994%
       (95.321% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2449.5M
**optDesign ... cpu = 0:18:37, real = 0:07:05, mem = 2447.5M, totSessionCpu=1:56:36 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPESI-3014         11  The RC network is incomplete for net %s....
ERROR     IMPSP-2002          12  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1304        1  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2246        1  CCOpt/PRO cannot construct a Route/RC gr...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
*** Message Summary: 39 warning(s), 12 error(s)

**ccopt_design ... cpu = 0:20:53, real = 0:08:23, mem = 2368.0M, totSessionCpu=1:56:36 **
GigaOpt running with 8 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2382.0M, totSessionCpu=1:56:38 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2382.0M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 398, Num usable cells 641
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 398, Num usable cells 641
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:56:39 mem=2382.0M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_235. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_228. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
End delay calculation. (MEM=354.207 CPU=0:00:06.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:07.1  real=0:00:02.0  mem= 354.2M) ***
*** Done Building Timing Graph (cpu=0:00:08.3 real=0:00:03.0 totSessionCpu=0:00:22.2 mem=354.2M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.1 real=0:00:04.0 totSessionCpu=0:00:22.3 mem=354.2M ***
** Profile ** Start :  cpu=0:00:00.0, mem=354.2M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=354.2M
Done building hold timer [87990 node(s), 150346 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.7 real=0:00:07.0 totSessionCpu=0:00:25.9 mem=354.2M ***
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:16.6 real=0:00:09.0 totSessionCpu=1:56:55 mem=2382.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2382.0M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=2455.5M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2455.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=2455.5M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2455.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.770  | -0.770  |  1.662  |
|           TNS (ns):|-140.323 |-140.323 |  0.000  |
|    Violating Paths:|   376   |   376   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.510  | -0.510  |  0.000  |
|           TNS (ns):|-118.068 |-118.068 |  0.000  |
|    Violating Paths:|   803   |   803   |    0    |
|          All Paths:|  6743   |  6743   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.031   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.994%
       (95.321% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:23, real = 0:00:14, mem = 2400.7M, totSessionCpu=1:57:00 **
*info: Run optDesign holdfix with 8 threads.
Info: 108 nets with fixed/cover wires excluded.
Info: 287 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:22.5 real=0:00:14.0 totSessionCpu=1:57:01 mem=3184.8M density=95.321% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5104
      TNS :    -118.0661
      #VP :          799
  Density :      95.321%
------------------------------------------------------------------------------------------
 cpu=0:00:23.5 real=0:00:15.0 totSessionCpu=1:57:02 mem=3216.8M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5104
      TNS :    -118.0661
      #VP :          799
  Density :      95.321%
------------------------------------------------------------------------------------------
 cpu=0:00:24.1 real=0:00:16.0 totSessionCpu=1:57:03 mem=3216.8M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:24.3 real=0:00:16.0 totSessionCpu=1:57:03 mem=3216.8M density=95.321% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 17798 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:24.6 real=0:00:16.0 totSessionCpu=1:57:03 mem=3216.8M density=95.321%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:26, real = 0:00:18, mem = 2436.1M, totSessionCpu=1:57:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=2436.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2436.2M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_235. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net CTS_228. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
End delay calculation. (MEM=352.496 CPU=0:00:06.4 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:07.0  real=0:00:03.0  mem= 352.5M) ***
*** Done Building Timing Graph (cpu=0:00:08.3 real=0:00:03.0 totSessionCpu=0:00:36.1 mem=352.5M)
** Profile ** Overall slacks :  cpu=-1:0-6:0-7.-2, mem=352.5M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:10.4, mem=2515.6M
** Profile ** Total reports :  cpu=0:00:01.4, mem=2438.2M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2438.2M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.770  | -0.770  |  1.662  |
|           TNS (ns):|-140.323 |-140.323 |  0.000  |
|    Violating Paths:|   376   |   376   |    0    |
|          All Paths:|  7801   |  6903   |  1226   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.510  | -0.510  |  0.000  |
|           TNS (ns):|-118.068 |-118.068 |  0.000  |
|    Violating Paths:|   803   |   803   |    0    |
|          All Paths:|  6743   |  6743   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.031   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.994%
       (95.321% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2438.2M
**optDesign ... cpu = 0:00:38, real = 0:00:25, mem = 2436.1M, totSessionCpu=1:57:16 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Writing Netlist "./encFile/cts.enc.dat/core.v.gz" ...
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'TC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving scheduling_file.cts.9811 in ./encFile/cts.enc.dat/scheduling_file.cts
Saving preference file ./encFile/cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 3 markers are saved ...
... 1 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=2436.2M) ***
Saving DEF file ...
Saving rc congestion map ./encFile/cts.enc.dat/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.



Generated self-contained design cts.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 3 error(s)

