 
****************************************
Report : qor
Design : CPU
Version: S-2021.06-SP5-5
Date   : Wed Jun  4 09:35:00 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.61
  Critical Path Slack:           0.89
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -1.76
  No. of Hold Violations:       62.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         27
  Hierarchical Port Count:       2916
  Leaf Cell Count:              17751
  Buf/Inv Cell Count:            1118
  Buf Cell Count:                 233
  Inv Cell Count:                 885
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     13857
  Sequential Cell Count:         3894
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    34811.374383
  Noncombinational Area: 27656.458859
  Buf/Inv Area:           1731.991378
  Total Buffer Area:           565.72
  Total Inverter Area:        1166.27
  Macro/Black Box Area:      0.000000
  Net Area:              33269.657841
  -----------------------------------
  Cell Area:             62467.833242
  Design Area:           95737.491083


  Design Rules
  -----------------------------------
  Total Number of Nets:         18791
  Nets With Violations:            61
  Max Trans Violations:             0
  Max Cap Violations:              61
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.14
  Logic Optimization:                  2.96
  Mapping Optimization:               18.43
  -----------------------------------------
  Overall Compile Time:               75.38
  Overall Compile Wall Clock Time:    79.18

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.08  TNS: 1.76  Number of Violating Paths: 62

  --------------------------------------------------------------------


1
