
*** Running vivado
    with args -log Z_system_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Z_system_ila_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Z_system_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 425.750 ; gain = 103.660
INFO: [Synth 8-638] synthesizing module 'Z_system_ila_0_0' [c:/Speedway/ZynqHW/2017_1/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_ila_0_0/synth/Z_system_ila_0_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'Z_system_ila_0_0' (46#1) [c:/Speedway/ZynqHW/2017_1/ZynqDesign/ZynqDesign.srcs/sources_1/bd/Z_system/ip/Z_system_ila_0_0/synth/Z_system_ila_0_0.vhd:65]
Finished RTL Elaboration : Time (s): cpu = 00:01:54 ; elapsed = 00:02:20 . Memory (MB): peak = 743.520 ; gain = 421.430
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:55 ; elapsed = 00:02:21 . Memory (MB): peak = 743.520 ; gain = 421.430
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 806.418 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:02:42 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:16 ; elapsed = 00:02:42 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:42 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:19 ; elapsed = 00:02:46 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:02:55 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:44 ; elapsed = 00:03:11 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished Timing Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:03:12 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished Technology Mapping : Time (s): cpu = 00:02:45 ; elapsed = 00:03:13 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished IO Insertion : Time (s): cpu = 00:02:46 ; elapsed = 00:03:14 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished Renaming Generated Instances : Time (s): cpu = 00:02:46 ; elapsed = 00:03:14 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:03:14 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:03:14 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:03:14 . Memory (MB): peak = 806.418 ; gain = 484.328
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:14 . Memory (MB): peak = 806.418 ; gain = 484.328

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    24|
|2     |CFGLUT5  |    72|
|3     |LUT1     |    31|
|4     |LUT2     |    50|
|5     |LUT3     |    86|
|6     |LUT4     |   101|
|7     |LUT5     |    96|
|8     |LUT6     |   340|
|9     |MUXF7    |    18|
|10    |RAMB36E1 |     2|
|11    |SRL16E   |    65|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1288|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:14 . Memory (MB): peak = 806.418 ; gain = 484.328
synth_design: Time (s): cpu = 00:02:50 ; elapsed = 00:03:18 . Memory (MB): peak = 806.418 ; gain = 484.328
