

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_adc.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00042"></a>00042 <span class="preprocessor">#ifndef SAM3_ADC_H</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_ADC_H</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00046"></a><a class="code" href="sam3__adc_8h.html#ad06cb9e5985bd216a376f26f22303cd6">00046</a> <span class="preprocessor">#define ADC_BASE                0x400C0000</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>
<a name="l00052"></a><a class="code" href="sam3__adc_8h.html#a26a8d1b0d0ea90982bee6acf95546233">00052</a> <span class="preprocessor">#define ADC_CR_OFF              0x00000000     ///&lt; Control register offeset.</span>
<a name="l00053"></a><a class="code" href="sam3__adc_8h.html#a3d82abd19ec83649cdda24829d114cbe">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CR          (*((reg32_t *)(ADC_BASE + ADC_CR_OFF))) ///&lt; Control register address.</span>
<a name="l00054"></a><a class="code" href="sam3__adc_8h.html#a84afd9846a0c6153a1989ff70dd7fe1e">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SWRST                        0      ///&lt; Software reset.</span>
<a name="l00055"></a><a class="code" href="sam3__adc_8h.html#acc93f5a70b7081637be3d30cc04cb4dd">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_START                        1      ///&lt; Start conversion.</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00057"></a>00057 
<a name="l00062"></a><a class="code" href="sam3__adc_8h.html#a0f85ff8bf307f1e2a6cdf926336a6b7e">00062</a> <span class="preprocessor">#define ADC_MR_OFF              0x00000004     ///&lt; Mode register offeset.</span>
<a name="l00063"></a><a class="code" href="sam3__adc_8h.html#a875c9590c133ab1ad39e229e84a65329">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR          (*((reg32_t *)(ADC_BASE + ADC_MR_OFF))) ///&lt; Mode register address.</span>
<a name="l00064"></a><a class="code" href="sam3__adc_8h.html#af20d1a7c4d07522f4524dd6fa2b54ecf">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRGEN                        0     ///&lt; Trigger enable.</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a><a class="code" href="sam3__adc_8h.html#ae48df92e065e2fd7330ac3bf93e99a1f">00066</a> <span class="preprocessor">#define ADC_TRGSEL_TIOA0         0x00000000    ///&lt; TIOA output of the timer counter channel 0.</span>
<a name="l00067"></a><a class="code" href="sam3__adc_8h.html#a801d50fd2a1f9df89979e3d5a639ff65">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRGSEL_TIOA1         0x00000002    ///&lt; TIOA output of the timer counter channel 1.</span>
<a name="l00068"></a><a class="code" href="sam3__adc_8h.html#a944e0053a2faef99808eb2739dae43d4">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRGSEL_TIOA2         0x00000004    ///&lt; TIOA output of the timer counter channel 2.</span>
<a name="l00069"></a><a class="code" href="sam3__adc_8h.html#ab7b6d8d2e077c6026160b5ee611bdde0">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRGSEL_PWM0          0x0000000A    ///&lt; PWM Event Line 0.</span>
<a name="l00070"></a><a class="code" href="sam3__adc_8h.html#a8a5a03add0aa873f490654671d1a43fa">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRGSEL_PWM1          0x0000000C    ///&lt; PWM Event Line 1.</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>
<a name="l00072"></a><a class="code" href="sam3__adc_8h.html#acf3c5c9a41616801566d07e1a3050bae">00072</a> <span class="preprocessor">#define ADC_LOWRES                        4   ///&lt; Resolution 0: 12-bit, 1: 10-bit.</span>
<a name="l00073"></a><a class="code" href="sam3__adc_8h.html#add70a71e10c21f0a06ddc8f221c99fae">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SLEEP                         5   ///&lt; Sleep mode.</span>
<a name="l00074"></a><a class="code" href="sam3__adc_8h.html#a4598a18c5c82e7a52166cec7577c3bfc">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_FREERUN                       7   ///&lt; Freerun.</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00080"></a><a class="code" href="sam3__adc_8h.html#abf476b63e70a7381a2e4d0f39631dfe6">00080</a> <span class="preprocessor">#define ADC_PRESCALER_MASK       0x0000FF00   ///&lt; Prescaler rate selection mask.</span>
<a name="l00081"></a><a class="code" href="sam3__adc_8h.html#aaf864241f4686794dc907bc044cc3c40">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESCALER_SHIFT               8   ///&lt; Prescale  rate selection shift.</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>
<a name="l00086"></a><a class="code" href="sam3__adc_8h.html#aede4691772ec711eeb97dd0f705b31b8">00086</a> <span class="preprocessor">#define ADC_STARTUP_MASK         0x000F0000    ///&lt; Start up timer mask.</span>
<a name="l00087"></a><a class="code" href="sam3__adc_8h.html#adf56a5c685c1131b630ca6d5575124af">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_STARTUP_SHIFT                16    ///&lt; Start up timer shift.</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00094"></a><a class="code" href="sam3__adc_8h.html#a9f278b4240c036bd91df1bb29e93902f">00094</a> <span class="preprocessor">#define ADC_SUT0                          0    ///&lt; 0 period of ADCClock.</span>
<a name="l00095"></a><a class="code" href="sam3__adc_8h.html#af9390fe75004b08ac81a17330866ab9a">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT8                          1    ///&lt; 8 period of ADCClock.</span>
<a name="l00096"></a><a class="code" href="sam3__adc_8h.html#abec877570e98382c600f08af22a4bed4">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT16                         2    ///&lt; 16 period of ADCClock.</span>
<a name="l00097"></a><a class="code" href="sam3__adc_8h.html#ae9eeb30a6ccaab72eb39ae4d3f0b4d66">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT24                         3    ///&lt; 24 period of ADCClock.</span>
<a name="l00098"></a><a class="code" href="sam3__adc_8h.html#aba8ddffb2dfba29e3115c738c3a12008">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT64                         4    ///&lt; 64 period of ADCClock.</span>
<a name="l00099"></a><a class="code" href="sam3__adc_8h.html#a1e6ffc92676d3c1896a236b50ea6ecc7">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT80                         5    ///&lt; 80 period of ADCClock.</span>
<a name="l00100"></a><a class="code" href="sam3__adc_8h.html#ae9702a0b2eaa1f9f026508afa988949e">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT96                         6    ///&lt; 96 period of ADCClock.</span>
<a name="l00101"></a><a class="code" href="sam3__adc_8h.html#a714bf20b2a9738dfac69eece1a003762">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT112                        7    ///&lt; 112 period of ADCClock.</span>
<a name="l00102"></a><a class="code" href="sam3__adc_8h.html#a991014af6da762719abadeb0f9c7ce2c">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT512                        8    ///&lt; 512 period of ADCClock.</span>
<a name="l00103"></a><a class="code" href="sam3__adc_8h.html#a9d5b0d29e769a8d79e0cc43854558b88">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT576                        9    ///&lt; 576 period of ADCClock.</span>
<a name="l00104"></a><a class="code" href="sam3__adc_8h.html#a2c73e6eba89bedaad0593e007da2b220">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT640                        10   ///&lt; 640 period of ADCClock.</span>
<a name="l00105"></a><a class="code" href="sam3__adc_8h.html#a53683f512100403998c20676db537cb1">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT704                        11   ///&lt; 704 period of ADCClock.</span>
<a name="l00106"></a><a class="code" href="sam3__adc_8h.html#ab1397103bd4d8e1af747171e46bcaf17">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT768                        12   ///&lt; 768 period of ADCClock.</span>
<a name="l00107"></a><a class="code" href="sam3__adc_8h.html#aa5b5c3371f7c47457f50d55875f992f8">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT832                        13   ///&lt; 832 period of ADCClock.</span>
<a name="l00108"></a><a class="code" href="sam3__adc_8h.html#ad0d234f4081dcb837900baadbcbb033a">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT896                        14   ///&lt; 896 period of ADCClock.</span>
<a name="l00109"></a><a class="code" href="sam3__adc_8h.html#a6779c7cb80a60f4f727cbe1c8fa46c75">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SUT960                        15   ///&lt; 896 period of ADCClock.</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00116"></a><a class="code" href="sam3__adc_8h.html#ab700de0dcb07b7ce9a51258769a050df">00116</a> <span class="preprocessor">#define ADC_SETTLING_MASK        0x00300000    ///&lt; Analog Settling Time mask.</span>
<a name="l00117"></a><a class="code" href="sam3__adc_8h.html#aa92a91df3ee2c912da89a1f009d39d16">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SETTLING_SHIFT               20    ///&lt; Analog Settling Time shift.</span>
<a name="l00118"></a><a class="code" href="sam3__adc_8h.html#aa748d546a993d4d46e828748326c90ae">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_AST3                          0    ///&lt; 3 period of ADCClock</span>
<a name="l00119"></a><a class="code" href="sam3__adc_8h.html#aa27b5a933628cb4dd8fe9e359d5d7860">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_AST5                          1    ///&lt; 5 period of ADCClock</span>
<a name="l00120"></a><a class="code" href="sam3__adc_8h.html#a902a454d74c10952fc5c6c3cbe5162f1">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_AST9                          2    ///&lt; 9 period of ADCClock</span>
<a name="l00121"></a><a class="code" href="sam3__adc_8h.html#a7e8f4e57dd29ffacc84b3edfc1844f5e">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_AST17                         3    ///&lt; 17 period of ADCClock</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00127"></a><a class="code" href="sam3__adc_8h.html#a9702b714b663a46fdb1b1551feaa4931">00127</a> <span class="preprocessor">#define ADC_TRACKTIM_MASK          0x0F000000   ///&lt; Tracking Time mask.</span>
<a name="l00128"></a><a class="code" href="sam3__adc_8h.html#a7a194e52b50195d82c2d86e00f83436c">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRACKTIM_SHIFT                 24   ///&lt; Tracking Time shift.</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00134"></a><a class="code" href="sam3__adc_8h.html#a5cdbf23310a88ee681739e077e72b8e7">00134</a> <span class="preprocessor">#define ADC_TRANSFER_MASK          0x30000000   ///&lt; Transfer Period mask.</span>
<a name="l00135"></a><a class="code" href="sam3__adc_8h.html#ad98caffa1372f81b4d327e42c2851909">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRANSFER_SHIFT                 28   ///&lt; Transfer Period shift.</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 
<a name="l00142"></a><a class="code" href="sam3__adc_8h.html#a98483d5201ef3fed34e76ce7cb3a7b45">00142</a> <span class="preprocessor">#define ADC_CHER_OFF             0x00000010     ///&lt; Channel enable register offeset.</span>
<a name="l00143"></a><a class="code" href="sam3__adc_8h.html#a1579c941b9446dc5a91756e21f46c9df">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHER          (*((reg32_t *)(ADC_BASE + ADC_CHER_OFF))) ///&lt;  Channel enable register address.</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>
<a name="l00148"></a><a class="code" href="sam3__adc_8h.html#abfdb1c4448338171749672400e209fa6">00148</a> <span class="preprocessor">#define ADC_CHDR_OFF             0x00000014     ///&lt; Channel disable register offeset.</span>
<a name="l00149"></a><a class="code" href="sam3__adc_8h.html#a024ae4e98b19b687a02572c529686386">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHDR          (*((reg32_t *)(ADC_BASE + ADC_CHDR_OFF))) ///&lt;  Channel disable register address.</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span>
<a name="l00154"></a><a class="code" href="sam3__adc_8h.html#affec55e0c458fd7582a764f615227074">00154</a> <span class="preprocessor">#define ADC_CHSR_OFF             0x00000018     ///&lt; Channel status register offeset.</span>
<a name="l00155"></a><a class="code" href="sam3__adc_8h.html#a6b35412af5fff64f33854c88d45a3b4e">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHSR          (*((reg32_t *)(ADC_BASE + ADC_CHSR_OFF))) ///&lt;  Channel status register address.</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span>
<a name="l00157"></a>00157 
<a name="l00161"></a><a class="code" href="sam3__adc_8h.html#a162c4be305f4a86f5d83821d83d43760">00161</a> <span class="preprocessor">#define ADC_SR_OFF               0x0000001C     ///&lt; Status register offeset.</span>
<a name="l00162"></a><a class="code" href="sam3__adc_8h.html#a28f1f34c95f45ed67427b9fb3caf176f">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SR          (*((reg32_t *)(ADC_BASE + ADC_SR_OFF))) ///&lt; Status register address.</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>
<a name="l00164"></a>00164 
<a name="l00165"></a><a class="code" href="sam3__adc_8h.html#a36013d93679dd9d296ff34dd197df763">00165</a> <span class="preprocessor">#define ADC_CH_MASK              0x000000FF    ///&lt; Channel mask.</span>
<a name="l00166"></a><a class="code" href="sam3__adc_8h.html#a1e33b83bfcf4433eb2e8c6e818b5dff8">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH0                           0    ///&lt; Channel 0</span>
<a name="l00167"></a><a class="code" href="sam3__adc_8h.html#a7d351ed34ca3ff55d1681ee84a243090">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH1                           1    ///&lt; Channel 1</span>
<a name="l00168"></a><a class="code" href="sam3__adc_8h.html#a2bb0c1b2de3aa355244417d9a42a8966">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH2                           2    ///&lt; Channel 2</span>
<a name="l00169"></a><a class="code" href="sam3__adc_8h.html#a6ae98bab335f9d073a58d70e7ba4f844">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH3                           3    ///&lt; Channel 3</span>
<a name="l00170"></a><a class="code" href="sam3__adc_8h.html#a3648bb19b5c3735452fee16c835afc43">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH4                           4    ///&lt; Channel 4</span>
<a name="l00171"></a><a class="code" href="sam3__adc_8h.html#a479d965dae60f80b698f0dd6a348e30a">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH5                           5    ///&lt; Channel 5</span>
<a name="l00172"></a><a class="code" href="sam3__adc_8h.html#aec122320eeb7216887651ef5f1c73442">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH6                           6    ///&lt; Channel 6</span>
<a name="l00173"></a><a class="code" href="sam3__adc_8h.html#aea897f597c4ee7b003920953fb213638">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH7                           7    ///&lt; Channel 7</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00178"></a><a class="code" href="sam3__adc_8h.html#a0f8eae735d695084bbeb26d007298bec">00178</a> <span class="preprocessor">#define ADC_IER_OFF              0x00000024     ///&lt; Interrupt enable register offeset.</span>
<a name="l00179"></a><a class="code" href="sam3__adc_8h.html#ae2cc5361f3fdff3bf869b9961325ec8f">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IER          (*((reg32_t *)(ADC_BASE + ADC_IER_OFF))) ///&lt;  Interrupt enable register.</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>
<a name="l00184"></a><a class="code" href="sam3__adc_8h.html#a2ba60643cb58232e7110710a1e0a2feb">00184</a> <span class="preprocessor">#define ADC_IDR_OFF              0x00000028     ///&lt; Interrupt disable register offeset.</span>
<a name="l00185"></a><a class="code" href="sam3__adc_8h.html#a68ec2d3d6b3c51270590bd0f13ccaa90">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IDR          (*((reg32_t *)(ADC_BASE + ADC_IDR_OFF))) ///&lt;  Interrupt disable register.</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00190"></a><a class="code" href="sam3__adc_8h.html#ac48af3303468b3cbe2f4fd757c5d34db">00190</a> <span class="preprocessor">#define ADC_IMR_OFF              0x0000002C     ///&lt; Interrupt mask register offeset.</span>
<a name="l00191"></a><a class="code" href="sam3__adc_8h.html#ab206a9ad40f5599a630d7dfac9589df8">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IMR          (*((reg32_t *)(ADC_BASE + ADC_IMR_OFF))) ///&lt;  Interrupt mask register.</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span>
<a name="l00196"></a><a class="code" href="sam3__adc_8h.html#a01c798a94cc6f8a3c9b1bb6ec552c641">00196</a> <span class="preprocessor">#define ADC_ISR_OFF              0x00000030     ///&lt; Interrupt status register offeset.</span>
<a name="l00197"></a><a class="code" href="sam3__adc_8h.html#ac000ed7c6b1522b690b9d0af986ad110">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ISR          (*((reg32_t *)(ADC_BASE + ADC_ISR_OFF))) ///&lt;  Interrupt status register.</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span>
<a name="l00199"></a><a class="code" href="sam3__adc_8h.html#a543a76d06a4371c474e50e27dafbefa5">00199</a> <span class="preprocessor">#define ADC_EOC_MASK             0x000000FF    ///&lt; End of converison mask.</span>
<a name="l00200"></a><a class="code" href="sam3__adc_8h.html#a2d26f09dcaf24e8ea0795bb17f3ac014">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC0                          0    ///&lt; End of conversion channel 0.</span>
<a name="l00201"></a><a class="code" href="sam3__adc_8h.html#aa5b3b834f03d73741e631a4efe863eab">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC1                          1    ///&lt; End of conversion channel 1.</span>
<a name="l00202"></a><a class="code" href="sam3__adc_8h.html#a4ec2e40dfb7c80501a3dd5d3f2687945">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC2                          2    ///&lt; End of conversion channel 2.</span>
<a name="l00203"></a><a class="code" href="sam3__adc_8h.html#ad905707aef827b04f60b8962ae7a5779">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC3                          3    ///&lt; End of conversion channel 3.</span>
<a name="l00204"></a><a class="code" href="sam3__adc_8h.html#a2cec6bc4904ac7bd7c89c1ff9a473b4f">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC4                          4    ///&lt; End of conversion channel 4.</span>
<a name="l00205"></a><a class="code" href="sam3__adc_8h.html#a311f3d1a9ef2db89157b7a6aeedc9b76">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC5                          5    ///&lt; End of conversion channel 5.</span>
<a name="l00206"></a><a class="code" href="sam3__adc_8h.html#a3c7445a99ab833d06257e3ab7130b819">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC6                          6    ///&lt; End of conversion channel 6.</span>
<a name="l00207"></a><a class="code" href="sam3__adc_8h.html#a47e33433737f2a329a2e22e4ceddd3e2">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC7                          7    ///&lt; End of conversion channel 7.</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span>
<a name="l00209"></a><a class="code" href="sam3__adc_8h.html#aff4ccb5bb3f174085f0f7c2350d9f115">00209</a> <span class="preprocessor">#define ADC_OVRE0                         8    ///&lt; Overrun error channel 0.</span>
<a name="l00210"></a><a class="code" href="sam3__adc_8h.html#ab4550fa86bcb5b09515554bb6ef795cd">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE1                         9    ///&lt; Overrun error channel 1.</span>
<a name="l00211"></a><a class="code" href="sam3__adc_8h.html#a766db3a850d9b2ca7ecda4654f422e61">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE2                        10    ///&lt; Overrun error channel 2.</span>
<a name="l00212"></a><a class="code" href="sam3__adc_8h.html#a351e7758ddb0f76a0942e628b9ef642a">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE3                        11    ///&lt; Overrun error channel 3.</span>
<a name="l00213"></a><a class="code" href="sam3__adc_8h.html#acc85d77024aa22699eb4ebb21313b5b6">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE4                        12    ///&lt; Overrun error channel 4.</span>
<a name="l00214"></a><a class="code" href="sam3__adc_8h.html#a61dc12b7cd34e45795e40144daec050f">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE5                        13    ///&lt; Overrun error channel 5.</span>
<a name="l00215"></a><a class="code" href="sam3__adc_8h.html#ab90b1a4be5769cafeac522d2794117d5">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE6                        14    ///&lt; Overrun error channel 6.</span>
<a name="l00216"></a><a class="code" href="sam3__adc_8h.html#a8093f6a5bd5a020ba0bdc285dd04d376">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE7                        15    ///&lt; Overrun error channel 7.</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span>
<a name="l00218"></a><a class="code" href="sam3__adc_8h.html#a2b8d7a80685954c0ee1c8820074f7b77">00218</a> <span class="preprocessor">#define ADC_DRDY                         24    ///&lt; Data ready.</span>
<a name="l00219"></a><a class="code" href="sam3__adc_8h.html#af3670704bc0678489de241149417f109">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_GOVRE                        25    ///&lt; General overrun error.</span>
<a name="l00220"></a><a class="code" href="sam3__adc_8h.html#a8ac3396b4585291c241539fce3a0df58">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_COMPE                        26    ///&lt; Comparition event interrupt mask.</span>
<a name="l00221"></a><a class="code" href="sam3__adc_8h.html#adb01ae4abff14ab245837095b3e56ce9">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ENDRX                        27    ///&lt; End of RX buffer.</span>
<a name="l00222"></a><a class="code" href="sam3__adc_8h.html#a99209f9ca46269c19a60717e45ecaacb">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RXBUFF                       28    ///&lt; Rx buffer full.</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>
<a name="l00228"></a><a class="code" href="sam3__adc_8h.html#a2623cb5864c6c1cff2d4d28e1d6e89e3">00228</a> <span class="preprocessor">#define ADC_LCDR_OFF             0x00000020     ///&lt; Last converted data register offeset.</span>
<a name="l00229"></a><a class="code" href="sam3__adc_8h.html#a539df5650ff76a507d0ac14dcddf2509">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_LCDR          (*((reg32_t *)(ADC_BASE + ADC_LCDR_OFF))) ///&lt; Last converted RAW data register.</span>
<a name="l00230"></a><a class="code" href="sam3__adc_8h.html#add55bec1206c258b9c78f1d088caac72">00230</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_LDATA         (ADC_LCDR &amp; 0xFFF)  ///&lt; Last data converted register.</span>
<a name="l00231"></a><a class="code" href="sam3__adc_8h.html#adc5289c4130b6b6e34d4fcea6ae8bc97">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHNB          ((ADC_LCDR &amp; 0xF000) &gt;&gt; 12) ///&lt; Channel number.</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00233"></a>00233 
<a name="l00234"></a>00234 
<a name="l00239"></a><a class="code" href="sam3__adc_8h.html#adf9a669cbd95b87ab8cb1041c9aa0397">00239</a> <span class="preprocessor">#define ADC_CDR_OFF             0x00000050     ///&lt; Channel data register offeset.</span>
<a name="l00240"></a><a class="code" href="sam3__adc_8h.html#aab50b7d99c3665945442d1f48c0c595c">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR          (*((reg32_t *)(ADC_BASE + ADC_CDR_OFF))) ///&lt; Channel data register.</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00242"></a>00242 
<a name="l00243"></a>00243 
<a name="l00248"></a><a class="code" href="sam3__adc_8h.html#a3d463be927ed0d8970e81b51448dd3c9">00248</a> <span class="preprocessor">#define ADC_ACR_OFF              0x00000094     ///&lt; Analog control register offeset.</span>
<a name="l00249"></a><a class="code" href="sam3__adc_8h.html#ad9be3a966b18f6cfde98def98677649d">00249</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACR          (*((reg32_t *)(ADC_BASE + ADC_ACR_OFF))) ///&lt; Analog control register.</span>
<a name="l00250"></a><a class="code" href="sam3__adc_8h.html#af4624e37e8f949709192ec88171c50db">00250</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TSON                          4     ///&lt; Temperature Sensor On.</span>
<a name="l00251"></a><a class="code" href="sam3__adc_8h.html#a5dc85c50cb2e966fa3f29fc7dd2bc977">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TEMPERATURE_CH               15     ///&lt; Channel where is the internal sensor temperature</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00253"></a>00253 
<a name="l00254"></a>00254 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_ADC_H */</span>
</pre></div></div>
</div>


