Fitter report for ROB_top
Wed Apr 01 12:05:11 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Apr 01 12:05:11 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; ROB_top                                     ;
; Top-level Entity Name              ; ROB_top                                     ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6F17C6                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 224 / 6,272 ( 4 % )                         ;
;     Total combinational functions  ; 160 / 6,272 ( 3 % )                         ;
;     Dedicated logic registers      ; 144 / 6,272 ( 2 % )                         ;
; Total registers                    ; 159                                         ;
; Total pins                         ; 126 / 180 ( 70 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 720 / 276,480 ( < 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processors 3-16        ;   0.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                        ;
+-------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------+------------------+-----------------------+
; Node                    ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node       ; Destination Port ; Destination Port Name ;
+-------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------+------------------+-----------------------+
; ROB:ROB|mem_req_ID[0]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_ID[0]~output   ; I                ;                       ;
; ROB:ROB|mem_req_ID[1]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_ID[1]~output   ; I                ;                       ;
; ROB:ROB|mem_req_ID[2]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_ID[2]~output   ; I                ;                       ;
; ROB:ROB|mem_req_ID[3]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_ID[3]~output   ; I                ;                       ;
; ROB:ROB|mem_req_addr[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_addr[0]~output ; I                ;                       ;
; ROB:ROB|mem_req_addr[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_addr[1]~output ; I                ;                       ;
; ROB:ROB|mem_req_addr[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_addr[2]~output ; I                ;                       ;
; ROB:ROB|mem_req_addr[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_addr[3]~output ; I                ;                       ;
; ROB:ROB|mem_req_addr[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_addr[4]~output ; I                ;                       ;
; ROB:ROB|mem_req_addr[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_addr[5]~output ; I                ;                       ;
; ROB:ROB|mem_req_addr[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_addr[6]~output ; I                ;                       ;
; ROB:ROB|mem_req_addr[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_addr[7]~output ; I                ;                       ;
; ROB:ROB|mem_req_addr[8] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_addr[8]~output ; I                ;                       ;
; ROB:ROB|mem_req_addr[9] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_addr[9]~output ; I                ;                       ;
; ROB:ROB|mem_req_val     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; mem_req_val~output     ; I                ;                       ;
+-------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 627 ) ; 0.00 % ( 0 / 627 )         ; 0.00 % ( 0 / 627 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 627 ) ; 0.00 % ( 0 / 627 )         ; 0.00 % ( 0 / 627 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 617 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/Nikita/Labs/ROB/quartus_prj/ROB_top.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 224 / 6,272 ( 4 % )      ;
;     -- Combinational with no register       ; 80                       ;
;     -- Register only                        ; 64                       ;
;     -- Combinational with a register        ; 80                       ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 75                       ;
;     -- 3 input functions                    ; 57                       ;
;     -- <=2 input functions                  ; 28                       ;
;     -- Register only                        ; 64                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 160                      ;
;     -- arithmetic mode                      ; 0                        ;
;                                             ;                          ;
; Total registers*                            ; 159 / 7,124 ( 2 % )      ;
;     -- Dedicated logic registers            ; 144 / 6,272 ( 2 % )      ;
;     -- I/O registers                        ; 15 / 852 ( 2 % )         ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 29 / 392 ( 7 % )         ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 126 / 180 ( 70 % )       ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; M9Ks                                        ; 2 / 30 ( 7 % )           ;
; Total block memory bits                     ; 720 / 276,480 ( < 1 % )  ;
; Total block memory implementation bits      ; 18,432 / 276,480 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )           ;
; PLLs                                        ; 0 / 2 ( 0 % )            ;
; Global signals                              ; 1                        ;
;     -- Global clocks                        ; 1 / 10 ( 10 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 3.0% / 2.7% / 3.3%       ;
; Peak interconnect usage (total/H/V)         ; 4.7% / 4.1% / 5.9%       ;
; Maximum fan-out                             ; 161                      ;
; Highest non-global fan-out                  ; 47                       ;
; Total fan-out                               ; 1251                     ;
; Average fan-out                             ; 1.96                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 224 / 6272 ( 4 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 80                 ; 0                              ;
;     -- Register only                        ; 64                 ; 0                              ;
;     -- Combinational with a register        ; 80                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 75                 ; 0                              ;
;     -- 3 input functions                    ; 57                 ; 0                              ;
;     -- <=2 input functions                  ; 28                 ; 0                              ;
;     -- Register only                        ; 64                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 160                ; 0                              ;
;     -- arithmetic mode                      ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 159                ; 0                              ;
;     -- Dedicated logic registers            ; 144 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 30                 ; 0                              ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 29 / 392 ( 7 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 126                ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 720                ; 0                              ;
; Total RAM block bits                        ; 18432              ; 0                              ;
; M9K                                         ; 2 / 30 ( 6 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )     ; 0 / 12 ( 0 % )                 ;
; Double Data Rate I/O output circuitry       ; 15 / 185 ( 8 % )   ; 0 / 185 ( 0 % )                ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 0                  ; 0                              ;
;     -- Registered Input Connections         ; 0                  ; 0                              ;
;     -- Output Connections                   ; 0                  ; 0                              ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 1260               ; 5                              ;
;     -- Registered Connections               ; 350                ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 64                 ; 0                              ;
;     -- Output Ports                         ; 62                 ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; mem_rsp_ID[0]    ; D15   ; 6        ; 34           ; 19           ; 0            ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_ID[1]    ; G16   ; 6        ; 34           ; 17           ; 21           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_ID[2]    ; G11   ; 6        ; 34           ; 20           ; 14           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_ID[3]    ; F13   ; 6        ; 34           ; 17           ; 0            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[0]  ; R14   ; 4        ; 30           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[10] ; A12   ; 7        ; 25           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[11] ; T5    ; 3        ; 9            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[12] ; E7    ; 8        ; 7            ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[13] ; D12   ; 7        ; 30           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[14] ; P11   ; 4        ; 28           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[15] ; R13   ; 4        ; 28           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[16] ; B11   ; 7        ; 25           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[17] ; P15   ; 5        ; 34           ; 4            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[18] ; N13   ; 5        ; 34           ; 2            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[19] ; R12   ; 4        ; 23           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[1]  ; R10   ; 4        ; 21           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[20] ; A11   ; 7        ; 25           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[21] ; J13   ; 5        ; 34           ; 11           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[22] ; K15   ; 5        ; 34           ; 9            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[23] ; B14   ; 7        ; 28           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[24] ; L12   ; 5        ; 34           ; 3            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[25] ; B16   ; 6        ; 34           ; 18           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[26] ; E10   ; 7        ; 28           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[27] ; N11   ; 4        ; 30           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[28] ; J1    ; 2        ; 0            ; 10           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[29] ; J11   ; 5        ; 34           ; 9            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[2]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[30] ; T15   ; 4        ; 30           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[31] ; M11   ; 4        ; 32           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[3]  ; L11   ; 4        ; 32           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[4]  ; N15   ; 5        ; 34           ; 7            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[5]  ; C14   ; 7        ; 32           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[6]  ; F11   ; 7        ; 23           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[7]  ; B7    ; 8        ; 11           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[8]  ; T11   ; 4        ; 23           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_data[9]  ; B10   ; 7        ; 21           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_rsp_val      ; G15   ; 6        ; 34           ; 17           ; 14           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; pin_clk          ; E1    ; 1        ; 0            ; 11           ; 7            ; 161                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_ID[0]        ; A4    ; 8        ; 5            ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_ID[1]        ; M2    ; 2        ; 0            ; 11           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_ID[2]        ; M1    ; 2        ; 0            ; 11           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_ID[3]        ; D8    ; 8        ; 13           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_ID[4]        ; B9    ; 7        ; 16           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_ID[5]        ; A10   ; 7        ; 21           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_ID[6]        ; N8    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_ID[7]        ; D16   ; 6        ; 34           ; 19           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_addr[0]      ; K5    ; 2        ; 0            ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_addr[1]      ; K1    ; 2        ; 0            ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_addr[2]      ; N12   ; 4        ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_addr[3]      ; P3    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_addr[4]      ; R6    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_addr[5]      ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_addr[6]      ; M6    ; 3        ; 7            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_addr[7]      ; A5    ; 8        ; 7            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_addr[8]      ; T14   ; 4        ; 30           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_addr[9]      ; F1    ; 1        ; 0            ; 19           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_param[0]     ; R8    ; 3        ; 16           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_param[1]     ; P2    ; 2        ; 0            ; 4            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_param[2]     ; L8    ; 3        ; 13           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_param[3]     ; K6    ; 2        ; 0            ; 9            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_param[4]     ; T6    ; 3        ; 11           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; req_val          ; B8    ; 8        ; 16           ; 24           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; rsp_ready        ; F14   ; 6        ; 34           ; 19           ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; rst_             ; E11   ; 7        ; 28           ; 24           ; 14           ; 39                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; mem_req_ID[0]   ; C15   ; 6        ; 34           ; 20           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_ID[1]   ; F9    ; 7        ; 23           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_ID[2]   ; C8    ; 8        ; 13           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_ID[3]   ; F8    ; 8        ; 13           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_addr[0] ; L2    ; 2        ; 0            ; 8            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_addr[1] ; K2    ; 2        ; 0            ; 8            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_addr[2] ; P14   ; 4        ; 32           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_addr[3] ; T3    ; 3        ; 1            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_addr[4] ; R5    ; 3        ; 9            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_addr[5] ; N3    ; 3        ; 1            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_addr[6] ; N6    ; 3        ; 7            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_addr[7] ; E6    ; 8        ; 7            ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_addr[8] ; M10   ; 4        ; 28           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_addr[9] ; F2    ; 1        ; 0            ; 19           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_req_val     ; A9    ; 7        ; 16           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; req_ready       ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_ID[0]       ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_ID[1]       ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_ID[2]       ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_ID[3]       ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_ID[4]       ; K9    ; 4        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_ID[5]       ; M9    ; 4        ; 21           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_ID[6]       ; L15   ; 5        ; 34           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_ID[7]       ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[0]     ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[10]    ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[11]    ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[12]    ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[13]    ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[14]    ; L10   ; 4        ; 25           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[15]    ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[16]    ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[17]    ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[18]    ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[19]    ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[1]     ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[20]    ; R11   ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[21]    ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[22]    ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[23]    ; J16   ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[24]    ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[25]    ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[26]    ; J15   ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[27]    ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[28]    ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[29]    ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[2]     ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[30]    ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[31]    ; M12   ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[3]     ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[4]     ; N14   ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[5]     ; K12   ; 5        ; 34           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[6]     ; F10   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[7]     ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[8]     ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_data[9]     ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_param[0]    ; R9    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_param[1]    ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_param[2]    ; P8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_param[3]    ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_param[4]    ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rsp_val         ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; rsp_data[23]            ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; rsp_data[26]            ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; mem_rsp_ID[1]           ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; mem_rsp_val             ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; rsp_data[27]            ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; mem_req_ID[3]           ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; mem_rsp_data[7]         ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; mem_rsp_data[12]        ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; mem_req_addr[7]         ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; req_addr[7]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 17 ( 41 % )  ; 2.5V          ; --           ;
; 2        ; 9 / 19 ( 47 % )  ; 2.5V          ; --           ;
; 3        ; 17 / 26 ( 65 % ) ; 2.5V          ; --           ;
; 4        ; 26 / 27 ( 96 % ) ; 2.5V          ; --           ;
; 5        ; 23 / 25 ( 92 % ) ; 2.5V          ; --           ;
; 6        ; 11 / 14 ( 79 % ) ; 2.5V          ; --           ;
; 7        ; 21 / 26 ( 81 % ) ; 2.5V          ; --           ;
; 8        ; 17 / 26 ( 65 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; rsp_data[10]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; req_ID[0]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 192        ; 8        ; req_addr[7]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 188        ; 8        ; rsp_ID[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; rsp_data[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 175        ; 7        ; mem_req_val                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 168        ; 7        ; req_ID[5]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 161        ; 7        ; mem_rsp_data[20]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 159        ; 7        ; mem_rsp_data[10]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; rsp_data[28]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; rsp_data[11]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; rsp_param[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 184        ; 8        ; mem_rsp_data[7]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 178        ; 8        ; req_val                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 176        ; 7        ; req_ID[4]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 169        ; 7        ; mem_rsp_data[9]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 162        ; 7        ; mem_rsp_data[16]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 160        ; 7        ; rsp_val                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; mem_rsp_data[23]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; mem_rsp_data[25]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; mem_req_ID[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 172        ; 7        ; rsp_data[9]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; req_ready                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; mem_rsp_data[5]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 147        ; 6        ; mem_req_ID[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; rsp_data[13]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; req_ID[3]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 173        ; 7        ; rsp_data[12]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; mem_rsp_data[13]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; mem_rsp_ID[0]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 143        ; 6        ; req_ID[7]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 24         ; 1        ; pin_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; mem_req_addr[7]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 190        ; 8        ; mem_rsp_data[12]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; rsp_data[8]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 158        ; 7        ; mem_rsp_data[26]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 157        ; 7        ; rst_                                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; req_addr[9]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 11         ; 1        ; mem_req_addr[9]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; rsp_ID[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ; 186        ; 8        ; rsp_ID[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 182        ; 8        ; mem_req_ID[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 165        ; 7        ; mem_req_ID[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 164        ; 7        ; rsp_data[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 166        ; 7        ; mem_rsp_data[6]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; mem_rsp_ID[3]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 142        ; 6        ; rsp_ready                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 140        ; 6        ; rsp_data[27]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; mem_rsp_ID[2]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; mem_rsp_val                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 136        ; 6        ; mem_rsp_ID[1]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; mem_rsp_data[28]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; mem_rsp_data[29]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 123        ; 5        ; rsp_data[22]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 124        ; 5        ; mem_rsp_data[21]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 122        ; 5        ; rsp_data[29]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 121        ; 5        ; rsp_data[26]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 120        ; 5        ; rsp_data[23]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 33         ; 2        ; req_addr[1]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 32         ; 2        ; mem_req_addr[1]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; req_addr[0]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 30         ; 2        ; req_param[3]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; rsp_ID[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 87         ; 4        ; rsp_data[19]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 110        ; 5        ; rsp_data[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 105        ; 5        ; rsp_data[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; mem_rsp_data[22]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 118        ; 5        ; rsp_data[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; mem_req_addr[0]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; rsp_ID[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 68         ; 3        ; req_param[2]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 77         ; 4        ; rsp_ID[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 88         ; 4        ; rsp_data[14]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 99         ; 4        ; mem_rsp_data[3]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L12      ; 104        ; 5        ; mem_rsp_data[24]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 114        ; 5        ; rsp_data[24]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 113        ; 5        ; mem_rsp_data[2]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 116        ; 5        ; rsp_ID[6]                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 115        ; 5        ; rsp_data[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 26         ; 2        ; req_ID[2]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 25         ; 2        ; req_ID[1]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; req_addr[6]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 59         ; 3        ; rsp_data[16]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; rsp_ID[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 93         ; 4        ; mem_req_addr[8]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ; 100        ; 4        ; mem_rsp_data[31]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ; 103        ; 5        ; rsp_data[31]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; mem_req_addr[5]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; mem_req_addr[6]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; req_ID[6]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 79         ; 4        ; rsp_data[18]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; mem_rsp_data[27]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 101        ; 4        ; req_addr[2]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N13      ; 102        ; 5        ; mem_rsp_data[18]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N14      ; 106        ; 5        ; rsp_data[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 112        ; 5        ; mem_rsp_data[4]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 111        ; 5        ; rsp_data[25]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; req_param[1]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 46         ; 3        ; req_addr[3]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; rsp_param[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 89         ; 4        ; rsp_data[21]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; mem_rsp_data[14]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; mem_req_addr[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 107        ; 5        ; mem_rsp_data[17]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 108        ; 5        ; rsp_data[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; req_addr[5]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; mem_req_addr[4]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 63         ; 3        ; req_addr[4]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; req_param[0]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 74         ; 4        ; rsp_param[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 80         ; 4        ; mem_rsp_data[1]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 83         ; 4        ; rsp_data[20]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 85         ; 4        ; mem_rsp_data[19]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 91         ; 4        ; mem_rsp_data[15]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 97         ; 4        ; mem_rsp_data[0]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; rsp_data[30]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; mem_req_addr[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; mem_rsp_data[11]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 64         ; 3        ; req_param[4]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; rsp_param[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 75         ; 4        ; rsp_param[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; mem_rsp_data[8]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 86         ; 4        ; rsp_data[17]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 92         ; 4        ; rsp_data[15]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 95         ; 4        ; req_addr[8]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 96         ; 4        ; mem_rsp_data[30]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+------------------+-------------------------------+
; Pin Name         ; Reason                        ;
+------------------+-------------------------------+
; req_ready        ; Incomplete set of assignments ;
; rsp_val          ; Incomplete set of assignments ;
; rsp_data[0]      ; Incomplete set of assignments ;
; rsp_data[1]      ; Incomplete set of assignments ;
; rsp_data[2]      ; Incomplete set of assignments ;
; rsp_data[3]      ; Incomplete set of assignments ;
; rsp_data[4]      ; Incomplete set of assignments ;
; rsp_data[5]      ; Incomplete set of assignments ;
; rsp_data[6]      ; Incomplete set of assignments ;
; rsp_data[7]      ; Incomplete set of assignments ;
; rsp_data[8]      ; Incomplete set of assignments ;
; rsp_data[9]      ; Incomplete set of assignments ;
; rsp_data[10]     ; Incomplete set of assignments ;
; rsp_data[11]     ; Incomplete set of assignments ;
; rsp_data[12]     ; Incomplete set of assignments ;
; rsp_data[13]     ; Incomplete set of assignments ;
; rsp_data[14]     ; Incomplete set of assignments ;
; rsp_data[15]     ; Incomplete set of assignments ;
; rsp_data[16]     ; Incomplete set of assignments ;
; rsp_data[17]     ; Incomplete set of assignments ;
; rsp_data[18]     ; Incomplete set of assignments ;
; rsp_data[19]     ; Incomplete set of assignments ;
; rsp_data[20]     ; Incomplete set of assignments ;
; rsp_data[21]     ; Incomplete set of assignments ;
; rsp_data[22]     ; Incomplete set of assignments ;
; rsp_data[23]     ; Incomplete set of assignments ;
; rsp_data[24]     ; Incomplete set of assignments ;
; rsp_data[25]     ; Incomplete set of assignments ;
; rsp_data[26]     ; Incomplete set of assignments ;
; rsp_data[27]     ; Incomplete set of assignments ;
; rsp_data[28]     ; Incomplete set of assignments ;
; rsp_data[29]     ; Incomplete set of assignments ;
; rsp_data[30]     ; Incomplete set of assignments ;
; rsp_data[31]     ; Incomplete set of assignments ;
; rsp_ID[0]        ; Incomplete set of assignments ;
; rsp_ID[1]        ; Incomplete set of assignments ;
; rsp_ID[2]        ; Incomplete set of assignments ;
; rsp_ID[3]        ; Incomplete set of assignments ;
; rsp_ID[4]        ; Incomplete set of assignments ;
; rsp_ID[5]        ; Incomplete set of assignments ;
; rsp_ID[6]        ; Incomplete set of assignments ;
; rsp_ID[7]        ; Incomplete set of assignments ;
; rsp_param[0]     ; Incomplete set of assignments ;
; rsp_param[1]     ; Incomplete set of assignments ;
; rsp_param[2]     ; Incomplete set of assignments ;
; rsp_param[3]     ; Incomplete set of assignments ;
; rsp_param[4]     ; Incomplete set of assignments ;
; mem_req_val      ; Incomplete set of assignments ;
; mem_req_addr[0]  ; Incomplete set of assignments ;
; mem_req_addr[1]  ; Incomplete set of assignments ;
; mem_req_addr[2]  ; Incomplete set of assignments ;
; mem_req_addr[3]  ; Incomplete set of assignments ;
; mem_req_addr[4]  ; Incomplete set of assignments ;
; mem_req_addr[5]  ; Incomplete set of assignments ;
; mem_req_addr[6]  ; Incomplete set of assignments ;
; mem_req_addr[7]  ; Incomplete set of assignments ;
; mem_req_addr[8]  ; Incomplete set of assignments ;
; mem_req_addr[9]  ; Incomplete set of assignments ;
; mem_req_ID[0]    ; Incomplete set of assignments ;
; mem_req_ID[1]    ; Incomplete set of assignments ;
; mem_req_ID[2]    ; Incomplete set of assignments ;
; mem_req_ID[3]    ; Incomplete set of assignments ;
; req_val          ; Incomplete set of assignments ;
; rsp_ready        ; Incomplete set of assignments ;
; rst_             ; Incomplete set of assignments ;
; req_addr[0]      ; Incomplete set of assignments ;
; req_addr[1]      ; Incomplete set of assignments ;
; req_addr[2]      ; Incomplete set of assignments ;
; req_addr[3]      ; Incomplete set of assignments ;
; req_addr[4]      ; Incomplete set of assignments ;
; req_addr[5]      ; Incomplete set of assignments ;
; req_addr[6]      ; Incomplete set of assignments ;
; req_addr[7]      ; Incomplete set of assignments ;
; req_addr[8]      ; Incomplete set of assignments ;
; req_addr[9]      ; Incomplete set of assignments ;
; pin_clk          ; Incomplete set of assignments ;
; mem_rsp_data[0]  ; Incomplete set of assignments ;
; mem_rsp_val      ; Incomplete set of assignments ;
; mem_rsp_ID[0]    ; Incomplete set of assignments ;
; mem_rsp_ID[1]    ; Incomplete set of assignments ;
; mem_rsp_ID[2]    ; Incomplete set of assignments ;
; mem_rsp_ID[3]    ; Incomplete set of assignments ;
; mem_rsp_data[1]  ; Incomplete set of assignments ;
; mem_rsp_data[2]  ; Incomplete set of assignments ;
; mem_rsp_data[3]  ; Incomplete set of assignments ;
; mem_rsp_data[4]  ; Incomplete set of assignments ;
; mem_rsp_data[5]  ; Incomplete set of assignments ;
; mem_rsp_data[6]  ; Incomplete set of assignments ;
; mem_rsp_data[7]  ; Incomplete set of assignments ;
; mem_rsp_data[8]  ; Incomplete set of assignments ;
; mem_rsp_data[9]  ; Incomplete set of assignments ;
; mem_rsp_data[10] ; Incomplete set of assignments ;
; mem_rsp_data[11] ; Incomplete set of assignments ;
; mem_rsp_data[12] ; Incomplete set of assignments ;
; mem_rsp_data[13] ; Incomplete set of assignments ;
; mem_rsp_data[14] ; Incomplete set of assignments ;
; mem_rsp_data[15] ; Incomplete set of assignments ;
; mem_rsp_data[16] ; Incomplete set of assignments ;
; mem_rsp_data[17] ; Incomplete set of assignments ;
; mem_rsp_data[18] ; Incomplete set of assignments ;
; mem_rsp_data[19] ; Incomplete set of assignments ;
; mem_rsp_data[20] ; Incomplete set of assignments ;
; mem_rsp_data[21] ; Incomplete set of assignments ;
; mem_rsp_data[22] ; Incomplete set of assignments ;
; mem_rsp_data[23] ; Incomplete set of assignments ;
; mem_rsp_data[24] ; Incomplete set of assignments ;
; mem_rsp_data[25] ; Incomplete set of assignments ;
; mem_rsp_data[26] ; Incomplete set of assignments ;
; mem_rsp_data[27] ; Incomplete set of assignments ;
; mem_rsp_data[28] ; Incomplete set of assignments ;
; mem_rsp_data[29] ; Incomplete set of assignments ;
; mem_rsp_data[30] ; Incomplete set of assignments ;
; mem_rsp_data[31] ; Incomplete set of assignments ;
; req_ID[0]        ; Incomplete set of assignments ;
; req_ID[1]        ; Incomplete set of assignments ;
; req_ID[2]        ; Incomplete set of assignments ;
; req_ID[3]        ; Incomplete set of assignments ;
; req_ID[4]        ; Incomplete set of assignments ;
; req_ID[5]        ; Incomplete set of assignments ;
; req_ID[6]        ; Incomplete set of assignments ;
; req_ID[7]        ; Incomplete set of assignments ;
; req_param[0]     ; Incomplete set of assignments ;
; req_param[1]     ; Incomplete set of assignments ;
; req_param[2]     ; Incomplete set of assignments ;
; req_param[3]     ; Incomplete set of assignments ;
; req_param[4]     ; Incomplete set of assignments ;
; req_ready        ; Missing location assignment   ;
; rsp_val          ; Missing location assignment   ;
; rsp_data[0]      ; Missing location assignment   ;
; rsp_data[1]      ; Missing location assignment   ;
; rsp_data[2]      ; Missing location assignment   ;
; rsp_data[3]      ; Missing location assignment   ;
; rsp_data[4]      ; Missing location assignment   ;
; rsp_data[5]      ; Missing location assignment   ;
; rsp_data[6]      ; Missing location assignment   ;
; rsp_data[7]      ; Missing location assignment   ;
; rsp_data[8]      ; Missing location assignment   ;
; rsp_data[9]      ; Missing location assignment   ;
; rsp_data[10]     ; Missing location assignment   ;
; rsp_data[11]     ; Missing location assignment   ;
; rsp_data[12]     ; Missing location assignment   ;
; rsp_data[13]     ; Missing location assignment   ;
; rsp_data[14]     ; Missing location assignment   ;
; rsp_data[15]     ; Missing location assignment   ;
; rsp_data[16]     ; Missing location assignment   ;
; rsp_data[17]     ; Missing location assignment   ;
; rsp_data[18]     ; Missing location assignment   ;
; rsp_data[19]     ; Missing location assignment   ;
; rsp_data[20]     ; Missing location assignment   ;
; rsp_data[21]     ; Missing location assignment   ;
; rsp_data[22]     ; Missing location assignment   ;
; rsp_data[23]     ; Missing location assignment   ;
; rsp_data[24]     ; Missing location assignment   ;
; rsp_data[25]     ; Missing location assignment   ;
; rsp_data[26]     ; Missing location assignment   ;
; rsp_data[27]     ; Missing location assignment   ;
; rsp_data[28]     ; Missing location assignment   ;
; rsp_data[29]     ; Missing location assignment   ;
; rsp_data[30]     ; Missing location assignment   ;
; rsp_data[31]     ; Missing location assignment   ;
; rsp_ID[0]        ; Missing location assignment   ;
; rsp_ID[1]        ; Missing location assignment   ;
; rsp_ID[2]        ; Missing location assignment   ;
; rsp_ID[3]        ; Missing location assignment   ;
; rsp_ID[4]        ; Missing location assignment   ;
; rsp_ID[5]        ; Missing location assignment   ;
; rsp_ID[6]        ; Missing location assignment   ;
; rsp_ID[7]        ; Missing location assignment   ;
; rsp_param[0]     ; Missing location assignment   ;
; rsp_param[1]     ; Missing location assignment   ;
; rsp_param[2]     ; Missing location assignment   ;
; rsp_param[3]     ; Missing location assignment   ;
; rsp_param[4]     ; Missing location assignment   ;
; mem_req_val      ; Missing location assignment   ;
; mem_req_addr[0]  ; Missing location assignment   ;
; mem_req_addr[1]  ; Missing location assignment   ;
; mem_req_addr[2]  ; Missing location assignment   ;
; mem_req_addr[3]  ; Missing location assignment   ;
; mem_req_addr[4]  ; Missing location assignment   ;
; mem_req_addr[5]  ; Missing location assignment   ;
; mem_req_addr[6]  ; Missing location assignment   ;
; mem_req_addr[7]  ; Missing location assignment   ;
; mem_req_addr[8]  ; Missing location assignment   ;
; mem_req_addr[9]  ; Missing location assignment   ;
; mem_req_ID[0]    ; Missing location assignment   ;
; mem_req_ID[1]    ; Missing location assignment   ;
; mem_req_ID[2]    ; Missing location assignment   ;
; mem_req_ID[3]    ; Missing location assignment   ;
; req_val          ; Missing location assignment   ;
; rsp_ready        ; Missing location assignment   ;
; rst_             ; Missing location assignment   ;
; req_addr[0]      ; Missing location assignment   ;
; req_addr[1]      ; Missing location assignment   ;
; req_addr[2]      ; Missing location assignment   ;
; req_addr[3]      ; Missing location assignment   ;
; req_addr[4]      ; Missing location assignment   ;
; req_addr[5]      ; Missing location assignment   ;
; req_addr[6]      ; Missing location assignment   ;
; req_addr[7]      ; Missing location assignment   ;
; req_addr[8]      ; Missing location assignment   ;
; req_addr[9]      ; Missing location assignment   ;
; pin_clk          ; Missing location assignment   ;
; mem_rsp_data[0]  ; Missing location assignment   ;
; mem_rsp_val      ; Missing location assignment   ;
; mem_rsp_ID[0]    ; Missing location assignment   ;
; mem_rsp_ID[1]    ; Missing location assignment   ;
; mem_rsp_ID[2]    ; Missing location assignment   ;
; mem_rsp_ID[3]    ; Missing location assignment   ;
; mem_rsp_data[1]  ; Missing location assignment   ;
; mem_rsp_data[2]  ; Missing location assignment   ;
; mem_rsp_data[3]  ; Missing location assignment   ;
; mem_rsp_data[4]  ; Missing location assignment   ;
; mem_rsp_data[5]  ; Missing location assignment   ;
; mem_rsp_data[6]  ; Missing location assignment   ;
; mem_rsp_data[7]  ; Missing location assignment   ;
; mem_rsp_data[8]  ; Missing location assignment   ;
; mem_rsp_data[9]  ; Missing location assignment   ;
; mem_rsp_data[10] ; Missing location assignment   ;
; mem_rsp_data[11] ; Missing location assignment   ;
; mem_rsp_data[12] ; Missing location assignment   ;
; mem_rsp_data[13] ; Missing location assignment   ;
; mem_rsp_data[14] ; Missing location assignment   ;
; mem_rsp_data[15] ; Missing location assignment   ;
; mem_rsp_data[16] ; Missing location assignment   ;
; mem_rsp_data[17] ; Missing location assignment   ;
; mem_rsp_data[18] ; Missing location assignment   ;
; mem_rsp_data[19] ; Missing location assignment   ;
; mem_rsp_data[20] ; Missing location assignment   ;
; mem_rsp_data[21] ; Missing location assignment   ;
; mem_rsp_data[22] ; Missing location assignment   ;
; mem_rsp_data[23] ; Missing location assignment   ;
; mem_rsp_data[24] ; Missing location assignment   ;
; mem_rsp_data[25] ; Missing location assignment   ;
; mem_rsp_data[26] ; Missing location assignment   ;
; mem_rsp_data[27] ; Missing location assignment   ;
; mem_rsp_data[28] ; Missing location assignment   ;
; mem_rsp_data[29] ; Missing location assignment   ;
; mem_rsp_data[30] ; Missing location assignment   ;
; mem_rsp_data[31] ; Missing location assignment   ;
; req_ID[0]        ; Missing location assignment   ;
; req_ID[1]        ; Missing location assignment   ;
; req_ID[2]        ; Missing location assignment   ;
; req_ID[3]        ; Missing location assignment   ;
; req_ID[4]        ; Missing location assignment   ;
; req_ID[5]        ; Missing location assignment   ;
; req_ID[6]        ; Missing location assignment   ;
; req_ID[7]        ; Missing location assignment   ;
; req_param[0]     ; Missing location assignment   ;
; req_param[1]     ; Missing location assignment   ;
; req_param[2]     ; Missing location assignment   ;
; req_param[3]     ; Missing location assignment   ;
; req_param[4]     ; Missing location assignment   ;
+------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                     ; Entity Name     ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; |ROB_top                                     ; 224 (1)     ; 144 (0)                   ; 15 (15)       ; 720         ; 2    ; 0            ; 0       ; 0         ; 126  ; 0            ; 80 (1)       ; 64 (0)            ; 80 (0)           ; |ROB_top                                                                                ; ROB_top         ; work         ;
;    |ROB:ROB|                                 ; 223 (155)   ; 144 (81)                  ; 0 (0)         ; 720         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (74)      ; 64 (7)            ; 80 (34)          ; |ROB_top|ROB:ROB                                                                        ; ROB             ; work         ;
;       |rmem:ROB_dmem|                        ; 73 (73)     ; 41 (41)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 38 (38)           ; 31 (31)          ; |ROB_top|ROB:ROB|rmem:ROB_dmem                                                          ; rmem            ; work         ;
;          |altsyncram:ram_cell_rtl_0|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ROB_top|ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_vrd1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ROB_top|ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated ; altsyncram_vrd1 ; work         ;
;       |rmem:ROB_pmem|                        ; 35 (35)     ; 22 (22)                   ; 0 (0)         ; 208         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 19 (19)           ; 15 (15)          ; |ROB_top|ROB:ROB|rmem:ROB_pmem                                                          ; rmem            ; work         ;
;          |altsyncram:ram_cell_rtl_0|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 208         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ROB_top|ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_trd1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 208         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ROB_top|ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated ; altsyncram_trd1 ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+------------------+----------+---------------+---------------+-----------------------+----------+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+----------+------+
; req_ready        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_val          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[0]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[1]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[2]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[3]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[4]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[5]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[6]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[7]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[8]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[9]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[10]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[11]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[12]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[13]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[14]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[15]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[16]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[17]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[18]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[19]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[20]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[21]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[22]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[23]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[24]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[25]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[26]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[27]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[28]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[29]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[30]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_data[31]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_ID[0]        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_ID[1]        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_ID[2]        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_ID[3]        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_ID[4]        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_ID[5]        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_ID[6]        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_ID[7]        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_param[0]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_param[1]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_param[2]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_param[3]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; rsp_param[4]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; mem_req_val      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_addr[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_addr[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_addr[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_addr[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_addr[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_addr[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_addr[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_addr[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_addr[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_addr[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_ID[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_ID[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_ID[2]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; mem_req_ID[3]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; req_val          ; Input    ; (3) 745 ps    ; (1) 365 ps    ; --                    ; --       ; --   ;
; rsp_ready        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; rst_             ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; req_addr[0]      ; Input    ; (3) 742 ps    ; --            ; --                    ; --       ; --   ;
; req_addr[1]      ; Input    ; (3) 742 ps    ; --            ; --                    ; --       ; --   ;
; req_addr[2]      ; Input    ; --            ; (3) 745 ps    ; --                    ; --       ; --   ;
; req_addr[3]      ; Input    ; (3) 745 ps    ; --            ; --                    ; --       ; --   ;
; req_addr[4]      ; Input    ; (3) 745 ps    ; --            ; --                    ; --       ; --   ;
; req_addr[5]      ; Input    ; --            ; (3) 745 ps    ; --                    ; --       ; --   ;
; req_addr[6]      ; Input    ; --            ; (3) 745 ps    ; --                    ; --       ; --   ;
; req_addr[7]      ; Input    ; (3) 745 ps    ; --            ; --                    ; --       ; --   ;
; req_addr[8]      ; Input    ; (1) 365 ps    ; --            ; --                    ; --       ; --   ;
; req_addr[9]      ; Input    ; --            ; (3) 742 ps    ; --                    ; --       ; --   ;
; pin_clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_val      ; Input    ; (4) 938 ps    ; (1) 382 ps    ; --                    ; --       ; --   ;
; mem_rsp_ID[0]    ; Input    ; (5) 1119 ps   ; (0) 0 ps      ; --                    ; --       ; --   ;
; mem_rsp_ID[1]    ; Input    ; (5) 1119 ps   ; (0) 0 ps      ; --                    ; --       ; --   ;
; mem_rsp_ID[2]    ; Input    ; (5) 1119 ps   ; (0) 0 ps      ; --                    ; --       ; --   ;
; mem_rsp_ID[3]    ; Input    ; (5) 1119 ps   ; (1) 382 ps    ; --                    ; --       ; --   ;
; mem_rsp_data[1]  ; Input    ; (5) 1127 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[5]  ; Input    ; (5) 1127 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[7]  ; Input    ; (4) 935 ps    ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[9]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[11] ; Input    ; --            ; (4) 935 ps    ; --                    ; --       ; --   ;
; mem_rsp_data[12] ; Input    ; (4) 935 ps    ; (3) 745 ps    ; --                    ; --       ; --   ;
; mem_rsp_data[13] ; Input    ; (5) 1127 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[14] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; mem_rsp_data[15] ; Input    ; (5) 1127 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[16] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; mem_rsp_data[17] ; Input    ; --            ; (5) 1119 ps   ; --                    ; --       ; --   ;
; mem_rsp_data[18] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; mem_rsp_data[19] ; Input    ; (5) 1127 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[20] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[21] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[22] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[23] ; Input    ; (5) 1127 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[24] ; Input    ; (5) 1119 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[25] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[26] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; mem_rsp_data[27] ; Input    ; (5) 1127 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[28] ; Input    ; (3) 742 ps    ; (5) 1119 ps   ; --                    ; --       ; --   ;
; mem_rsp_data[29] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[30] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; mem_rsp_data[31] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; req_ID[0]        ; Input    ; (4) 935 ps    ; --            ; --                    ; --       ; --   ;
; req_ID[1]        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; req_ID[2]        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; req_ID[3]        ; Input    ; (5) 1127 ps   ; (5) 1127 ps   ; --                    ; --       ; --   ;
; req_ID[4]        ; Input    ; (3) 745 ps    ; --            ; --                    ; --       ; --   ;
; req_ID[5]        ; Input    ; (4) 935 ps    ; (4) 935 ps    ; --                    ; --       ; --   ;
; req_ID[6]        ; Input    ; --            ; (2) 557 ps    ; --                    ; --       ; --   ;
; req_ID[7]        ; Input    ; (3) 742 ps    ; (4) 938 ps    ; --                    ; --       ; --   ;
; req_param[0]     ; Input    ; --            ; (2) 557 ps    ; --                    ; --       ; --   ;
; req_param[1]     ; Input    ; --            ; (2) 556 ps    ; --                    ; --       ; --   ;
; req_param[2]     ; Input    ; (3) 745 ps    ; (1) 365 ps    ; --                    ; --       ; --   ;
; req_param[3]     ; Input    ; (2) 556 ps    ; --            ; --                    ; --       ; --   ;
; req_param[4]     ; Input    ; --            ; (3) 745 ps    ; --                    ; --       ; --   ;
+------------------+----------+---------------+---------------+-----------------------+----------+------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                   ;
+----------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------+-------------------+---------+
; req_val                                                                                            ;                   ;         ;
;      - ROB:ROB|req_ready~2                                                                         ; 0                 ; 3       ;
;      - ROB:ROB|ROB_pmem_wr_val                                                                     ; 1                 ; 1       ;
;      - ROB:ROB|ROB_put_ptr[1]~1                                                                    ; 1                 ; 1       ;
; rsp_ready                                                                                          ;                   ;         ;
;      - ROB:ROB|ROB_get                                                                             ; 0                 ; 6       ;
;      - ROB:ROB|rsp_val~0                                                                           ; 0                 ; 6       ;
;      - ROB:ROB|rdy_to_rsp_val                                                                      ; 0                 ; 6       ;
;      - ROB:ROB|ROB_get_ptr[3]~0                                                                    ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rdy_st_drdy~6                                                                   ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rdy_st_val~0                                                                    ; 0                 ; 6       ;
; rst_                                                                                               ;                   ;         ;
;      - ROB:ROB|req_ready                                                                           ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rdy_st_val                                                                      ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rdy_st_drdy                                                                     ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[15]                                                                        ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[14]                                                                        ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[13]                                                                        ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[12]                                                                        ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[11]                                                                        ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[10]                                                                        ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[9]                                                                         ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[8]                                                                         ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[7]                                                                         ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[6]                                                                         ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[5]                                                                         ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[4]                                                                         ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[3]                                                                         ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[2]                                                                         ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[1]                                                                         ; 0                 ; 6       ;
;      - ROB:ROB|ROB_drdy[0]                                                                         ; 0                 ; 6       ;
;      - ROB:ROB|rsp_val                                                                             ; 0                 ; 6       ;
;      - ROB:ROB|ROB_get_ptr[1]                                                                      ; 0                 ; 6       ;
;      - ROB:ROB|ROB_get_ptr[2]                                                                      ; 0                 ; 6       ;
;      - ROB:ROB|ROB_get_ptr[3]                                                                      ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rdy_st_ptr[2]                                                                   ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rdy_st_ptr[3]                                                                   ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rdy_st_ptr[1]                                                                   ; 0                 ; 6       ;
;      - ROB:ROB|ROB_put_ptr~0                                                                       ; 0                 ; 6       ;
;      - ROB:ROB|ROB_put_ptr[1]~1                                                                    ; 0                 ; 6       ;
;      - ROB:ROB|ROB_put_ptr~2                                                                       ; 0                 ; 6       ;
;      - ROB:ROB|ROB_put_ptr~3                                                                       ; 0                 ; 6       ;
;      - ROB:ROB|ROB_get_ptr[3]~0                                                                    ; 0                 ; 6       ;
;      - ROB:ROB|ROB_get_ptr~1                                                                       ; 0                 ; 6       ;
;      - ROB:ROB|ROB_put_ptr~4                                                                       ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rdy_st_ptr[2]~0                                                                 ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rdy_st_ptr~1                                                                    ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rd_st_ptr[2]~0                                                                  ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rd_st_ptr[3]~1                                                                  ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rd_st_ptr[1]~2                                                                  ; 0                 ; 6       ;
;      - ROB:ROB|ROB_rd_st_ptr[0]~3                                                                  ; 0                 ; 6       ;
; req_addr[0]                                                                                        ;                   ;         ;
;      - ROB:ROB|mem_req_addr[0]                                                                     ; 0                 ; 3       ;
; req_addr[1]                                                                                        ;                   ;         ;
;      - ROB:ROB|mem_req_addr[1]                                                                     ; 0                 ; 3       ;
; req_addr[2]                                                                                        ;                   ;         ;
;      - ROB:ROB|mem_req_addr[2]                                                                     ; 1                 ; 3       ;
; req_addr[3]                                                                                        ;                   ;         ;
;      - ROB:ROB|mem_req_addr[3]                                                                     ; 0                 ; 3       ;
; req_addr[4]                                                                                        ;                   ;         ;
;      - ROB:ROB|mem_req_addr[4]                                                                     ; 0                 ; 3       ;
; req_addr[5]                                                                                        ;                   ;         ;
;      - ROB:ROB|mem_req_addr[5]                                                                     ; 1                 ; 3       ;
; req_addr[6]                                                                                        ;                   ;         ;
;      - ROB:ROB|mem_req_addr[6]                                                                     ; 1                 ; 3       ;
; req_addr[7]                                                                                        ;                   ;         ;
;      - ROB:ROB|mem_req_addr[7]                                                                     ; 0                 ; 3       ;
; req_addr[8]                                                                                        ;                   ;         ;
;      - ROB:ROB|mem_req_addr[8]                                                                     ; 0                 ; 1       ;
; req_addr[9]                                                                                        ;                   ;         ;
;      - ROB:ROB|mem_req_addr[9]                                                                     ; 1                 ; 3       ;
; pin_clk                                                                                            ;                   ;         ;
; mem_rsp_data[0]                                                                                    ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[9]~feeder                                       ; 0                 ; 6       ;
; mem_rsp_val                                                                                        ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[0]                                              ; 0                 ; 4       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 4       ;
;      - ROB:ROB|Equal2~0                                                                            ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~2                                                                            ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~4                                                                            ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~6                                                                            ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~12                                                                           ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~14                                                                           ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~16                                                                           ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~18                                                                           ; 1                 ; 1       ;
; mem_rsp_ID[0]                                                                                      ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
;      - ROB:ROB|Equal2~1                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~3                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~5                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~7                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~8                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~9                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~10                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~11                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~13                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~15                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~17                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~19                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~20                                                                           ; 0                 ; 5       ;
;      - ROB:ROB|Equal2~21                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~22                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~23                                                                           ; 0                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[1]~feeder                                       ; 0                 ; 5       ;
; mem_rsp_ID[1]                                                                                      ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
;      - ROB:ROB|Equal2~0                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~2                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~4                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~6                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~12                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~14                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~16                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~18                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[3]~feeder                                       ; 0                 ; 5       ;
; mem_rsp_ID[2]                                                                                      ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
;      - ROB:ROB|Equal2~0                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~2                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~4                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~6                                                                            ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~12                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~14                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~16                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|Equal2~18                                                                           ; 1                 ; 0       ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[5]~feeder                                       ; 0                 ; 5       ;
; mem_rsp_ID[3]                                                                                      ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[7]                                              ; 0                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
;      - ROB:ROB|Equal2~0                                                                            ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~2                                                                            ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~4                                                                            ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~6                                                                            ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~12                                                                           ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~14                                                                           ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~16                                                                           ; 1                 ; 1       ;
;      - ROB:ROB|Equal2~18                                                                           ; 1                 ; 1       ;
; mem_rsp_data[1]                                                                                    ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[10]~feeder                                      ; 0                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
; mem_rsp_data[2]                                                                                    ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[11]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[3]                                                                                    ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[12]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[4]                                                                                    ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[13]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[5]                                                                                    ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[14]~feeder                                      ; 0                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
; mem_rsp_data[6]                                                                                    ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[15]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[7]                                                                                    ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[16]~feeder                                      ; 0                 ; 4       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 4       ;
; mem_rsp_data[8]                                                                                    ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[17]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[9]                                                                                    ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[18]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[10]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[19]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[11]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[20]~feeder                                      ; 1                 ; 4       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 1                 ; 4       ;
; mem_rsp_data[12]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[21]~feeder                                      ; 0                 ; 4       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 1                 ; 3       ;
; mem_rsp_data[13]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[22]~feeder                                      ; 0                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
; mem_rsp_data[14]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[23]~feeder                                      ; 1                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
; mem_rsp_data[15]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[24]~feeder                                      ; 0                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
; mem_rsp_data[16]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[25]                                             ; 1                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
; mem_rsp_data[17]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[26]~feeder                                      ; 1                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 1                 ; 5       ;
; mem_rsp_data[18]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[27]~feeder                                      ; 1                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
; mem_rsp_data[19]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[28]~feeder                                      ; 0                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
; mem_rsp_data[20]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[29]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[21]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[30]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[22]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[31]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[23]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[32]~feeder                                      ; 0                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
; mem_rsp_data[24]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[33]~feeder                                      ; 0                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
; mem_rsp_data[25]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[34]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[26]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[35]~feeder                                      ; 1                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 1                 ; 6       ;
; mem_rsp_data[27]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[36]~feeder                                      ; 0                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 5       ;
; mem_rsp_data[28]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[37]~feeder                                      ; 1                 ; 5       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 3       ;
; mem_rsp_data[29]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[38]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[30]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[39]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; mem_rsp_data[31]                                                                                   ;                   ;         ;
;      - ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[40]~feeder                                      ; 0                 ; 6       ;
;      - ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0 ; 0                 ; 6       ;
; req_ID[0]                                                                                          ;                   ;         ;
;      - ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[14]~feeder                                      ; 0                 ; 4       ;
;      - ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0 ; 0                 ; 4       ;
; req_ID[1]                                                                                          ;                   ;         ;
; req_ID[2]                                                                                          ;                   ;         ;
; req_ID[3]                                                                                          ;                   ;         ;
;      - ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[17]~feeder                                      ; 0                 ; 5       ;
;      - ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0 ; 1                 ; 5       ;
; req_ID[4]                                                                                          ;                   ;         ;
;      - ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[18]~feeder                                      ; 0                 ; 3       ;
;      - ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0 ; 0                 ; 3       ;
; req_ID[5]                                                                                          ;                   ;         ;
;      - ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[19]~feeder                                      ; 0                 ; 4       ;
;      - ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0 ; 1                 ; 4       ;
; req_ID[6]                                                                                          ;                   ;         ;
;      - ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[20]~feeder                                      ; 1                 ; 2       ;
;      - ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0 ; 1                 ; 2       ;
; req_ID[7]                                                                                          ;                   ;         ;
;      - ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[21]                                             ; 1                 ; 4       ;
;      - ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0 ; 0                 ; 3       ;
; req_param[0]                                                                                       ;                   ;         ;
;      - ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0 ; 1                 ; 2       ;
;      - ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[9]~feeder                                       ; 1                 ; 2       ;
; req_param[1]                                                                                       ;                   ;         ;
;      - ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[10]~feeder                                      ; 1                 ; 2       ;
;      - ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0 ; 1                 ; 2       ;
; req_param[2]                                                                                       ;                   ;         ;
;      - ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[11]~feeder                                      ; 0                 ; 3       ;
;      - ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0 ; 1                 ; 1       ;
; req_param[3]                                                                                       ;                   ;         ;
;      - ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[12]~feeder                                      ; 0                 ; 2       ;
;      - ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0 ; 0                 ; 2       ;
; req_param[4]                                                                                       ;                   ;         ;
;      - ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[13]~feeder                                      ; 1                 ; 3       ;
;      - ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0 ; 1                 ; 3       ;
+----------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                     ;
+-----------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                        ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; ROB:ROB|ROB_dmem_rd_val     ; LCCOMB_X26_Y20_N2  ; 14      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; ROB:ROB|ROB_get_ptr[3]~0    ; LCCOMB_X30_Y17_N4  ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; ROB:ROB|ROB_pmem_wr_val     ; LCCOMB_X16_Y20_N20 ; 3       ; Write enable            ; no     ; --                   ; --               ; --                        ;
; ROB:ROB|ROB_put_ptr[1]~1    ; LCCOMB_X16_Y20_N14 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; ROB:ROB|ROB_rdy_st_ptr[2]~0 ; LCCOMB_X26_Y20_N22 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; ROB:ROB|rdy_to_rsp_val      ; LCCOMB_X26_Y20_N20 ; 47      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_rsp_val                 ; PIN_G15            ; 10      ; Write enable            ; no     ; --                   ; --               ; --                        ;
; pin_clk                     ; PIN_E1             ; 161     ; Clock                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; rst_                        ; PIN_E11            ; 39      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
+-----------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                               ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name    ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; pin_clk ; PIN_E1   ; 161     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None ; M9K_X27_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 13           ; 16           ; 13           ; yes                    ; no                      ; yes                    ; no                      ; 208  ; 16                          ; 13                          ; 16                          ; 13                          ; 208                 ; 1    ; None ; M9K_X15_Y20_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Routing Usage Summary                         ;
+-----------------------+-----------------------+
; Routing Resource Type ; Usage                 ;
+-----------------------+-----------------------+
; Block interconnects   ; 429 / 32,401 ( 1 % )  ;
; C16 interconnects     ; 69 / 1,326 ( 5 % )    ;
; C4 interconnects      ; 556 / 21,816 ( 3 % )  ;
; Direct links          ; 13 / 32,401 ( < 1 % ) ;
; Global clocks         ; 1 / 10 ( 10 % )       ;
; Local interconnects   ; 105 / 10,320 ( 1 % )  ;
; R24 interconnects     ; 51 / 1,289 ( 4 % )    ;
; R4 interconnects      ; 587 / 28,186 ( 2 % )  ;
+-----------------------+-----------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 7.72) ; Number of LABs  (Total = 29) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 13                           ;
; 2                                          ; 2                            ;
; 3                                          ; 0                            ;
; 4                                          ; 0                            ;
; 5                                          ; 0                            ;
; 6                                          ; 1                            ;
; 7                                          ; 0                            ;
; 8                                          ; 0                            ;
; 9                                          ; 0                            ;
; 10                                         ; 0                            ;
; 11                                         ; 0                            ;
; 12                                         ; 0                            ;
; 13                                         ; 1                            ;
; 14                                         ; 1                            ;
; 15                                         ; 2                            ;
; 16                                         ; 9                            ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.72) ; Number of LABs  (Total = 29) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 28                           ;
; 1 Clock enable                     ; 18                           ;
; 1 Sync. clear                      ; 4                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 12.38) ; Number of LABs  (Total = 29) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 10                           ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 2                            ;
; 21                                           ; 0                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 4.03) ; Number of LABs  (Total = 29) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 14                           ;
; 2                                               ; 2                            ;
; 3                                               ; 0                            ;
; 4                                               ; 1                            ;
; 5                                               ; 1                            ;
; 6                                               ; 1                            ;
; 7                                               ; 2                            ;
; 8                                               ; 5                            ;
; 9                                               ; 2                            ;
; 10                                              ; 0                            ;
; 11                                              ; 0                            ;
; 12                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.28) ; Number of LABs  (Total = 29) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 4                            ;
; 3                                           ; 5                            ;
; 4                                           ; 0                            ;
; 5                                           ; 4                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 2                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 3                            ;
; 17                                          ; 2                            ;
; 18                                          ; 2                            ;
; 19                                          ; 3                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 15           ; 0            ; 0            ; 0            ; 126       ; 0            ; 0            ; 126       ; 126       ; 0            ; 62           ; 0            ; 0            ; 64           ; 0            ; 62           ; 64           ; 0            ; 0            ; 0            ; 62           ; 0            ; 0            ; 0            ; 0            ; 0            ; 126       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 126          ; 111          ; 126          ; 126          ; 126          ; 0         ; 126          ; 126          ; 0         ; 0         ; 126          ; 64           ; 126          ; 126          ; 62           ; 126          ; 64           ; 62           ; 126          ; 126          ; 126          ; 64           ; 126          ; 126          ; 126          ; 126          ; 126          ; 0         ; 126          ; 126          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; req_ready          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_val            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_data[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_ID[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_ID[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_ID[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_ID[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_ID[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_ID[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_ID[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_ID[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_param[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_param[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_param[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_param[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_param[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_val        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_addr[0]    ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_addr[1]    ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_addr[2]    ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_addr[3]    ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_addr[4]    ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_addr[5]    ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_addr[6]    ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_addr[7]    ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_addr[8]    ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_addr[9]    ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_ID[0]      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_ID[1]      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_ID[2]      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_req_ID[3]      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_val            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rsp_ready          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_addr[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_addr[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_addr[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_addr[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_addr[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_addr[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_addr[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_addr[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_addr[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_addr[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pin_clk            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_val        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_ID[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_ID[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_ID[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_ID[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[16]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[17]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[18]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[19]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[20]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[21]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[22]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[23]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[24]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[25]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[26]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[27]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[28]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[29]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[30]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_rsp_data[31]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_ID[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_ID[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_ID[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_ID[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_ID[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_ID[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_ID[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_ID[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_param[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_param[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_param[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_param[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; req_param[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; pin_clk              ; 217.9             ;
; pin_clk         ; I/O                  ; 40.2              ;
; pin_clk,I/O     ; pin_clk              ; 8.3               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                             ;
+----------------------+----------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register      ; Destination Register                                                                                           ; Delay Added in ns ;
+----------------------+----------------------------------------------------------------------------------------------------------------+-------------------+
; mem_rsp_ID[3]        ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_address_reg0 ; 2.888             ;
; mem_rsp_ID[1]        ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_address_reg0 ; 2.888             ;
; mem_rsp_ID[0]        ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_address_reg0 ; 2.862             ;
; mem_rsp_ID[2]        ; ROB:ROB|rmem:ROB_dmem|ram_cell_rtl_0_bypass[5]                                                                 ; 2.704             ;
; mem_rsp_val          ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_we_reg       ; 2.662             ;
; mem_rsp_data[21]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a21~porta_datain_reg0 ; 2.242             ;
; mem_rsp_data[20]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a20~porta_datain_reg0 ; 2.198             ;
; mem_rsp_data[16]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a16~porta_datain_reg0 ; 2.180             ;
; mem_rsp_data[11]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a11~porta_datain_reg0 ; 2.139             ;
; mem_rsp_data[1]      ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a1~porta_datain_reg0  ; 1.988             ;
; mem_rsp_data[8]      ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a8~porta_datain_reg0  ; 1.976             ;
; mem_rsp_data[28]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a28~porta_datain_reg0 ; 1.975             ;
; mem_rsp_data[13]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a13~porta_datain_reg0 ; 1.948             ;
; mem_rsp_data[14]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a14~porta_datain_reg0 ; 1.929             ;
; mem_rsp_data[9]      ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a9~porta_datain_reg0  ; 1.904             ;
; mem_rsp_data[10]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a10~porta_datain_reg0 ; 1.866             ;
; req_ID[4]            ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a9~porta_datain_reg0  ; 1.852             ;
; mem_rsp_data[26]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a26~porta_datain_reg0 ; 1.847             ;
; mem_rsp_data[7]      ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a7~porta_datain_reg0  ; 1.798             ;
; req_ID[1]            ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a6~porta_datain_reg0  ; 1.756             ;
; mem_rsp_data[31]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a31~porta_datain_reg0 ; 1.713             ;
; req_ID[2]            ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a7~porta_datain_reg0  ; 1.711             ;
; mem_rsp_data[15]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a15~porta_datain_reg0 ; 1.698             ;
; mem_rsp_data[23]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a23~porta_datain_reg0 ; 1.693             ;
; mem_rsp_data[27]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a27~porta_datain_reg0 ; 1.661             ;
; mem_rsp_data[19]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a19~porta_datain_reg0 ; 1.653             ;
; mem_rsp_data[24]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a24~porta_datain_reg0 ; 1.648             ;
; mem_rsp_data[18]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a18~porta_datain_reg0 ; 1.645             ;
; mem_rsp_data[0]      ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a0~porta_datain_reg0  ; 1.635             ;
; req_val              ; ROB:ROB|req_ready                                                                                              ; 1.633             ;
; mem_rsp_data[30]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a30~porta_datain_reg0 ; 1.633             ;
; mem_rsp_data[12]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a12~porta_datain_reg0 ; 1.617             ;
; mem_rsp_data[17]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a17~porta_datain_reg0 ; 1.611             ;
; mem_rsp_data[2]      ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a2~porta_datain_reg0  ; 1.589             ;
; mem_rsp_data[29]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a29~porta_datain_reg0 ; 1.582             ;
; mem_rsp_data[22]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a22~porta_datain_reg0 ; 1.582             ;
; mem_rsp_data[25]     ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a25~porta_datain_reg0 ; 1.576             ;
; mem_rsp_data[3]      ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a3~porta_datain_reg0  ; 1.571             ;
; mem_rsp_data[4]      ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a4~porta_datain_reg0  ; 1.563             ;
; mem_rsp_data[6]      ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a6~porta_datain_reg0  ; 1.558             ;
; req_param[3]         ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a3~porta_datain_reg0  ; 1.539             ;
; mem_rsp_data[5]      ; ROB:ROB|rmem:ROB_dmem|altsyncram:ram_cell_rtl_0|altsyncram_vrd1:auto_generated|ram_block1a5~porta_datain_reg0  ; 1.533             ;
; req_param[2]         ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a2~porta_datain_reg0  ; 1.533             ;
; req_param[1]         ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a1~porta_datain_reg0  ; 1.473             ;
; ROB:ROB|rsp_data[0]  ; rsp_data[0]                                                                                                    ; 1.267             ;
; ROB:ROB|rsp_data[5]  ; rsp_data[5]                                                                                                    ; 1.257             ;
; req_addr[8]          ; ROB:ROB|mem_req_addr[8]                                                                                        ; 1.222             ;
; ROB:ROB|rsp_data[29] ; rsp_data[29]                                                                                                   ; 1.185             ;
; ROB:ROB|rsp_data[26] ; rsp_data[26]                                                                                                   ; 1.185             ;
; req_ID[7]            ; ROB:ROB|rmem:ROB_pmem|ram_cell_rtl_0_bypass[21]                                                                ; 1.151             ;
; req_ID[3]            ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a8~porta_datain_reg0  ; 1.138             ;
; ROB:ROB|rsp_data[12] ; rsp_data[12]                                                                                                   ; 1.068             ;
; ROB:ROB|rsp_data[9]  ; rsp_data[9]                                                                                                    ; 1.065             ;
; ROB:ROB|rsp_ID[1]    ; rsp_ID[1]                                                                                                      ; 1.063             ;
; ROB:ROB|rsp_data[6]  ; rsp_data[6]                                                                                                    ; 1.048             ;
; ROB:ROB|rsp_data[8]  ; rsp_data[8]                                                                                                    ; 1.047             ;
; ROB:ROB|rsp_data[7]  ; rsp_data[7]                                                                                                    ; 1.046             ;
; req_ID[0]            ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a5~porta_datain_reg0  ; 1.042             ;
; ROB:ROB|rsp_data[16] ; rsp_data[16]                                                                                                   ; 1.036             ;
; ROB:ROB|rsp_data[13] ; rsp_data[13]                                                                                                   ; 1.031             ;
; ROB:ROB|rsp_data[10] ; rsp_data[10]                                                                                                   ; 1.013             ;
; ROB:ROB|rsp_data[22] ; rsp_data[22]                                                                                                   ; 1.005             ;
; ROB:ROB|rsp_ID[5]    ; rsp_ID[5]                                                                                                      ; 0.995             ;
; ROB:ROB|rsp_data[4]  ; rsp_data[4]                                                                                                    ; 0.993             ;
; ROB:ROB|rsp_data[24] ; rsp_data[24]                                                                                                   ; 0.993             ;
; ROB:ROB|rsp_ID[0]    ; rsp_ID[0]                                                                                                      ; 0.987             ;
; ROB:ROB|rsp_data[19] ; rsp_data[19]                                                                                                   ; 0.985             ;
; ROB:ROB|rsp_data[14] ; rsp_data[14]                                                                                                   ; 0.984             ;
; ROB:ROB|rsp_data[17] ; rsp_data[17]                                                                                                   ; 0.979             ;
; ROB:ROB|rsp_data[21] ; rsp_data[21]                                                                                                   ; 0.977             ;
; ROB:ROB|rsp_data[20] ; rsp_data[20]                                                                                                   ; 0.976             ;
; ROB:ROB|rsp_data[31] ; rsp_data[31]                                                                                                   ; 0.957             ;
; req_ID[5]            ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a10~porta_datain_reg0 ; 0.953             ;
; ROB:ROB|rsp_val      ; rsp_val                                                                                                        ; 0.917             ;
; req_param[0]         ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a0~porta_datain_reg0  ; 0.913             ;
; req_ID[6]            ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.913             ;
; ROB:ROB|rsp_data[3]  ; rsp_data[3]                                                                                                    ; 0.894             ;
; ROB:ROB|rsp_data[23] ; rsp_data[23]                                                                                                   ; 0.884             ;
; ROB:ROB|req_ready    ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a5~porta_we_reg       ; 0.880             ;
; ROB:ROB|rsp_data[25] ; rsp_data[25]                                                                                                   ; 0.878             ;
; ROB:ROB|rsp_data[2]  ; rsp_data[2]                                                                                                    ; 0.877             ;
; req_param[4]         ; ROB:ROB|rmem:ROB_pmem|altsyncram:ram_cell_rtl_0|altsyncram_trd1:auto_generated|ram_block1a4~porta_datain_reg0  ; 0.876             ;
; ROB:ROB|rsp_data[30] ; rsp_data[30]                                                                                                   ; 0.866             ;
; ROB:ROB|rsp_data[1]  ; rsp_data[1]                                                                                                    ; 0.866             ;
; ROB:ROB|rsp_data[18] ; rsp_data[18]                                                                                                   ; 0.765             ;
; req_addr[0]          ; ROB:ROB|mem_req_addr[0]                                                                                        ; 0.708             ;
; ROB:ROB|rsp_ID[6]    ; rsp_ID[6]                                                                                                      ; 0.700             ;
; req_addr[6]          ; ROB:ROB|mem_req_addr[6]                                                                                        ; 0.699             ;
; ROB:ROB|rsp_ID[7]    ; rsp_ID[7]                                                                                                      ; 0.698             ;
; ROB:ROB|rsp_data[15] ; rsp_data[15]                                                                                                   ; 0.694             ;
; ROB:ROB|rsp_ID[4]    ; rsp_ID[4]                                                                                                      ; 0.693             ;
; ROB:ROB|rsp_param[4] ; rsp_param[4]                                                                                                   ; 0.686             ;
; ROB:ROB|rsp_ID[2]    ; rsp_ID[2]                                                                                                      ; 0.677             ;
; ROB:ROB|rsp_ID[3]    ; rsp_ID[3]                                                                                                      ; 0.676             ;
; ROB:ROB|rsp_param[3] ; rsp_param[3]                                                                                                   ; 0.671             ;
; req_addr[9]          ; ROB:ROB|mem_req_addr[9]                                                                                        ; 0.671             ;
; req_addr[2]          ; ROB:ROB|mem_req_addr[2]                                                                                        ; 0.658             ;
; req_addr[4]          ; ROB:ROB|mem_req_addr[4]                                                                                        ; 0.657             ;
; req_addr[1]          ; ROB:ROB|mem_req_addr[1]                                                                                        ; 0.651             ;
; ROB:ROB|rsp_param[0] ; rsp_param[0]                                                                                                   ; 0.645             ;
+----------------------+----------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119004): Automatically selected device EP4CE6F17C6 for design ROB_top
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
    Info (176445): Device EP4CE22F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 126 pins of 126 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (176352): Promoted node pin_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: F:/Nikita/Labs/ROB/phys/ROB_top.sv Line: 11
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (332104): Reading SDC File: '../phys/ROB.out.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000      pin_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 15 registers into blocks of type I/O Output Buffer
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 125 (unused VREF, 2.5V VCCIO, 63 input, 62 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170089): 4e+02 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.62 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file F:/Nikita/Labs/ROB/quartus_prj/ROB_top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 2287 megabytes
    Info: Processing ended: Wed Apr 01 12:05:11 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/Nikita/Labs/ROB/quartus_prj/ROB_top.fit.smsg.


