INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_addr_treefYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_HTA_addr_treefYi_ram
INFO: [VRFC 10-311] analyzing module Ext_HTA_addr_treefYi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_buddy_trebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_HTA_buddy_trebkb_ram
INFO: [VRFC 10-311] analyzing module Ext_HTA_buddy_trebkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_group_trecud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_HTA_group_trecud_ram
INFO: [VRFC 10-311] analyzing module Ext_HTA_group_trecud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_group_tredEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_HTA_group_tredEe_rom
INFO: [VRFC 10-311] analyzing module Ext_HTA_group_tredEe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_mark_mask_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_HTA_mark_mask_V_rom
INFO: [VRFC 10-311] analyzing module Ext_HTA_mark_mask_V
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_mux_164_6g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_HTA_mux_164_6g8j
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA_shift_coneOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_HTA_shift_coneOg_rom
INFO: [VRFC 10-311] analyzing module Ext_HTA_shift_coneOg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/log_2_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/4319/hdl/verilog/Ext_HTA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_HTA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/bd/design_1/ip/design_1_Ext_HTA_0_0/sim/design_1_Ext_HTA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Ext_HTA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/2b9d/hdl/verilog/acc_64k_mau64k_rebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_64k_mau64k_rebkb_rom
INFO: [VRFC 10-311] analyzing module acc_64k_mau64k_rebkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/2b9d/hdl/verilog/acc_64k_mau64k_recud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_64k_mau64k_recud_rom
INFO: [VRFC 10-311] analyzing module acc_64k_mau64k_recud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/2b9d/hdl/verilog/acc_64k_mau64k_redEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_64k_mau64k_redEe_rom
INFO: [VRFC 10-311] analyzing module acc_64k_mau64k_redEe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/2b9d/hdl/verilog/HLS_free_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_free_1_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/2b9d/hdl/verilog/HLS_malloc_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_malloc_1_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/2b9d/hdl/verilog/acc_64k_mau64k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_64k_mau64k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/bd/design_1/ip/design_1_acc_64k_mau64k_0_0_2/sim/design_1_acc_64k_mau64k_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_acc_64k_mau64k_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/0c97/hdl/verilog/Ext_KWTA64k_extralbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_extralbW_rom
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_extralbW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/0c97/hdl/verilog/Ext_KWTA64k_grouphbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_grouphbi_ram
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_grouphbi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/0c97/hdl/verilog/Ext_KWTA64k_groupibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_groupibs_rom
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_groupibs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/0c97/hdl/verilog/Ext_KWTA64k_heap_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_heap_cud_ram
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_heap_cud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/0c97/hdl/verilog/Ext_KWTA64k_maintbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_maintbkb_rom
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_maintbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/0c97/hdl/verilog/Ext_KWTA64k_mark_kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_mark_kbM_rom
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_mark_kbM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/0c97/hdl/verilog/Ext_KWTA64k_mux_5mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_mux_5mb6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/0c97/hdl/verilog/Ext_KWTA64k_mux_5ncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_mux_5ncg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/0c97/hdl/verilog/Ext_KWTA64k_mux_5ocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_mux_5ocq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/0c97/hdl/verilog/Ext_KWTA64k_shiftjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_shiftjbC_rom
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k_shiftjbC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/ipshared/0c97/hdl/verilog/Ext_KWTA64k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_KWTA64k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/bd/design_1/ip/design_1_Ext_KWTA64k_0_0_1/sim/design_1_Ext_KWTA64k_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Ext_KWTA64k_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
WARNING: [VRFC 10-2845] overwriting previous definition of module design_1 [/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/bd/design_1/sim/design_1.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/bd/design_1/ipshared/bce8/address_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/bd/design_1/ip/design_1_address_display_0_0_2/sim/design_1_address_display_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_address_display_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
