// Seed: 1525909607
module module_0;
  assign id_1 = id_1 - id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1
);
  wire id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(~id_2 or posedge id_2) begin
    if (1) begin
      `define pp_9 0
    end
  end
  assign id_8 = (id_2 & id_5) || 1;
endmodule
