// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bound,
        trunc_ln10,
        I_address0,
        I_ce0,
        I_q0,
        I_address1,
        I_ce1,
        I_q1,
        X_0_0_address0,
        X_0_0_ce0,
        X_0_0_we0,
        X_0_0_d0,
        X_0_1_address0,
        X_0_1_ce0,
        X_0_1_we0,
        X_0_1_d0,
        X_1_0_address0,
        X_1_0_ce0,
        X_1_0_we0,
        X_1_0_d0,
        X_1_1_address0,
        X_1_1_ce0,
        X_1_1_we0,
        X_1_1_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] bound;
input  [6:0] trunc_ln10;
output  [11:0] I_address0;
output   I_ce0;
input  [31:0] I_q0;
output  [11:0] I_address1;
output   I_ce1;
input  [31:0] I_q1;
output  [9:0] X_0_0_address0;
output   X_0_0_ce0;
output   X_0_0_we0;
output  [31:0] X_0_0_d0;
output  [9:0] X_0_1_address0;
output   X_0_1_ce0;
output   X_0_1_we0;
output  [31:0] X_0_1_d0;
output  [9:0] X_1_0_address0;
output   X_1_0_ce0;
output   X_1_0_we0;
output  [31:0] X_1_0_d0;
output  [9:0] X_1_1_address0;
output   X_1_1_ce0;
output   X_1_1_we0;
output  [31:0] X_1_1_d0;

reg ap_idle;
reg[11:0] I_address0;
reg I_ce0;
reg I_ce1;
reg[9:0] X_0_0_address0;
reg X_0_0_ce0;
reg X_0_0_we0;
reg[31:0] X_0_0_d0;
reg[9:0] X_0_1_address0;
reg X_0_1_ce0;
reg X_0_1_we0;
reg[31:0] X_0_1_d0;
reg[9:0] X_1_0_address0;
reg X_1_0_ce0;
reg X_1_0_we0;
reg[31:0] X_1_0_d0;
reg[9:0] X_1_1_address0;
reg X_1_1_ce0;
reg X_1_1_we0;
reg[31:0] X_1_1_d0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_state28_pp0_stage3_iter6;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln1027_reg_1172;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [4:0] w_9_address0;
reg    w_9_ce0;
wire   [15:0] w_9_q0;
reg   [4:0] w_14_address0;
reg    w_14_ce0;
wire   [15:0] w_14_q0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
wire    ap_block_state29_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] add40_fu_493_p2;
reg   [5:0] add40_reg_1167;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_state30_pp0_stage1_iter7;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln1027_fu_505_p2;
reg   [0:0] icmp_ln1027_reg_1172_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_1172_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_1172_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_1172_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_1172_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_1172_pp0_iter6_reg;
wire   [0:0] icmp_ln1027_6_fu_575_p2;
reg   [0:0] icmp_ln1027_6_reg_1176;
wire   [31:0] select_ln1027_2_fu_580_p3;
reg   [31:0] select_ln1027_2_reg_1182;
wire   [31:0] select_ln1027_3_fu_588_p3;
reg   [31:0] select_ln1027_3_reg_1190;
wire   [4:0] trunc_ln1027_4_fu_596_p1;
reg   [4:0] trunc_ln1027_4_reg_1195;
wire   [5:0] add40_mid1_fu_616_p2;
reg   [5:0] add40_mid1_reg_1200;
wire   [0:0] select_ln1027_5_fu_628_p3;
reg   [0:0] select_ln1027_5_reg_1205;
reg   [0:0] select_ln1027_5_reg_1205_pp0_iter1_reg;
reg   [0:0] select_ln1027_5_reg_1205_pp0_iter2_reg;
reg   [0:0] select_ln1027_5_reg_1205_pp0_iter3_reg;
reg   [0:0] select_ln1027_5_reg_1205_pp0_iter4_reg;
reg   [0:0] select_ln1027_5_reg_1205_pp0_iter5_reg;
reg   [0:0] select_ln1027_5_reg_1205_pp0_iter6_reg;
reg   [0:0] select_ln1027_5_reg_1205_pp0_iter7_reg;
wire   [11:0] trunc_ln1027_8_fu_644_p1;
reg   [11:0] trunc_ln1027_8_reg_1209;
wire   [4:0] trunc_ln1027_9_fu_648_p1;
reg   [4:0] trunc_ln1027_9_reg_1214;
wire   [0:0] trunc_ln29_1_fu_658_p1;
reg   [0:0] trunc_ln29_1_reg_1229;
wire   [10:0] trunc_ln29_3_fu_662_p1;
reg   [10:0] trunc_ln29_3_reg_1234;
wire   [5:0] select_ln1027_4_fu_710_p3;
reg   [5:0] select_ln1027_4_reg_1239;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_state27_pp0_stage2_iter6;
wire    ap_block_state31_pp0_stage2_iter7;
wire    ap_block_pp0_stage2_11001;
reg   [4:0] p_cast_mid2_v_reg_1255;
reg   [4:0] p_cast_mid2_v_reg_1255_pp0_iter1_reg;
reg   [4:0] p_cast_mid2_v_reg_1255_pp0_iter2_reg;
reg   [4:0] p_cast_mid2_v_reg_1255_pp0_iter3_reg;
reg   [4:0] p_cast_mid2_v_reg_1255_pp0_iter4_reg;
reg   [4:0] p_cast_mid2_v_reg_1255_pp0_iter5_reg;
reg   [4:0] p_cast_mid2_v_reg_1255_pp0_iter6_reg;
reg   [15:0] w2_M_real_reg_1260;
reg   [15:0] w2_M_real_reg_1260_pp0_iter1_reg;
reg   [15:0] w2_M_imag_reg_1265;
reg   [15:0] w2_M_imag_reg_1265_pp0_iter1_reg;
wire   [4:0] add_ln28_fu_734_p2;
reg   [4:0] add_ln28_reg_1271;
wire   [11:0] add_ln29_fu_746_p2;
reg   [11:0] add_ln29_reg_1276;
wire   [11:0] add_ln30_fu_756_p2;
reg   [11:0] add_ln30_reg_1282;
reg   [9:0] lshr_ln_reg_1288;
reg   [9:0] lshr_ln_reg_1288_pp0_iter1_reg;
reg   [9:0] lshr_ln_reg_1288_pp0_iter2_reg;
reg   [9:0] lshr_ln_reg_1288_pp0_iter3_reg;
reg   [9:0] lshr_ln_reg_1288_pp0_iter4_reg;
reg   [9:0] lshr_ln_reg_1288_pp0_iter5_reg;
reg   [9:0] lshr_ln_reg_1288_pp0_iter6_reg;
wire   [0:0] xor_ln36_fu_778_p2;
reg   [0:0] xor_ln36_reg_1294;
reg   [0:0] xor_ln36_reg_1294_pp0_iter1_reg;
reg   [0:0] xor_ln36_reg_1294_pp0_iter2_reg;
reg   [0:0] xor_ln36_reg_1294_pp0_iter3_reg;
reg   [0:0] xor_ln36_reg_1294_pp0_iter4_reg;
reg   [0:0] xor_ln36_reg_1294_pp0_iter5_reg;
reg   [0:0] xor_ln36_reg_1294_pp0_iter6_reg;
reg   [9:0] lshr_ln1_reg_1298;
reg   [9:0] lshr_ln1_reg_1298_pp0_iter1_reg;
reg   [9:0] lshr_ln1_reg_1298_pp0_iter2_reg;
reg   [9:0] lshr_ln1_reg_1298_pp0_iter3_reg;
reg   [9:0] lshr_ln1_reg_1298_pp0_iter4_reg;
reg   [9:0] lshr_ln1_reg_1298_pp0_iter5_reg;
reg   [9:0] lshr_ln1_reg_1298_pp0_iter6_reg;
reg   [15:0] w_9_load_reg_1304;
wire    ap_block_pp0_stage3_11001;
reg   [15:0] w_14_load_reg_1309;
reg   [4:0] p_cast30_mid2_v_reg_1315;
reg   [4:0] p_cast30_mid2_v_reg_1315_pp0_iter1_reg;
reg   [4:0] p_cast30_mid2_v_reg_1315_pp0_iter2_reg;
reg   [4:0] p_cast30_mid2_v_reg_1315_pp0_iter3_reg;
reg   [4:0] p_cast30_mid2_v_reg_1315_pp0_iter4_reg;
reg   [4:0] p_cast30_mid2_v_reg_1315_pp0_iter5_reg;
wire   [11:0] add_ln328_fu_900_p2;
reg   [11:0] add_ln328_reg_1335;
reg   [11:0] add_ln328_reg_1335_pp0_iter1_reg;
wire   [11:0] add_ln388_2_fu_915_p2;
reg   [11:0] add_ln388_2_reg_1345;
reg   [15:0] w12_M_real_reg_1350;
reg   [15:0] w12_M_imag_reg_1355;
wire   [15:0] trunc_ln388_fu_920_p1;
reg   [15:0] trunc_ln388_reg_1361;
reg   [15:0] trunc_ln388_1_reg_1366;
wire   [15:0] p_r_M_real_21_fu_942_p1;
reg   [15:0] p_r_M_real_21_reg_1376;
wire   [15:0] p_r_M_imag_23_fu_946_p1;
reg   [15:0] p_r_M_imag_23_reg_1382;
wire   [15:0] p_r_M_real_fu_950_p1;
wire   [15:0] p_r_M_imag_fu_955_p1;
reg   [15:0] p_r_M_imag_reg_1394;
wire   [15:0] p_r_M_real_23_fu_963_p1;
reg   [15:0] p_r_M_real_23_reg_1400;
wire   [15:0] p_r_M_imag_25_fu_967_p1;
reg   [15:0] p_r_M_imag_25_reg_1406;
wire   [15:0] grp_fu_413_p2;
reg   [15:0] mul_i_i_reg_1412;
wire   [15:0] grp_fu_417_p2;
reg   [15:0] mul3_i_i_reg_1417;
wire   [15:0] grp_fu_421_p2;
reg   [15:0] mul6_i_i_reg_1422;
reg   [15:0] mul9_i_i_reg_1427;
reg   [15:0] mul_i_i1_reg_1432;
reg   [15:0] mul3_i_i1_reg_1437;
reg   [15:0] mul6_i_i1_reg_1447;
reg   [15:0] mul9_i_i1_reg_1452;
reg   [15:0] mul_i_i2_reg_1457;
reg   [15:0] mul3_i_i2_reg_1462;
reg   [15:0] mul6_i_i2_reg_1467;
reg   [15:0] mul9_i_i2_reg_1472;
wire   [15:0] p_r_M_real_25_fu_979_p1;
reg   [15:0] p_r_M_real_25_reg_1477;
wire   [15:0] p_r_M_imag_27_fu_983_p1;
reg   [15:0] p_r_M_imag_27_reg_1483;
reg   [15:0] p_r_M_imag_27_reg_1483_pp0_iter3_reg;
wire   [15:0] grp_fu_397_p2;
reg   [15:0] p_r_reg_1489;
wire   [15:0] grp_fu_377_p2;
reg   [15:0] p_r_M_imag_29_reg_1495;
reg   [15:0] p_r_3_reg_1501;
reg   [15:0] p_r_M_imag_37_reg_1507;
reg   [15:0] p_r_4_reg_1513;
reg   [15:0] p_r_M_imag_38_reg_1519;
wire   [15:0] grp_fu_381_p2;
reg   [15:0] p_r_M_real_34_reg_1525;
reg   [15:0] p_r_M_real_32_reg_1531;
reg   [15:0] p_r_M_imag_36_reg_1537;
wire   [15:0] grp_fu_401_p2;
reg   [15:0] p_r_M_imag_34_reg_1543;
reg   [15:0] p_r_M_real_35_reg_1549;
reg   [15:0] p_r_M_imag_39_reg_1555;
reg   [15:0] p_r_M_real_36_reg_1561;
wire   [15:0] grp_fu_405_p2;
reg   [15:0] p_r_M_imag_40_reg_1567;
reg   [15:0] p_r_M_real_31_reg_1573;
wire   [15:0] grp_fu_385_p2;
reg   [15:0] p_r_M_imag_33_reg_1578;
wire   [31:0] add3_i_i29442_partset_fu_995_p3;
reg   [31:0] add3_i_i29442_partset_reg_1583;
wire   [9:0] add_ln38_fu_1030_p2;
reg   [9:0] add_ln38_reg_1591;
wire   [9:0] add_ln37_fu_1035_p2;
reg   [9:0] add_ln37_reg_1596;
wire   [9:0] add_ln39_fu_1040_p2;
reg   [9:0] add_ln39_reg_1601;
wire   [15:0] grp_fu_409_p2;
reg   [15:0] p_r_M_real_3_reg_1606;
wire   [31:0] sub3_i_i29862_partset_fu_1071_p3;
reg   [31:0] sub3_i_i29862_partset_reg_1611;
wire   [31:0] sub3_i_i30282_partset_fu_1093_p3;
reg   [31:0] sub3_i_i30282_partset_reg_1619;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln27_fu_652_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1027_fu_715_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln28_fu_885_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln388_fu_895_p1;
wire   [63:0] zext_ln388_5_fu_910_p1;
wire   [63:0] zext_ln388_6_fu_934_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln328_fu_971_p1;
wire   [63:0] zext_ln36_fu_1022_p1;
wire   [63:0] zext_ln37_fu_1079_p1;
wire   [63:0] zext_ln38_fu_1101_p1;
wire   [63:0] zext_ln39_fu_1108_p1;
reg   [6:0] k2_fu_94;
wire   [6:0] k2_3_fu_672_p3;
wire    ap_loop_init;
reg   [31:0] j2_fu_98;
wire   [31:0] j2_3_fu_829_p3;
reg   [31:0] m2_fu_102;
wire   [31:0] m2_2_fu_837_p3;
reg   [31:0] j1_fu_106;
reg   [31:0] m1_fu_110;
wire   [31:0] select_ln1027_6_fu_636_p3;
reg   [13:0] indvar_flatten_fu_114;
wire   [13:0] add_ln1027_fu_510_p2;
wire   [31:0] add3_i_i290_partset_fu_1059_p3;
reg   [15:0] grp_fu_377_p0;
reg   [15:0] grp_fu_377_p1;
reg   [15:0] grp_fu_381_p0;
reg   [15:0] grp_fu_381_p1;
reg   [15:0] grp_fu_397_p0;
reg   [15:0] grp_fu_397_p1;
reg   [15:0] grp_fu_401_p0;
reg   [15:0] grp_fu_401_p1;
reg   [15:0] grp_fu_405_p0;
reg   [15:0] grp_fu_405_p1;
reg   [15:0] grp_fu_413_p0;
reg   [15:0] grp_fu_413_p1;
reg   [15:0] grp_fu_417_p0;
reg   [15:0] grp_fu_417_p1;
reg   [15:0] grp_fu_421_p0;
reg   [15:0] grp_fu_421_p1;
wire   [5:0] trunc_ln1027_3_fu_481_p1;
wire   [5:0] trunc_ln1027_fu_477_p1;
wire   [0:0] empty_73_fu_489_p1;
wire   [0:0] empty_fu_485_p1;
wire   [0:0] icmp_ln54_fu_531_p2;
wire   [31:0] add_ln57_fu_537_p2;
wire   [0:0] icmp_ln50_fu_519_p2;
wire   [31:0] j1_5_fu_525_p2;
wire   [31:0] j1_6_fu_543_p3;
wire   [31:0] m1_4_fu_551_p3;
wire   [31:0] j1_7_fu_559_p3;
wire   [31:0] m1_5_fu_567_p3;
wire   [5:0] trunc_ln1027_6_fu_604_p1;
wire   [5:0] trunc_ln1027_5_fu_600_p1;
wire   [0:0] empty_76_fu_612_p1;
wire   [0:0] empty_75_fu_608_p1;
wire   [0:0] p_mid16_fu_622_p2;
wire   [0:0] empty_74_fu_499_p2;
wire   [6:0] add_ln22_fu_666_p2;
wire   [31:0] select_ln1027_fu_703_p3;
wire   [11:0] trunc_ln1027_7_fu_730_p1;
wire   [10:0] trunc_ln29_2_fu_742_p1;
wire   [10:0] add_ln29_1_fu_751_p2;
wire   [0:0] trunc_ln29_fu_738_p1;
wire   [10:0] add_ln30_1_fu_762_p2;
wire   [0:0] icmp_ln44_fu_803_p2;
wire   [31:0] add_ln47_fu_808_p2;
wire   [0:0] icmp_ln40_fu_793_p2;
wire   [31:0] j2_1_fu_798_p2;
wire   [31:0] j2_2_fu_814_p3;
wire   [31:0] m2_1_fu_821_p3;
wire   [5:0] xor_ln1027_fu_855_p2;
wire   [11:0] tmp_s_fu_860_p3;
wire   [11:0] add_ln388_fu_890_p2;
wire   [11:0] tmp_8_fu_868_p3;
wire   [11:0] add_ln388_1_fu_905_p2;
wire   [15:0] trunc_ln388_6_fu_938_p1;
wire   [15:0] grp_fu_425_p4;
wire   [15:0] trunc_ln388_7_fu_959_p1;
wire   [15:0] trunc_ln328_fu_975_p1;
wire   [15:0] grp_fu_389_p2;
wire   [15:0] grp_fu_393_p2;
wire   [15:0] bitcast_ln37_1_fu_991_p1;
wire   [15:0] bitcast_ln37_fu_987_p1;
wire   [9:0] tmp_9_fu_1003_p3;
wire   [9:0] add_ln36_fu_1017_p2;
wire   [9:0] tmp_10_fu_1010_p3;
wire   [15:0] bitcast_ln36_1_fu_1048_p1;
wire   [15:0] bitcast_ln36_fu_1045_p1;
wire   [15:0] bitcast_ln38_1_fu_1055_p1;
wire   [15:0] bitcast_ln38_fu_1051_p1;
wire   [15:0] bitcast_ln39_1_fu_1089_p1;
wire   [15:0] bitcast_ln39_fu_1086_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter6_stage2;
reg    ap_idle_pp0_0to5;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to7;
reg    ap_done_pending_pp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
w_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_9_address0),
    .ce0(w_9_ce0),
    .q0(w_9_q0)
);

IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
w_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_14_address0),
    .ce0(w_14_ce0),
    .q0(w_14_q0)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_377_p0),
    .din1(grp_fu_377_p1),
    .ce(1'b1),
    .dout(grp_fu_377_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_381_p0),
    .din1(grp_fu_381_p1),
    .ce(1'b1),
    .dout(grp_fu_381_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_36_reg_1537),
    .din1(p_r_M_imag_39_reg_1555),
    .ce(1'b1),
    .dout(grp_fu_385_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_32_reg_1531),
    .din1(p_r_M_real_36_reg_1561),
    .ce(1'b1),
    .dout(grp_fu_389_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_34_reg_1543),
    .din1(p_r_M_imag_40_reg_1567),
    .ce(1'b1),
    .dout(grp_fu_393_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_397_p0),
    .din1(grp_fu_397_p1),
    .ce(1'b1),
    .dout(grp_fu_397_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_401_p0),
    .din1(grp_fu_401_p1),
    .ce(1'b1),
    .dout(grp_fu_401_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_405_p0),
    .din1(grp_fu_405_p1),
    .ce(1'b1),
    .dout(grp_fu_405_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_32_reg_1531),
    .din1(p_r_M_real_36_reg_1561),
    .ce(1'b1),
    .dout(grp_fu_409_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_413_p0),
    .din1(grp_fu_413_p1),
    .ce(1'b1),
    .dout(grp_fu_413_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_417_p0),
    .din1(grp_fu_417_p1),
    .ce(1'b1),
    .dout(grp_fu_417_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_421_p0),
    .din1(grp_fu_421_p1),
    .ce(1'b1),
    .dout(grp_fu_421_p2)
);

IFFT_AP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage2) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage2) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage2) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage2) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage2) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage2) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_fu_114 <= 14'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_fu_505_p2 == 1'd0))) begin
        indvar_flatten_fu_114 <= add_ln1027_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j1_fu_106 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_fu_505_p2 == 1'd0))) begin
        j1_fu_106 <= select_ln1027_3_fu_588_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j2_fu_98 <= 32'd0;
    end else if (((icmp_ln1027_reg_1172 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        j2_fu_98 <= j2_3_fu_829_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k2_fu_94 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_fu_505_p2 == 1'd0))) begin
        k2_fu_94 <= k2_3_fu_672_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m1_fu_110 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_fu_505_p2 == 1'd0))) begin
        m1_fu_110 <= select_ln1027_6_fu_636_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m2_fu_102 <= 32'd0;
    end else if (((icmp_ln1027_reg_1172 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        m2_fu_102 <= m2_2_fu_837_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add3_i_i29442_partset_reg_1583 <= add3_i_i29442_partset_fu_995_p3;
        lshr_ln1_reg_1298_pp0_iter1_reg <= lshr_ln1_reg_1298;
        lshr_ln1_reg_1298_pp0_iter2_reg <= lshr_ln1_reg_1298_pp0_iter1_reg;
        lshr_ln1_reg_1298_pp0_iter3_reg <= lshr_ln1_reg_1298_pp0_iter2_reg;
        lshr_ln1_reg_1298_pp0_iter4_reg <= lshr_ln1_reg_1298_pp0_iter3_reg;
        lshr_ln1_reg_1298_pp0_iter5_reg <= lshr_ln1_reg_1298_pp0_iter4_reg;
        lshr_ln1_reg_1298_pp0_iter6_reg <= lshr_ln1_reg_1298_pp0_iter5_reg;
        lshr_ln_reg_1288_pp0_iter1_reg <= lshr_ln_reg_1288;
        lshr_ln_reg_1288_pp0_iter2_reg <= lshr_ln_reg_1288_pp0_iter1_reg;
        lshr_ln_reg_1288_pp0_iter3_reg <= lshr_ln_reg_1288_pp0_iter2_reg;
        lshr_ln_reg_1288_pp0_iter4_reg <= lshr_ln_reg_1288_pp0_iter3_reg;
        lshr_ln_reg_1288_pp0_iter5_reg <= lshr_ln_reg_1288_pp0_iter4_reg;
        lshr_ln_reg_1288_pp0_iter6_reg <= lshr_ln_reg_1288_pp0_iter5_reg;
        p_cast_mid2_v_reg_1255_pp0_iter1_reg <= p_cast_mid2_v_reg_1255;
        p_cast_mid2_v_reg_1255_pp0_iter2_reg <= p_cast_mid2_v_reg_1255_pp0_iter1_reg;
        p_cast_mid2_v_reg_1255_pp0_iter3_reg <= p_cast_mid2_v_reg_1255_pp0_iter2_reg;
        p_cast_mid2_v_reg_1255_pp0_iter4_reg <= p_cast_mid2_v_reg_1255_pp0_iter3_reg;
        p_cast_mid2_v_reg_1255_pp0_iter5_reg <= p_cast_mid2_v_reg_1255_pp0_iter4_reg;
        p_cast_mid2_v_reg_1255_pp0_iter6_reg <= p_cast_mid2_v_reg_1255_pp0_iter5_reg;
        p_r_M_imag_33_reg_1578 <= grp_fu_385_p2;
        w2_M_imag_reg_1265_pp0_iter1_reg <= w2_M_imag_reg_1265;
        w2_M_real_reg_1260_pp0_iter1_reg <= w2_M_real_reg_1260;
        xor_ln36_reg_1294_pp0_iter1_reg <= xor_ln36_reg_1294;
        xor_ln36_reg_1294_pp0_iter2_reg <= xor_ln36_reg_1294_pp0_iter1_reg;
        xor_ln36_reg_1294_pp0_iter3_reg <= xor_ln36_reg_1294_pp0_iter2_reg;
        xor_ln36_reg_1294_pp0_iter4_reg <= xor_ln36_reg_1294_pp0_iter3_reg;
        xor_ln36_reg_1294_pp0_iter5_reg <= xor_ln36_reg_1294_pp0_iter4_reg;
        xor_ln36_reg_1294_pp0_iter6_reg <= xor_ln36_reg_1294_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1027_fu_505_p2 == 1'd0))) begin
        add40_mid1_reg_1200 <= add40_mid1_fu_616_p2;
        icmp_ln1027_6_reg_1176 <= icmp_ln1027_6_fu_575_p2;
        select_ln1027_2_reg_1182 <= select_ln1027_2_fu_580_p3;
        select_ln1027_3_reg_1190 <= select_ln1027_3_fu_588_p3;
        select_ln1027_5_reg_1205 <= select_ln1027_5_fu_628_p3;
        trunc_ln1027_4_reg_1195 <= trunc_ln1027_4_fu_596_p1;
        trunc_ln1027_8_reg_1209 <= trunc_ln1027_8_fu_644_p1;
        trunc_ln1027_9_reg_1214 <= trunc_ln1027_9_fu_648_p1;
        trunc_ln29_1_reg_1229 <= trunc_ln29_1_fu_658_p1;
        trunc_ln29_3_reg_1234 <= trunc_ln29_3_fu_662_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add40_reg_1167 <= add40_fu_493_p2;
        icmp_ln1027_reg_1172 <= icmp_ln1027_fu_505_p2;
        icmp_ln1027_reg_1172_pp0_iter1_reg <= icmp_ln1027_reg_1172;
        icmp_ln1027_reg_1172_pp0_iter2_reg <= icmp_ln1027_reg_1172_pp0_iter1_reg;
        icmp_ln1027_reg_1172_pp0_iter3_reg <= icmp_ln1027_reg_1172_pp0_iter2_reg;
        icmp_ln1027_reg_1172_pp0_iter4_reg <= icmp_ln1027_reg_1172_pp0_iter3_reg;
        icmp_ln1027_reg_1172_pp0_iter5_reg <= icmp_ln1027_reg_1172_pp0_iter4_reg;
        icmp_ln1027_reg_1172_pp0_iter6_reg <= icmp_ln1027_reg_1172_pp0_iter5_reg;
        p_r_M_imag_25_reg_1406 <= p_r_M_imag_25_fu_967_p1;
        p_r_M_imag_reg_1394 <= p_r_M_imag_fu_955_p1;
        p_r_M_real_23_reg_1400 <= p_r_M_real_23_fu_963_p1;
        select_ln1027_5_reg_1205_pp0_iter1_reg <= select_ln1027_5_reg_1205;
        select_ln1027_5_reg_1205_pp0_iter2_reg <= select_ln1027_5_reg_1205_pp0_iter1_reg;
        select_ln1027_5_reg_1205_pp0_iter3_reg <= select_ln1027_5_reg_1205_pp0_iter2_reg;
        select_ln1027_5_reg_1205_pp0_iter4_reg <= select_ln1027_5_reg_1205_pp0_iter3_reg;
        select_ln1027_5_reg_1205_pp0_iter5_reg <= select_ln1027_5_reg_1205_pp0_iter4_reg;
        select_ln1027_5_reg_1205_pp0_iter6_reg <= select_ln1027_5_reg_1205_pp0_iter5_reg;
        select_ln1027_5_reg_1205_pp0_iter7_reg <= select_ln1027_5_reg_1205_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1172 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln28_reg_1271 <= add_ln28_fu_734_p2;
        add_ln29_reg_1276 <= add_ln29_fu_746_p2;
        add_ln30_reg_1282 <= add_ln30_fu_756_p2;
        lshr_ln1_reg_1298 <= {{add_ln30_1_fu_762_p2[10:1]}};
        lshr_ln_reg_1288 <= {{add_ln29_1_fu_751_p2[10:1]}};
        p_cast_mid2_v_reg_1255 <= {{select_ln1027_4_fu_710_p3[5:1]}};
        select_ln1027_4_reg_1239 <= select_ln1027_4_fu_710_p3;
        xor_ln36_reg_1294 <= xor_ln36_fu_778_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1172 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln328_reg_1335 <= add_ln328_fu_900_p2;
        add_ln388_2_reg_1345 <= add_ln388_2_fu_915_p2;
        p_cast30_mid2_v_reg_1315 <= {{xor_ln1027_fu_855_p2[5:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln328_reg_1335_pp0_iter1_reg <= add_ln328_reg_1335;
        add_ln37_reg_1596 <= add_ln37_fu_1035_p2;
        add_ln38_reg_1591 <= add_ln38_fu_1030_p2;
        add_ln39_reg_1601 <= add_ln39_fu_1040_p2;
        p_cast30_mid2_v_reg_1315_pp0_iter1_reg <= p_cast30_mid2_v_reg_1315;
        p_cast30_mid2_v_reg_1315_pp0_iter2_reg <= p_cast30_mid2_v_reg_1315_pp0_iter1_reg;
        p_cast30_mid2_v_reg_1315_pp0_iter3_reg <= p_cast30_mid2_v_reg_1315_pp0_iter2_reg;
        p_cast30_mid2_v_reg_1315_pp0_iter4_reg <= p_cast30_mid2_v_reg_1315_pp0_iter3_reg;
        p_cast30_mid2_v_reg_1315_pp0_iter5_reg <= p_cast30_mid2_v_reg_1315_pp0_iter4_reg;
        p_r_M_imag_27_reg_1483 <= p_r_M_imag_27_fu_983_p1;
        p_r_M_imag_27_reg_1483_pp0_iter3_reg <= p_r_M_imag_27_reg_1483;
        p_r_M_real_25_reg_1477 <= p_r_M_real_25_fu_979_p1;
        p_r_M_real_3_reg_1606 <= grp_fu_409_p2;
        sub3_i_i29862_partset_reg_1611 <= sub3_i_i29862_partset_fu_1071_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul3_i_i1_reg_1437 <= grp_fu_421_p2;
        mul9_i_i_reg_1427 <= grp_fu_413_p2;
        mul_i_i1_reg_1432 <= grp_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul3_i_i2_reg_1462 <= grp_fu_413_p2;
        mul6_i_i2_reg_1467 <= grp_fu_417_p2;
        mul9_i_i2_reg_1472 <= grp_fu_421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul3_i_i_reg_1417 <= grp_fu_417_p2;
        mul6_i_i_reg_1422 <= grp_fu_421_p2;
        mul_i_i_reg_1412 <= grp_fu_413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul6_i_i1_reg_1447 <= grp_fu_413_p2;
        mul9_i_i1_reg_1452 <= grp_fu_417_p2;
        mul_i_i2_reg_1457 <= grp_fu_421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_r_3_reg_1501 <= grp_fu_397_p2;
        p_r_M_imag_29_reg_1495 <= grp_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_r_4_reg_1513 <= grp_fu_397_p2;
        p_r_M_imag_38_reg_1519 <= grp_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1172 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_r_M_imag_23_reg_1382 <= p_r_M_imag_23_fu_946_p1;
        p_r_M_real_21_reg_1376 <= p_r_M_real_21_fu_942_p1;
        trunc_ln388_1_reg_1366 <= {{I_q1[31:16]}};
        trunc_ln388_reg_1361 <= trunc_ln388_fu_920_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_r_M_imag_34_reg_1543 <= grp_fu_401_p2;
        p_r_M_imag_36_reg_1537 <= grp_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_r_M_imag_37_reg_1507 <= grp_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_r_M_imag_39_reg_1555 <= grp_fu_381_p2;
        p_r_M_imag_40_reg_1567 <= grp_fu_405_p2;
        p_r_M_real_35_reg_1549 <= grp_fu_377_p2;
        p_r_M_real_36_reg_1561 <= grp_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_r_M_real_31_reg_1573 <= grp_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_r_M_real_32_reg_1531 <= grp_fu_397_p2;
        p_r_M_real_34_reg_1525 <= grp_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_r_reg_1489 <= grp_fu_397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sub3_i_i30282_partset_reg_1619 <= sub3_i_i30282_partset_fu_1093_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1172 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w12_M_imag_reg_1355 <= w_14_q0;
        w12_M_real_reg_1350 <= w_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1172 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        w2_M_imag_reg_1265 <= w_14_q0;
        w2_M_real_reg_1260 <= w_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1172 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        w_14_load_reg_1309 <= w_14_q0;
        w_9_load_reg_1304 <= w_9_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        I_address0 = zext_ln328_fu_971_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        I_address0 = zext_ln388_6_fu_934_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        I_address0 = zext_ln388_5_fu_910_p1;
    end else begin
        I_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        I_ce0 = 1'b1;
    end else begin
        I_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        I_ce1 = 1'b1;
    end else begin
        I_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        X_0_0_address0 = zext_ln39_fu_1108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_0_0_address0 = zext_ln38_fu_1101_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_0_0_address0 = zext_ln37_fu_1079_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        X_0_0_address0 = zext_ln36_fu_1022_p1;
    end else begin
        X_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_0_0_ce0 = 1'b1;
    end else begin
        X_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        X_0_0_d0 = sub3_i_i30282_partset_reg_1619;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_0_0_d0 = sub3_i_i29862_partset_reg_1611;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_0_0_d0 = add3_i_i29442_partset_reg_1583;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        X_0_0_d0 = add3_i_i290_partset_fu_1059_p3;
    end else begin
        X_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln1027_5_reg_1205_pp0_iter7_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd0)))) begin
        X_0_0_we0 = 1'b1;
    end else begin
        X_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        X_0_1_address0 = zext_ln39_fu_1108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_0_1_address0 = zext_ln38_fu_1101_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_0_1_address0 = zext_ln37_fu_1079_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        X_0_1_address0 = zext_ln36_fu_1022_p1;
    end else begin
        X_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_0_1_ce0 = 1'b1;
    end else begin
        X_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        X_0_1_d0 = sub3_i_i30282_partset_reg_1619;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_0_1_d0 = sub3_i_i29862_partset_reg_1611;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_0_1_d0 = add3_i_i29442_partset_reg_1583;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        X_0_1_d0 = add3_i_i290_partset_fu_1059_p3;
    end else begin
        X_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln1027_5_reg_1205_pp0_iter7_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd0)))) begin
        X_0_1_we0 = 1'b1;
    end else begin
        X_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        X_1_0_address0 = zext_ln39_fu_1108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_1_0_address0 = zext_ln38_fu_1101_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_1_0_address0 = zext_ln37_fu_1079_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        X_1_0_address0 = zext_ln36_fu_1022_p1;
    end else begin
        X_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_1_0_ce0 = 1'b1;
    end else begin
        X_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        X_1_0_d0 = sub3_i_i30282_partset_reg_1619;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_1_0_d0 = sub3_i_i29862_partset_reg_1611;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_1_0_d0 = add3_i_i29442_partset_reg_1583;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        X_1_0_d0 = add3_i_i290_partset_fu_1059_p3;
    end else begin
        X_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln1027_5_reg_1205_pp0_iter7_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd1)))) begin
        X_1_0_we0 = 1'b1;
    end else begin
        X_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        X_1_1_address0 = zext_ln39_fu_1108_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_1_1_address0 = zext_ln38_fu_1101_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_1_1_address0 = zext_ln37_fu_1079_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        X_1_1_address0 = zext_ln36_fu_1022_p1;
    end else begin
        X_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_1_1_ce0 = 1'b1;
    end else begin
        X_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        X_1_1_d0 = sub3_i_i30282_partset_reg_1619;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_1_1_d0 = sub3_i_i29862_partset_reg_1611;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_1_1_d0 = add3_i_i29442_partset_reg_1583;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        X_1_1_d0 = add3_i_i290_partset_fu_1059_p3;
    end else begin
        X_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (select_ln1027_5_reg_1205_pp0_iter7_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (xor_ln36_reg_1294_pp0_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln1027_5_reg_1205_pp0_iter6_reg == 1'd1)))) begin
        X_1_1_we0 = 1'b1;
    end else begin
        X_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_1172 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1027_reg_1172_pp0_iter6_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter6_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter6_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to7 = 1'b1;
    end else begin
        ap_idle_pp0_1to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_377_p0 = p_r_reg_1489;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_377_p0 = mul6_i_i2_reg_1467;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_377_p0 = mul6_i_i1_reg_1447;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_377_p0 = mul6_i_i_reg_1422;
    end else begin
        grp_fu_377_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_377_p1 = p_r_4_reg_1513;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_377_p1 = mul9_i_i2_reg_1472;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_377_p1 = mul9_i_i1_reg_1452;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_377_p1 = mul9_i_i_reg_1427;
    end else begin
        grp_fu_377_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_381_p0 = p_r_M_real_34_reg_1525;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_381_p0 = p_r_M_imag_29_reg_1495;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_381_p0 = p_r_M_imag_27_reg_1483_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_381_p0 = p_r_M_real_25_reg_1477;
    end else begin
        grp_fu_381_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_381_p1 = p_r_M_real_35_reg_1549;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_381_p1 = p_r_M_imag_38_reg_1519;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_381_p1 = p_r_M_imag_37_reg_1507;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_381_p1 = p_r_3_reg_1501;
    end else begin
        grp_fu_381_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_397_p0 = p_r_M_real_25_reg_1477;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_397_p0 = mul_i_i2_reg_1457;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_397_p0 = mul_i_i1_reg_1432;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_397_p0 = mul_i_i_reg_1412;
    end else begin
        grp_fu_397_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_397_p1 = p_r_3_reg_1501;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_397_p1 = mul3_i_i2_reg_1462;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_397_p1 = mul3_i_i1_reg_1437;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_397_p1 = mul3_i_i_reg_1417;
    end else begin
        grp_fu_397_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_401_p0 = p_r_M_real_34_reg_1525;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_401_p0 = p_r_reg_1489;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_401_p0 = p_r_M_imag_27_reg_1483_pp0_iter3_reg;
    end else begin
        grp_fu_401_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_401_p1 = p_r_M_real_35_reg_1549;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_401_p1 = p_r_4_reg_1513;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_401_p1 = p_r_M_imag_37_reg_1507;
    end else begin
        grp_fu_401_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_405_p0 = p_r_M_imag_34_reg_1543;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_405_p0 = p_r_M_imag_36_reg_1537;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_405_p0 = p_r_M_imag_29_reg_1495;
    end else begin
        grp_fu_405_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_405_p1 = p_r_M_imag_40_reg_1567;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_405_p1 = p_r_M_imag_39_reg_1555;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_405_p1 = p_r_M_imag_38_reg_1519;
    end else begin
        grp_fu_405_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_413_p0 = p_r_M_imag_25_reg_1406;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_413_p0 = p_r_M_real_21_reg_1376;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_413_p0 = p_r_M_imag_reg_1394;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_413_p0 = p_r_M_real_fu_950_p1;
    end else begin
        grp_fu_413_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_413_p1 = w12_M_imag_reg_1355;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_413_p1 = w2_M_imag_reg_1265_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_413_p1 = w_9_load_reg_1304;
    end else begin
        grp_fu_413_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_417_p0 = p_r_M_real_23_reg_1400;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_417_p0 = p_r_M_imag_23_reg_1382;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_417_p0 = p_r_M_real_21_reg_1376;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_417_p0 = p_r_M_imag_fu_955_p1;
    end else begin
        grp_fu_417_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_417_p1 = w12_M_imag_reg_1355;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_417_p1 = w2_M_real_reg_1260_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_417_p1 = w2_M_real_reg_1260;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_417_p1 = w_14_load_reg_1309;
    end else begin
        grp_fu_417_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_421_p0 = p_r_M_imag_25_reg_1406;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_421_p0 = p_r_M_real_23_reg_1400;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_421_p0 = p_r_M_imag_23_reg_1382;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_421_p0 = p_r_M_real_fu_950_p1;
    end else begin
        grp_fu_421_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_421_p1 = w12_M_real_reg_1350;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_421_p1 = w2_M_imag_reg_1265;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_421_p1 = w_14_load_reg_1309;
    end else begin
        grp_fu_421_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            w_14_address0 = zext_ln28_fu_885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            w_14_address0 = zext_ln1027_fu_715_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            w_14_address0 = zext_ln27_fu_652_p1;
        end else begin
            w_14_address0 = 'bx;
        end
    end else begin
        w_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        w_14_ce0 = 1'b1;
    end else begin
        w_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            w_9_address0 = zext_ln28_fu_885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            w_9_address0 = zext_ln1027_fu_715_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            w_9_address0 = zext_ln27_fu_652_p1;
        end else begin
            w_9_address0 = 'bx;
        end
    end else begin
        w_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        w_9_ce0 = 1'b1;
    end else begin
        w_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to7 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter6_stage2) & (ap_idle_pp0_0to5 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign I_address1 = zext_ln388_fu_895_p1;

assign add3_i_i290_partset_fu_1059_p3 = {{bitcast_ln36_1_fu_1048_p1}, {bitcast_ln36_fu_1045_p1}};

assign add3_i_i29442_partset_fu_995_p3 = {{bitcast_ln37_1_fu_991_p1}, {bitcast_ln37_fu_987_p1}};

assign add40_fu_493_p2 = (trunc_ln1027_3_fu_481_p1 + trunc_ln1027_fu_477_p1);

assign add40_mid1_fu_616_p2 = (trunc_ln1027_6_fu_604_p1 + trunc_ln1027_5_fu_600_p1);

assign add_ln1027_fu_510_p2 = (indvar_flatten_fu_114 + 14'd1);

assign add_ln22_fu_666_p2 = (k2_fu_94 + 7'd1);

assign add_ln28_fu_734_p2 = (trunc_ln1027_9_reg_1214 + trunc_ln1027_4_reg_1195);

assign add_ln29_1_fu_751_p2 = (trunc_ln29_3_reg_1234 + trunc_ln29_2_fu_742_p1);

assign add_ln29_fu_746_p2 = (trunc_ln1027_8_reg_1209 + trunc_ln1027_7_fu_730_p1);

assign add_ln30_1_fu_762_p2 = (add_ln29_1_fu_751_p2 + 11'd32);

assign add_ln30_fu_756_p2 = (add_ln29_fu_746_p2 + 12'd32);

assign add_ln328_fu_900_p2 = (tmp_8_fu_868_p3 + add_ln29_reg_1276);

assign add_ln36_fu_1017_p2 = (tmp_9_fu_1003_p3 + lshr_ln_reg_1288_pp0_iter6_reg);

assign add_ln37_fu_1035_p2 = (tmp_9_fu_1003_p3 + lshr_ln1_reg_1298_pp0_iter6_reg);

assign add_ln388_1_fu_905_p2 = (tmp_8_fu_868_p3 + add_ln30_reg_1282);

assign add_ln388_2_fu_915_p2 = (tmp_s_fu_860_p3 + add_ln30_reg_1282);

assign add_ln388_fu_890_p2 = (tmp_s_fu_860_p3 + add_ln29_reg_1276);

assign add_ln38_fu_1030_p2 = (tmp_10_fu_1010_p3 + lshr_ln_reg_1288_pp0_iter6_reg);

assign add_ln39_fu_1040_p2 = (tmp_10_fu_1010_p3 + lshr_ln1_reg_1298_pp0_iter6_reg);

assign add_ln47_fu_808_p2 = (select_ln1027_fu_703_p3 + 32'd64);

assign add_ln57_fu_537_p2 = (m1_fu_110 + 32'd64);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign bitcast_ln36_1_fu_1048_p1 = p_r_M_imag_33_reg_1578;

assign bitcast_ln36_fu_1045_p1 = p_r_M_real_31_reg_1573;

assign bitcast_ln37_1_fu_991_p1 = grp_fu_393_p2;

assign bitcast_ln37_fu_987_p1 = grp_fu_389_p2;

assign bitcast_ln38_1_fu_1055_p1 = grp_fu_405_p2;

assign bitcast_ln38_fu_1051_p1 = grp_fu_401_p2;

assign bitcast_ln39_1_fu_1089_p1 = grp_fu_405_p2;

assign bitcast_ln39_fu_1086_p1 = p_r_M_real_3_reg_1606;

assign empty_73_fu_489_p1 = j1_fu_106[0:0];

assign empty_74_fu_499_p2 = (empty_fu_485_p1 ^ empty_73_fu_489_p1);

assign empty_75_fu_608_p1 = m1_5_fu_567_p3[0:0];

assign empty_76_fu_612_p1 = j1_7_fu_559_p3[0:0];

assign empty_fu_485_p1 = m1_fu_110[0:0];

assign grp_fu_425_p4 = {{I_q0[31:16]}};

assign icmp_ln1027_6_fu_575_p2 = ((k2_fu_94 == trunc_ln10) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_505_p2 = ((indvar_flatten_fu_114 == bound) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_793_p2 = ((select_ln1027_2_reg_1182 < 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_803_p2 = ((select_ln1027_2_reg_1182 == 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_519_p2 = ((j1_fu_106 < 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_531_p2 = ((j1_fu_106 == 32'd31) ? 1'b1 : 1'b0);

assign j1_5_fu_525_p2 = (j1_fu_106 + 32'd1);

assign j1_6_fu_543_p3 = ((icmp_ln54_fu_531_p2[0:0] == 1'b1) ? 32'd0 : j1_fu_106);

assign j1_7_fu_559_p3 = ((icmp_ln50_fu_519_p2[0:0] == 1'b1) ? j1_5_fu_525_p2 : j1_6_fu_543_p3);

assign j2_1_fu_798_p2 = (select_ln1027_2_reg_1182 + 32'd1);

assign j2_2_fu_814_p3 = ((icmp_ln44_fu_803_p2[0:0] == 1'b1) ? 32'd0 : select_ln1027_2_reg_1182);

assign j2_3_fu_829_p3 = ((icmp_ln40_fu_793_p2[0:0] == 1'b1) ? j2_1_fu_798_p2 : j2_2_fu_814_p3);

assign k2_3_fu_672_p3 = ((icmp_ln1027_6_fu_575_p2[0:0] == 1'b1) ? 7'd1 : add_ln22_fu_666_p2);

assign m1_4_fu_551_p3 = ((icmp_ln54_fu_531_p2[0:0] == 1'b1) ? add_ln57_fu_537_p2 : m1_fu_110);

assign m1_5_fu_567_p3 = ((icmp_ln50_fu_519_p2[0:0] == 1'b1) ? m1_fu_110 : m1_4_fu_551_p3);

assign m2_1_fu_821_p3 = ((icmp_ln44_fu_803_p2[0:0] == 1'b1) ? add_ln47_fu_808_p2 : select_ln1027_fu_703_p3);

assign m2_2_fu_837_p3 = ((icmp_ln40_fu_793_p2[0:0] == 1'b1) ? select_ln1027_fu_703_p3 : m2_1_fu_821_p3);

assign p_mid16_fu_622_p2 = (empty_76_fu_612_p1 ^ empty_75_fu_608_p1);

assign p_r_M_imag_23_fu_946_p1 = grp_fu_425_p4;

assign p_r_M_imag_25_fu_967_p1 = grp_fu_425_p4;

assign p_r_M_imag_27_fu_983_p1 = grp_fu_425_p4;

assign p_r_M_imag_fu_955_p1 = trunc_ln388_1_reg_1366;

assign p_r_M_real_21_fu_942_p1 = trunc_ln388_6_fu_938_p1;

assign p_r_M_real_23_fu_963_p1 = trunc_ln388_7_fu_959_p1;

assign p_r_M_real_25_fu_979_p1 = trunc_ln328_fu_975_p1;

assign p_r_M_real_fu_950_p1 = trunc_ln388_reg_1361;

assign select_ln1027_2_fu_580_p3 = ((icmp_ln1027_6_fu_575_p2[0:0] == 1'b1) ? 32'd0 : j2_fu_98);

assign select_ln1027_3_fu_588_p3 = ((icmp_ln1027_6_fu_575_p2[0:0] == 1'b1) ? j1_7_fu_559_p3 : j1_fu_106);

assign select_ln1027_4_fu_710_p3 = ((icmp_ln1027_6_reg_1176[0:0] == 1'b1) ? add40_mid1_reg_1200 : add40_reg_1167);

assign select_ln1027_5_fu_628_p3 = ((icmp_ln1027_6_fu_575_p2[0:0] == 1'b1) ? p_mid16_fu_622_p2 : empty_74_fu_499_p2);

assign select_ln1027_6_fu_636_p3 = ((icmp_ln1027_6_fu_575_p2[0:0] == 1'b1) ? m1_5_fu_567_p3 : m1_fu_110);

assign select_ln1027_fu_703_p3 = ((icmp_ln1027_6_reg_1176[0:0] == 1'b1) ? 32'd0 : m2_fu_102);

assign sub3_i_i29862_partset_fu_1071_p3 = {{bitcast_ln38_1_fu_1055_p1}, {bitcast_ln38_fu_1051_p1}};

assign sub3_i_i30282_partset_fu_1093_p3 = {{bitcast_ln39_1_fu_1089_p1}, {bitcast_ln39_fu_1086_p1}};

assign tmp_10_fu_1010_p3 = {{p_cast30_mid2_v_reg_1315_pp0_iter5_reg}, {5'd0}};

assign tmp_8_fu_868_p3 = {{select_ln1027_4_reg_1239}, {6'd0}};

assign tmp_9_fu_1003_p3 = {{p_cast_mid2_v_reg_1255_pp0_iter6_reg}, {5'd0}};

assign tmp_s_fu_860_p3 = {{xor_ln1027_fu_855_p2}, {6'd0}};

assign trunc_ln1027_3_fu_481_p1 = j1_fu_106[5:0];

assign trunc_ln1027_4_fu_596_p1 = select_ln1027_3_fu_588_p3[4:0];

assign trunc_ln1027_5_fu_600_p1 = m1_5_fu_567_p3[5:0];

assign trunc_ln1027_6_fu_604_p1 = j1_7_fu_559_p3[5:0];

assign trunc_ln1027_7_fu_730_p1 = select_ln1027_fu_703_p3[11:0];

assign trunc_ln1027_8_fu_644_p1 = select_ln1027_2_fu_580_p3[11:0];

assign trunc_ln1027_9_fu_648_p1 = select_ln1027_2_fu_580_p3[4:0];

assign trunc_ln1027_fu_477_p1 = m1_fu_110[5:0];

assign trunc_ln29_1_fu_658_p1 = select_ln1027_2_fu_580_p3[0:0];

assign trunc_ln29_2_fu_742_p1 = select_ln1027_fu_703_p3[10:0];

assign trunc_ln29_3_fu_662_p1 = select_ln1027_2_fu_580_p3[10:0];

assign trunc_ln29_fu_738_p1 = select_ln1027_fu_703_p3[0:0];

assign trunc_ln328_fu_975_p1 = I_q0[15:0];

assign trunc_ln388_6_fu_938_p1 = I_q0[15:0];

assign trunc_ln388_7_fu_959_p1 = I_q0[15:0];

assign trunc_ln388_fu_920_p1 = I_q1[15:0];

assign xor_ln1027_fu_855_p2 = (select_ln1027_4_reg_1239 ^ 6'd32);

assign xor_ln36_fu_778_p2 = (trunc_ln29_fu_738_p1 ^ trunc_ln29_1_reg_1229);

assign zext_ln1027_fu_715_p1 = select_ln1027_3_reg_1190;

assign zext_ln27_fu_652_p1 = select_ln1027_2_fu_580_p3;

assign zext_ln28_fu_885_p1 = add_ln28_reg_1271;

assign zext_ln328_fu_971_p1 = add_ln328_reg_1335_pp0_iter1_reg;

assign zext_ln36_fu_1022_p1 = add_ln36_fu_1017_p2;

assign zext_ln37_fu_1079_p1 = add_ln37_reg_1596;

assign zext_ln388_5_fu_910_p1 = add_ln388_1_fu_905_p2;

assign zext_ln388_6_fu_934_p1 = add_ln388_2_reg_1345;

assign zext_ln388_fu_895_p1 = add_ln388_fu_890_p2;

assign zext_ln38_fu_1101_p1 = add_ln38_reg_1591;

assign zext_ln39_fu_1108_p1 = add_ln39_reg_1601;

endmodule //IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y
