Analysis & Synthesis report for Battleship
Thu Apr 18 22:16:22 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 18 22:16:22 2024       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; Battleship                                  ;
; Top-level Entity Name           ; shot_PC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 18                                          ;
; Total pins                      ; 8                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; shot_PC            ; Battleship         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; random.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv  ;         ;
; shot_PC.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/shot_PC.sv ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 11        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 19        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 0         ;
;     -- 5 input functions                    ; 0         ;
;     -- 4 input functions                    ; 6         ;
;     -- <=3 input functions                  ; 13        ;
;                                             ;           ;
; Dedicated logic registers                   ; 18        ;
;                                             ;           ;
; I/O pins                                    ; 8         ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 30        ;
; Total fan-out                               ; 125       ;
; Average fan-out                             ; 2.36      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name      ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------+-------------+--------------+
; |shot_PC                   ; 19 (1)              ; 18 (12)                   ; 0                 ; 0          ; 8    ; 0            ; |shot_PC                 ; shot_PC     ; work         ;
;    |random:random_i|       ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |shot_PC|random:random_i ; random      ; work         ;
;    |random:random_j|       ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |shot_PC|random:random_j ; random      ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 18    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 12    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; seed_j[0]                              ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 18                          ;
;     CLR               ; 12                          ;
;     ENA               ; 6                           ;
; arriav_lcell_comb     ; 19                          ;
;     normal            ; 19                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 6                           ;
; boundary_port         ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Apr 18 22:16:15 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/vgaController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/videoGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file chargenrom.sv
    Info (12023): Found entity 1: chargenrom File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/chargenrom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rectgen.sv
    Info (12023): Found entity 1: rectgen File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/rectgen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file battleship.sv
    Info (12023): Found entity 1: Battleship File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segmentoutput.sv
    Info (12023): Found entity 1: segmentOutput File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/segmentOutput.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file temporizador.sv
    Info (12023): Found entity 1: temporizador File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/temporizador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file contador.sv
    Info (12023): Found entity 1: contador File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/contador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm.sv
    Info (12023): Found entity 1: FSM File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/FSM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file contar_unos_operador.sv
    Info (12023): Found entity 1: contar_unos_operador File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/contar_unos_operador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file movement.sv
    Info (12023): Found entity 1: movement File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/movement.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb_contador.sv
    Info (12023): Found entity 1: tb_contador File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/output_files/tb_contador.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment_display.sv
    Info (12023): Found entity 1: seven_segment_display File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/seven_segment_display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file time_counter.sv
    Info (12023): Found entity 1: time_counter File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/time_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/clock_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file you_lose.sv
    Info (12023): Found entity 1: you_lose File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/you_lose.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file you_win.sv
    Info (12023): Found entity 1: you_win File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/you_win.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verify_shots.sv
    Info (12023): Found entity 1: verify_shots File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/verify_shots.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file count_ships_left.sv
    Info (12023): Found entity 1: count_ships_left File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/count_ships_left.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random.sv
    Info (12023): Found entity 1: random File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_tb.sv
    Info (12023): Found entity 1: random_tb File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shot_pc.sv
    Info (12023): Found entity 1: shot_PC File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/shot_PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shot_pc_tb.sv
    Info (12023): Found entity 1: shot_PC_tb File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/shot_PC_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cambiarindices.sv
    Info (12023): Found entity 1: cambiarIndices File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/cambiarIndices.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colocar_barcos.sv
    Info (12023): Found entity 1: colocar_barcos File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/colocar_barcos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gestion_turnos.sv
    Info (12023): Found entity 1: gestion_turnos File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/gestion_turnos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file manejo_matrices_seleccionar.sv
    Info (12023): Found entity 1: manejo_matrices_seleccionar File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/manejo_matrices_seleccionar.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Battleship.sv(62): created implicit net for "clk_ms" File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv Line: 62
Warning (10236): Verilog HDL Implicit Net warning at Battleship.sv(62): created implicit net for "rst" File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv Line: 62
Warning (10236): Verilog HDL Implicit Net warning at Battleship.sv(121): created implicit net for "position" File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv Line: 121
Info (12127): Elaborating entity "shot_PC" for the top level hierarchy
Info (12128): Elaborating entity "random" for hierarchy "random:random_i" File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/shot_PC.sv Line: 15
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "random:random_i|data[0]" is converted into an equivalent circuit using register "random:random_i|data[0]~_emulated" and latch "random:random_i|data[0]~1" File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv Line: 15
    Warning (13310): Register "random:random_i|data[1]" is converted into an equivalent circuit using register "random:random_i|data[1]~_emulated" and latch "random:random_i|data[1]~5" File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv Line: 15
    Warning (13310): Register "random:random_i|data[2]" is converted into an equivalent circuit using register "random:random_i|data[2]~_emulated" and latch "random:random_i|data[2]~9" File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv Line: 15
    Warning (13310): Register "random:random_j|data[0]" is converted into an equivalent circuit using register "random:random_j|data[0]~_emulated" and latch "random:random_j|data[0]~1" File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv Line: 15
    Warning (13310): Register "random:random_j|data[1]" is converted into an equivalent circuit using register "random:random_j|data[1]~_emulated" and latch "random:random_j|data[1]~5" File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv Line: 15
    Warning (13310): Register "random:random_j|data[2]" is converted into an equivalent circuit using register "random:random_j|data[2]~_emulated" and latch "random:random_j|data[2]~9" File: C:/Users/nicva/PycharmProjects/proyecto/nvalverdea_digital_design_lab_2024/laboratorio_3/random.sv Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 38 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 30 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Thu Apr 18 22:16:22 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:09


