/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 176 240)
	(text "mux_set" (rect 5 0 54 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 203 24 220)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Q0" (rect 0 0 17 19)(font "Intel Clear" (font_size 8)))
		(text "Q0" (rect 21 27 38 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Q1" (rect 0 0 17 19)(font "Intel Clear" (font_size 8)))
		(text "Q1" (rect 21 43 38 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Q2" (rect 0 0 17 19)(font "Intel Clear" (font_size 8)))
		(text "Q2" (rect 21 59 38 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "s0[3..0]" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "s0[3..0]" (rect 21 75 65 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "s1[3..0]" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "s1[3..0]" (rect 21 91 65 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "s2[3..0]" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "s2[3..0]" (rect 21 107 65 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "s3[3..0]" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "s3[3..0]" (rect 21 123 65 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "s4[3..0]" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "s4[3..0]" (rect 21 139 65 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "s5[3..0]" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "s5[3..0]" (rect 21 155 65 174)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "s6[3..0]" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "s6[3..0]" (rect 21 171 65 190)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "s7[3..0]" (rect 0 0 44 19)(font "Intel Clear" (font_size 8)))
		(text "s7[3..0]" (rect 21 187 65 206)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 160 32)
		(output)
		(text "s_out[3..0]" (rect 0 0 62 19)(font "Intel Clear" (font_size 8)))
		(text "s_out[3..0]" (rect 77 27 139 46)(font "Intel Clear" (font_size 8)))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 208))
	)
)
