// Created by IP Generator (Version 2022.1 build 99559)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
//   * Change the_instance_name to your own instance name.
//   * Change the signal names in the port associations


pll_fft_256 the_instance_name (
  .clkin1(clkin1),                          // input
  .clkout0_2pad_gate(clkout0_2pad_gate),    // input
  .pll_lock(pll_lock),                      // output
  .clkout0_2pad(clkout0_2pad),              // output
  .clkout2(clkout2),                        // output
  .clkout3(clkout3)                         // output
);
