; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 sort bitvec 8
4 input 3 data_in
5 input 1 dsr
6 input 1 eoc
7 const 1 0
8 state 1 add_mpx2
9 init 1 8 7
10 sort bitvec 32
11 uext 10 8 31
12 const 10 00000000000000000000000000000001
13 eq 1 11 12
14 not 1 13
15 state 1 tre
16 init 1 15 7
17 uext 10 15 31
18 eq 1 17 12
19 or 1 14 18
20 not 1 19
21 output 20 prop_neg
22 const 1 1
23 not 1 19
24 and 1 22 23
25 bad 24
26 state 1 S1
27 init 1 26 7
28 state 1 S2
29 init 1 28 7
30 sort bitvec 4
31 input 30
32 uext 30 31 0 canale
33 input 1
34 uext 1 33 0 confirm
35 input 30
36 uext 30 35 0 conta_tmp
37 input 1
38 uext 1 37 0 data_out
39 input 1
40 uext 1 39 0 error
41 state 1 itfc_state
42 init 1 41 7
43 state 1 load
44 init 1 43 7
45 input 1
46 uext 1 45 0 load_dato
47 input 1
48 uext 1 47 0 mpx
49 input 1
50 uext 1 49 0 mux_en
51 state 1 next_bit
52 init 1 51 22
53 input 3
54 uext 3 53 0 out_reg
55 uext 1 19 0 prop
56 input 1
57 uext 1 56 0 rdy
58 state 1 send
59 init 1 58 7
60 state 1 send_data
61 init 1 60 7
62 state 1 send_en
63 init 1 62 7
64 state 1 shot
65 init 1 64 7
66 input 1
67 uext 1 66 0 soc
68 sort bitvec 10
69 const 68 0000000000
70 state 68 tx_conta
71 init 68 70 69
72 state 1 tx_end
73 init 1 72 7
74 ite 1 28 8 8
75 next 1 8 74
76 ite 1 72 22 15
77 input 1
78 not 1 76
79 ite 1 78 22 76
80 ite 1 43 79 77
81 ite 1 43 80 76
82 next 1 15 81
83 ite 1 26 7 22
84 next 1 26 83
85 input 1
86 ite 1 60 22 7
87 eq 1 28 7
88 ite 1 87 86 85
89 ite 1 28 7 88
90 next 1 28 89
91 input 1
92 ite 1 64 22 7
93 eq 1 41 7
94 ite 1 93 92 91
95 ite 1 41 7 94
96 next 1 41 95
97 input 1
98 ite 1 64 22 43
99 eq 1 41 7
100 ite 1 99 98 97
101 ite 1 41 7 100
102 next 1 43 101
103 input 1
104 input 1
105 input 1
106 eq 1 51 7
107 ite 1 106 22 22
108 uext 10 70 22
109 const 10 00000000000000000000000001101000
110 ugt 1 108 109
111 ite 1 110 107 105
112 ite 1 62 111 104
113 ite 1 110 112 51
114 ite 1 62 113 103
115 ite 1 62 114 51
116 next 1 51 115
117 ite 1 41 22 58
118 next 1 58 117
119 ite 1 26 60 60
120 next 1 60 119
121 ite 1 72 7 62
122 input 1
123 not 1 81
124 not 1 5
125 or 1 123 124
126 ite 1 125 121 22
127 ite 1 58 126 122
128 ite 1 58 127 121
129 next 1 62 128
130 ite 1 28 22 64
131 next 1 64 130
132 input 68
133 uext 10 70 22
134 add 10 133 12
135 slice 68 134 9 0
136 ite 68 110 69 135
137 ite 68 62 136 132
138 ite 68 62 137 70
139 next 68 70 138
140 input 1
141 input 1
142 input 1
143 eq 1 51 7
144 ite 1 143 7 7
145 ite 1 110 144 142
146 ite 1 62 145 141
147 ite 1 110 146 7
148 ite 1 62 147 140
149 ite 1 62 148 7
150 next 1 72 149
; end of yosys output
