// Seed: 3741421638
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_3;
  assign id_2 = id_3;
  assign id_1 = (id_1);
endmodule
module module_1 #(
    parameter id_2 = 32'd99,
    parameter id_3 = 32'd56,
    parameter id_4 = 32'd17
) ();
  reg id_1;
  assign id_1 = -1'b0;
  initial id_1 = $signed(30);
  ;
  parameter id_2 = 1'b0;
  wire [-1 'b0 : id_2] _id_3;
  logic [7:0][-1  +: $realtime][id_2] _id_4[id_3 : -1];
  ;
  wire [(  (  id_2  )  )  ===  id_4 : 1] id_5[1 : -1];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  initial @(negedge 1 or id_3 ? -1 : -1'b0) $signed(id_2);
  ;
endmodule
