Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Dec  1 12:57:54 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   cpu0/Mram_dstack1_RAMD_D1_O
   cpu0/Mram_dstack2_RAMD_D1_O
   uart_rx_IBUF


