#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Apr 16 14:07:50 2016
# Process ID: 7685
# Current directory: /media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.runs/synth_1
# Command line: vivado -log exame_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source exame_wrapper.tcl
# Log file: /media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.runs/synth_1/exame_wrapper.vds
# Journal file: /media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source exame_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/Home/Development/ect_ua/UserRepository/Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:BinToBCD16:1.0'. The one found in IP location '/media/psf/Home/Development/ect_ua/UserRepository/Repository/BCD16bit/BCD16bit.srcs/sources_1/imports/6' will take precedence over the same IP in location /media/psf/Home/Development/ect_ua/UserRepository/Repository/Binary_to_BCD16/Binary_to_BCD16.srcs/sources_1/imports
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:hw:1.0'. The one found in IP location '/media/psf/Home/Development/ect_ua/UserRepository/Repository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs' will take precedence over the same IP in location /media/psf/Home/Development/ect_ua/UserRepository/Repository/HammingWeightV3/hammingweight_v3/hammingweight_v3.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:Unroll_ROM_last:1.0'. The one found in IP location '/media/psf/Home/Development/ect_ua/UserRepository/Repository/ROM_Reader/rom_reader/rom_reader.srcs/sources_1/imports/edia/psf/Home/Development/ect_ua/reconfigurable-computation/Aula08/Projects2016/UserDefinedRepository/Unroll_ROM_last/Unroll_ROM_last.srcs/sources_1/imports/new' will take precedence over the same IP in location /media/psf/Home/Development/ect_ua/UserRepository/Repository/Unroll_ROM_last/Unroll_ROM_last.srcs/sources_1/imports/new
Command: synth_design -top exame_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1017.469 ; gain = 173.320 ; free physical = 4779 ; free virtual = 7212
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'exame_wrapper' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'exame' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame.vhd:14' bound to instance 'exame_i' of component 'exame' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'exame' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame.vhd:30]
INFO: [Synth 8-3491] module 'exame_EightDisplayControl_0_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_EightDisplayControl_0_0/synth/exame_EightDisplayControl_0_0.vhd:56' bound to instance 'EightDisplayControl_0' of component 'exame_EightDisplayControl_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame.vhd:109]
INFO: [Synth 8-638] synthesizing module 'exame_EightDisplayControl_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_EightDisplayControl_0_0/synth/exame_EightDisplayControl_0_0.vhd:72]
INFO: [Synth 8-3491] module 'EightDisplayControl' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/ua.pt/eightdisplaycontrol_v1_0/disp.vhd:2' bound to instance 'U0' of component 'EightDisplayControl' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_EightDisplayControl_0_0/synth/exame_EightDisplayControl_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'EightDisplayControl' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/ua.pt/eightdisplaycontrol_v1_0/disp.vhd:11]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/ua.pt/eightdisplaycontrol_v1_0/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (1#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/ua.pt/eightdisplaycontrol_v1_0/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'EightDisplayControl' (2#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/ua.pt/eightdisplaycontrol_v1_0/disp.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'exame_EightDisplayControl_0_0' (3#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_EightDisplayControl_0_0/synth/exame_EightDisplayControl_0_0.vhd:72]
INFO: [Synth 8-3491] module 'exame_blk_mem_gen_0_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_blk_mem_gen_0_0/synth/exame_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'exame_blk_mem_gen_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame.vhd:123]
INFO: [Synth 8-638] synthesizing module 'exame_blk_mem_gen_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_blk_mem_gen_0_0/synth/exame_blk_mem_gen_0_0.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exame_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'U0' of component 'blk_mem_gen_v8_3_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_blk_mem_gen_0_0/synth/exame_blk_mem_gen_0_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exame_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.210399 mW - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exame_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exame_blk_mem_gen_0_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 4 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (4#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exame_blk_mem_gen_0_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exame_blk_mem_gen_0_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_init' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:96243]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 4 - type: integer 
	Parameter C_USER_DEPTH bound to: 4 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: exame_blk_mem_gen_0_0.mif - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 36'b000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_SSRB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 36'b000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:102011]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000100000000000000000000000100000001000000010000000100000001000000010000000100000001000000000000000100000001 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 20'b00000000000000000000 
	Parameter INIT_B bound to: 20'b00000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 20'b00000000000000000000 
	Parameter SRVAL_B bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:102054]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_init' (5#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:96243]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (6#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (7#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 4 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 4 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (8#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (9#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (10#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (11#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'exame_blk_mem_gen_0_0' (12#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_blk_mem_gen_0_0/synth/exame_blk_mem_gen_0_0.vhd:67]
INFO: [Synth 8-3491] module 'exame_circuit_0_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_circuit_0_0/synth/exame_circuit_0_0.vhd:56' bound to instance 'circuit_0' of component 'exame_circuit_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame.vhd:129]
INFO: [Synth 8-638] synthesizing module 'exame_circuit_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_circuit_0_0/synth/exame_circuit_0_0.vhd:68]
	Parameter data_width bound to: 4 - type: integer 
	Parameter address_bits bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'circuit' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:6' bound to instance 'U0' of component 'circuit' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_circuit_0_0/synth/exame_circuit_0_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'circuit' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:18]
	Parameter data_width bound to: 4 - type: integer 
	Parameter address_bits bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:52]
WARNING: [Synth 8-614] signal 'A1' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:47]
WARNING: [Synth 8-614] signal 'A2' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:47]
WARNING: [Synth 8-614] signal 'addr_content' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:47]
WARNING: [Synth 8-614] signal 'addr_in' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:47]
WARNING: [Synth 8-614] signal 'matrix' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:47]
WARNING: [Synth 8-614] signal 'led_tmp' is read in the process but is not in the sensitivity list [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'circuit' (13#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'exame_circuit_0_0' (14#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_circuit_0_0/synth/exame_circuit_0_0.vhd:68]
INFO: [Synth 8-3491] module 'exame_xlslice_0_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_0_0/synth/exame_xlslice_0_0.vhd:59' bound to instance 'xlslice_0' of component 'exame_xlslice_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame.vhd:139]
INFO: [Synth 8-638] synthesizing module 'exame_xlslice_0_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_0_0/synth/exame_xlslice_0_0.vhd:66]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_0_0/synth/exame_xlslice_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice' (15#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'exame_xlslice_0_0' (16#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_0_0/synth/exame_xlslice_0_0.vhd:66]
INFO: [Synth 8-3491] module 'exame_xlslice_1_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_1_0/synth/exame_xlslice_1_0.vhd:59' bound to instance 'xlslice_1' of component 'exame_xlslice_1_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame.vhd:144]
INFO: [Synth 8-638] synthesizing module 'exame_xlslice_1_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_1_0/synth/exame_xlslice_1_0.vhd:66]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_1_0/synth/exame_xlslice_1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (16#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'exame_xlslice_1_0' (17#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_1_0/synth/exame_xlslice_1_0.vhd:66]
INFO: [Synth 8-3491] module 'exame_xlslice_2_0' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_2_0/synth/exame_xlslice_2_0.vhd:59' bound to instance 'xlslice_2' of component 'exame_xlslice_2_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame.vhd:149]
INFO: [Synth 8-638] synthesizing module 'exame_xlslice_2_0' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_2_0/synth/exame_xlslice_2_0.vhd:66]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_2_0/synth/exame_xlslice_2_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized3' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized3' (17#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'exame_xlslice_2_0' (18#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_2_0/synth/exame_xlslice_2_0.vhd:66]
INFO: [Synth 8-3491] module 'exame_xlslice_2_1' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_2_1/synth/exame_xlslice_2_1.vhd:59' bound to instance 'xlslice_3' of component 'exame_xlslice_2_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame.vhd:154]
INFO: [Synth 8-638] synthesizing module 'exame_xlslice_2_1' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_2_1/synth/exame_xlslice_2_1.vhd:66]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at '/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_2_1/synth/exame_xlslice_2_1.vhd:88]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized5' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized5' (18#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'exame_xlslice_2_1' (19#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ip/exame_xlslice_2_1/synth/exame_xlslice_2_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'exame' (20#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'exame_wrapper' (21#1) [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/hdl/exame_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1188.066 ; gain = 343.918 ; free physical = 4606 ; free virtual = 7038
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[35] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[34] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[33] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[32] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[31] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[30] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[29] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[28] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[26] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[25] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[24] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[23] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[22] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[21] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[20] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[19] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[17] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[16] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[15] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[14] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[13] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[12] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[11] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[10] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[8] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[7] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[6] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[5] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[4] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[3] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[2] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINA[1] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[35] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[34] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[33] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[32] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[31] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[30] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[29] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[28] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[26] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[25] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[24] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[23] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[22] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[21] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[20] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[19] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[17] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[16] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[15] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[14] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[13] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[12] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[11] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[10] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[8] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[7] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[6] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[5] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[4] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[3] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[2] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
INFO: [Synth 8-3295] tying undriven pin \prim_init.ram :DINB[1] to constant 0 [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183929]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 1188.066 ; gain = 343.918 ; free physical = 4605 ; free virtual = 7038
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Bank' is not supported in the xdc constraint file. [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc:25]
Finished Parsing XDC File [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/exame_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/exame_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1332.160 ; gain = 0.000 ; free physical = 4495 ; free virtual = 6927
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8119 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 1332.164 ; gain = 488.016 ; free physical = 4492 ; free virtual = 6925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 1332.164 ; gain = 488.016 ; free physical = 4492 ; free virtual = 6925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for exame_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exame_i/EightDisplayControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exame_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exame_i/circuit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exame_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exame_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exame_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for exame_i/xlslice_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:10 . Memory (MB): peak = 1332.164 ; gain = 488.016 ; free physical = 4492 ; free virtual = 6925
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "matrix_reg[255]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[254]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[253]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[252]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[251]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[250]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[249]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[248]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[247]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[246]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[245]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[244]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[243]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[242]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[241]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[240]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[239]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[238]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[237]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[236]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[235]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[234]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[233]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[232]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[231]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[230]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[229]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[228]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[227]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[226]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[225]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[224]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[223]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[222]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[221]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[220]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[219]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[218]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[217]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[216]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[215]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[214]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[213]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[212]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[211]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[210]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[209]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[208]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[207]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[206]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[205]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[204]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[203]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[202]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[201]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[200]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[199]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[198]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[197]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[196]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[195]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[194]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[193]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[192]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[191]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[190]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[189]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[188]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[187]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[186]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[185]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[184]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[183]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[182]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[181]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[180]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[179]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[178]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[177]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[176]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[175]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[174]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[173]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[172]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[171]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[170]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[169]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[168]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[167]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[166]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[165]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[164]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[163]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[162]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[161]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[160]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[159]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[158]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[157]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "matrix_reg[156]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[255]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[254]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[253]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[252]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[251]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[250]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[249]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[248]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[247]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[246]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[245]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[244]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[243]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[242]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[241]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[240]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[239]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[238]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[237]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[236]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[235]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[234]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[233]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[232]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[231]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[230]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[229]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[228]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[227]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[226]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[225]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[224]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[223]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[222]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[221]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[220]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[219]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[218]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[217]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[216]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[215]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[214]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[213]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[212]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[211]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[210]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[209]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[208]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[207]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[206]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[205]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[204]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[203]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[202]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[201]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[200]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[199]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[198]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[197]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[196]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[195]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[194]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[193]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[192]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[191]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[190]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[189]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[188]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[187]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[186]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[185]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[184]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[183]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[182]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[181]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[180]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[179]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[178]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[177]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[176]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[175]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[174]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[173]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[172]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[171]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[170]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[169]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[168]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[167]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[166]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[165]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[164]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[163]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[162]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[161]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[160]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[159]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_reg[158]' [/media/psf/Home/Development/ect_ua/UserRepository/Exames/P3 14 Abril 2015/project/project.srcs/sources_1/bd/exame/ipshared/user.org/circuit_v1_0/circuit.vhd:54]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 1332.164 ; gain = 488.016 ; free physical = 4492 ; free virtual = 6925
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module segment_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module EightDisplayControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module circuit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:08 ; elapsed = 00:02:14 . Memory (MB): peak = 1332.168 ; gain = 488.020 ; free physical = 4492 ; free virtual = 6925
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:16 . Memory (MB): peak = 1332.168 ; gain = 488.020 ; free physical = 4495 ; free virtual = 6927
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:10 ; elapsed = 00:02:16 . Memory (MB): peak = 1332.168 ; gain = 488.020 ; free physical = 4495 ; free virtual = 6927

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:21 . Memory (MB): peak = 1332.168 ; gain = 488.020 ; free physical = 4494 ; free virtual = 6927
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:15 ; elapsed = 00:02:21 . Memory (MB): peak = 1332.168 ; gain = 488.020 ; free physical = 4494 ; free virtual = 6927

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:33 . Memory (MB): peak = 1342.164 ; gain = 498.016 ; free physical = 4484 ; free virtual = 6917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:38 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4438 ; free virtual = 6871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[14] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[13] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[12] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[11] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[10] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[9] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[8] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[7] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[6] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[5] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[4] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[3] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[2] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_reg[1] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[14] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[13] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[12] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[11] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[10] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[9] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[8] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[7] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[6] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[5] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[4] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[3] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[2] ) is unused and will be removed from module exame_circuit_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/led_tmp_reg[1] ) is unused and will be removed from module exame_circuit_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:32 ; elapsed = 00:02:40 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4437 ; free virtual = 6870
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:32 ; elapsed = 00:02:40 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4437 ; free virtual = 6870

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:32 ; elapsed = 00:02:40 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4437 ; free virtual = 6870
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4437 ; free virtual = 6870
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4437 ; free virtual = 6870
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4436 ; free virtual = 6869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4436 ; free virtual = 6869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4436 ; free virtual = 6869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4436 ; free virtual = 6869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     7|
|3     |LUT1     |    19|
|4     |LUT2     |    37|
|5     |LUT3     |    40|
|6     |LUT4     |    56|
|7     |LUT5     |    91|
|8     |LUT6     |   759|
|9     |MUXF7    |   276|
|10    |MUXF8    |   136|
|11    |RAMB18E1 |     1|
|12    |FDRE     |    52|
|13    |LD       |  2058|
|14    |IBUF     |    19|
|15    |OBUF     |    31|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+------------------------------+------+
|      |Instance                                  |Module                        |Cells |
+------+------------------------------------------+------------------------------+------+
|1     |top                                       |                              |  3584|
|2     |  exame_i                                 |exame                         |  3533|
|3     |    EightDisplayControl_0                 |exame_EightDisplayControl_0_0 |    66|
|4     |      U0                                  |EightDisplayControl           |    66|
|5     |    blk_mem_gen_0                         |exame_blk_mem_gen_0_0         |     1|
|6     |      U0                                  |blk_mem_gen_v8_3_1            |     1|
|7     |        inst_blk_mem_gen                  |blk_mem_gen_v8_3_1_synth      |     1|
|8     |          \gnativebmg.native_blk_mem_gen  |blk_mem_gen_top               |     1|
|9     |            \valid.cstr                   |blk_mem_gen_generic_cstr      |     1|
|10    |              \ramloop[0].ram.r           |blk_mem_gen_prim_width        |     1|
|11    |                \prim_init.ram            |blk_mem_gen_prim_wrapper_init |     1|
|12    |    circuit_0                             |exame_circuit_0_0             |  3466|
|13    |      U0                                  |circuit                       |  3448|
|14    |    xlslice_0                             |exame_xlslice_0_0             |     0|
|15    |    xlslice_1                             |exame_xlslice_1_0             |     0|
|16    |    xlslice_2                             |exame_xlslice_2_0             |     0|
|17    |    xlslice_3                             |exame_xlslice_2_1             |     0|
+------+------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4436 ; free virtual = 6869
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 258 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:02:30 . Memory (MB): peak = 1390.512 ; gain = 278.285 ; free physical = 4436 ; free virtual = 6869
Synthesis Optimization Complete : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 1390.512 ; gain = 546.363 ; free physical = 4436 ; free virtual = 6869
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2085 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'exame_wrapper' is not ideal for floorplanning, since the cellview 'circuit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 43 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2058 instances were transformed.
  LD => LDCE: 2050 instances
  LD => LDCE (inverted pins: G): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
277 Infos, 129 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:39 . Memory (MB): peak = 1390.516 ; gain = 460.898 ; free physical = 4436 ; free virtual = 6869
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1422.531 ; gain = 0.000 ; free physical = 4436 ; free virtual = 6868
INFO: [Common 17-206] Exiting Vivado at Sat Apr 16 14:10:43 2016...
