 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dlx_processor
Version: S-2021.06-SP4
Date   : Thu Oct 19 21:52:31 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DATA_IRAM[30]
              (input port)
  Endpoint: RW_DRAM (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dlx_processor      5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  DATA_IRAM[30] (in)                       0.00       0.00 f
  U400/ZN (NOR2_X1)                        0.07       0.07 r
  U401/ZN (INV_X1)                         0.03       0.10 f
  U407/ZN (NOR3_X1)                        0.10       0.20 r
  U408/ZN (NAND2_X1)                       0.05       0.25 f
  U409/ZN (NOR2_X1)                        0.06       0.31 r
  U410/ZN (INV_X1)                         0.04       0.35 f
  U411/ZN (NOR2_X1)                        0.06       0.40 r
  RW_DRAM (out)                            0.00       0.41 r
  data arrival time                                   0.41
  -----------------------------------------------------------
  (Path is unconstrained)


1
