0	.vscode/tasks.json	/^        {$/;"	o	array:tasks
A1	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiii_pll.lcm
A1	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiiigl_pll.lcm
A1	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratix_pll.lcm
A1	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixii_pll.lcm
A1	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixiii_pll.lcm
A1	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiii_pll.lcm
A1	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiiigl_pll.lcm
A1	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratix_pll.lcm
A1	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixii_pll.lcm
A1	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixiii_pll.lcm
A10	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiii_pll.lcm
A10	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiiigl_pll.lcm
A10	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratix_pll.lcm
A10	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixii_pll.lcm
A10	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixiii_pll.lcm
A10	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiii_pll.lcm
A10	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiiigl_pll.lcm
A10	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratix_pll.lcm
A10	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixii_pll.lcm
A10	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixiii_pll.lcm
A10_precharge	sim/tb/sdr.v	/^    reg                           A10_precharge        [0 : 3];     \/\/ Addr[10] = 1 (All banks/;"	r	module:sdr
A2	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiii_pll.lcm
A2	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiiigl_pll.lcm
A2	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratix_pll.lcm
A2	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixii_pll.lcm
A2	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixiii_pll.lcm
A2	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiii_pll.lcm
A2	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiiigl_pll.lcm
A2	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratix_pll.lcm
A2	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixii_pll.lcm
A2	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixiii_pll.lcm
A3	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiii_pll.lcm
A3	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiiigl_pll.lcm
A3	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratix_pll.lcm
A3	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixii_pll.lcm
A3	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixiii_pll.lcm
A3	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiii_pll.lcm
A3	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiiigl_pll.lcm
A3	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratix_pll.lcm
A3	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixii_pll.lcm
A3	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixiii_pll.lcm
A4	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiii_pll.lcm
A4	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiiigl_pll.lcm
A4	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratix_pll.lcm
A4	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixii_pll.lcm
A4	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixiii_pll.lcm
A4	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiii_pll.lcm
A4	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiiigl_pll.lcm
A4	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratix_pll.lcm
A4	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixii_pll.lcm
A4	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixiii_pll.lcm
A5	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiii_pll.lcm
A5	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiiigl_pll.lcm
A5	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratix_pll.lcm
A5	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixii_pll.lcm
A5	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixiii_pll.lcm
A5	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiii_pll.lcm
A5	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiiigl_pll.lcm
A5	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratix_pll.lcm
A5	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixii_pll.lcm
A5	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixiii_pll.lcm
A6	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiii_pll.lcm
A6	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiiigl_pll.lcm
A6	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratix_pll.lcm
A6	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixii_pll.lcm
A6	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixiii_pll.lcm
A6	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiii_pll.lcm
A6	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiiigl_pll.lcm
A6	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratix_pll.lcm
A6	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixii_pll.lcm
A6	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixiii_pll.lcm
A7	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiii_pll.lcm
A7	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiiigl_pll.lcm
A7	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratix_pll.lcm
A7	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixii_pll.lcm
A7	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixiii_pll.lcm
A7	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiii_pll.lcm
A7	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiiigl_pll.lcm
A7	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratix_pll.lcm
A7	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixii_pll.lcm
A7	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixiii_pll.lcm
A8	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiii_pll.lcm
A8	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiiigl_pll.lcm
A8	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratix_pll.lcm
A8	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixii_pll.lcm
A8	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixiii_pll.lcm
A8	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiii_pll.lcm
A8	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiiigl_pll.lcm
A8	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratix_pll.lcm
A8	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixii_pll.lcm
A8	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixiii_pll.lcm
A9	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiii_pll.lcm
A9	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiiigl_pll.lcm
A9	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratix_pll.lcm
A9	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixii_pll.lcm
A9	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixiii_pll.lcm
A9	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiii_pll.lcm
A9	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiiigl_pll.lcm
A9	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratix_pll.lcm
A9	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixii_pll.lcm
A9	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixiii_pll.lcm
ACT	sim/tb/sdr.v	/^    `define   ACT       0$/;"	c	module:sdr
ADD3_LV1	sim/tb/altera_mf.v	/^        begin:ADD3_LV1$/;"	b	function:altmult_add.do_add3_level1
ADDER_ROUND_BITS	sim/tb/altera_mf.v	/^    `define ADDER_ROUND_BITS (((adder1_rounding == "NO") && (adder3_rounding == "NO"))? 1 :(int_/;"	c	module:altmult_add
ADD_LV1	sim/tb/altera_mf.v	/^    begin:ADD_LV1$/;"	b	function:altmult_add.do_add1_level1
ALTERA_DEVICE_FAMILIES	sim/tb/altera_mf.v	/^module ALTERA_DEVICE_FAMILIES;$/;"	m
ALTERA_MF_HINT_EVALUATION	sim/tb/altera_mf.v	/^module ALTERA_MF_HINT_EVALUATION;$/;"	m
ALTERA_MF_MEMORY_INITIALIZATION	sim/tb/altera_mf.v	/^module ALTERA_MF_MEMORY_INITIALIZATION;$/;"	m
ARRIAII_RX_STYLE	sim/tb/altera_mf.v	/^    parameter ARRIAII_RX_STYLE = ((((intended_device_family == "Arria II GX") || (intended_devic/;"	c	module:altlvds_rx
ARRIAII_RX_STYLE	sim/tb/altera_mf.v	/^    parameter ARRIAII_RX_STYLE = 0;$/;"	c	module:stratixiii_lvds_rx
ARRIAII_RX_STYLE	sim/tb/altera_mf.v	/^    parameter ARRIAII_RX_STYLE = 0;$/;"	c	module:stratixiii_lvds_rx_channel
AWORD	sim/tb/altera_mf.v	/^`define AWORD           8$/;"	c
A_REF	sim/tb/sdr.v	/^    `define   A_REF     5$/;"	c	module:sdr
Act_b0	sim/tb/sdr.v	/^    reg                           Act_b0, Act_b1, Act_b2, Act_b3;   \/\/ Bank Activate$/;"	r	module:sdr
Act_b1	sim/tb/sdr.v	/^    reg                           Act_b0, Act_b1, Act_b2, Act_b3;   \/\/ Bank Activate$/;"	r	module:sdr
Act_b2	sim/tb/sdr.v	/^    reg                           Act_b0, Act_b1, Act_b2, Act_b3;   \/\/ Bank Activate$/;"	r	module:sdr
Act_b3	sim/tb/sdr.v	/^    reg                           Act_b0, Act_b1, Act_b2, Act_b3;   \/\/ Bank Activate$/;"	r	module:sdr
Active_enable	sim/tb/sdr.v	/^    wire      Active_enable    = ~Cs_n & ~Ras_n &  Cas_n &  We_n;$/;"	n	module:sdr
Addr	sim/tb/sdr.v	/^    input     [ADDR_BITS - 1 : 0] Addr;$/;"	p	module:sdr
Aref_enable	sim/tb/sdr.v	/^    wire      Aref_enable      = ~Cs_n & ~Ras_n & ~Cas_n &  We_n;$/;"	n	module:sdr
Auto_precharge	sim/tb/sdr.v	/^    reg                           Auto_precharge       [0 : 3];     \/\/ RW Auto Precharge (Bank/;"	r	module:sdr
B0_row_addr	sim/tb/sdr.v	/^    reg       [ADDR_BITS - 1 : 0] B0_row_addr, B1_row_addr, B2_row_addr, B3_row_addr;$/;"	r	module:sdr
B1_row_addr	sim/tb/sdr.v	/^    reg       [ADDR_BITS - 1 : 0] B0_row_addr, B1_row_addr, B2_row_addr, B3_row_addr;$/;"	r	module:sdr
B2_row_addr	sim/tb/sdr.v	/^    reg       [ADDR_BITS - 1 : 0] B0_row_addr, B1_row_addr, B2_row_addr, B3_row_addr;$/;"	r	module:sdr
B3_row_addr	sim/tb/sdr.v	/^    reg       [ADDR_BITS - 1 : 0] B0_row_addr, B1_row_addr, B2_row_addr, B3_row_addr;$/;"	r	module:sdr
BA_BITS	sim/tb/sdr_parameters.h	/^        parameter BA_BITS          =       2; \/\/ Bank bits$/;"	v	typeref:typename:parameter
BE_RD	rtl/ft60x_top.v	/^wire [3 :0] BE_RD;$/;"	n	module:ft60x_top
BE_WR	rtl/ft60x_top.v	/^wire [ 3:0] BE_WR;$/;"	n	module:ft60x_top
BE_io	rtl/dual_ov5640_lcd.v	/^    inout [3:0]            BE_io,$/;"	p	module:dual_ov5640_lcd
BE_io	rtl/ft60x_top.v	/^inout [3:0]            BE_io,$/;"	p	module:ft60x_top
BITSLIP_CNT	sim/tb/altera_mf.v	/^    begin : BITSLIP_CNT$/;"	b	module:flexible_lvds_rx
BITSLIP_REG	sim/tb/altera_mf.v	/^    begin : BITSLIP_REG$/;"	b	module:flexible_lvds_rx
BIT_CTRL	rtl/ov5640/ov5640_dri.v	/^parameter BIT_CTRL   = 1'b1           ; \/\/OV5640的字节地址为16位  0:8位 1:16位$/;"	c	module:ov5640_dri
BIT_SELECT	sim/tb/altera_mf.v	/^    begin  : BIT_SELECT$/;"	b	module:flexible_lvds_rx
BLACK	rtl/lcd/lcd_disply.v	/^localparam BLACK  = 16'b00000_000000_00000;     \/\/屏幕背景色  $/;"	c	module:lcd_disply
BLUE	rtl/lcd/lcd_disply.v	/^localparam BLUE   = 16'b00000_000000_11111;     \/\/字符区域背景色$/;"	c	module:lcd_disply
BST	sim/tb/sdr.v	/^    `define   BST       6$/;"	c	module:sdr
BURST_MODE_LATENCY_COUNT	sim/tb/altera_mf.v	/^    parameter    BURST_MODE_LATENCY_COUNT    =    4;$/;"	c	module:altparallel_flash_loader
Ba	sim/tb/sdr.v	/^    input       [BA_BITS - 1 : 0] Ba;$/;"	p	module:sdr
Bank	sim/tb/sdr.v	/^    reg                   [1 : 0] Bank, Prev_bank;$/;"	r	module:sdr
Bank0	sim/tb/sdr.v	/^    reg         [DQ_BITS - 1 : 0] Bank0 [0 : mem_sizes];$/;"	r	module:sdr
Bank1	sim/tb/sdr.v	/^    reg         [DQ_BITS - 1 : 0] Bank1 [0 : mem_sizes];$/;"	r	module:sdr
Bank2	sim/tb/sdr.v	/^    reg         [DQ_BITS - 1 : 0] Bank2 [0 : mem_sizes];$/;"	r	module:sdr
Bank3	sim/tb/sdr.v	/^    reg         [DQ_BITS - 1 : 0] Bank3 [0 : mem_sizes];$/;"	r	module:sdr
Bank_addr	sim/tb/sdr.v	/^    reg                   [1 : 0] Bank_addr [0 : 3];                \/\/ Bank Address Pipeline$/;"	r	module:sdr
Bank_precharge	sim/tb/sdr.v	/^    reg                   [1 : 0] Bank_precharge       [0 : 3];     \/\/ Precharge Command$/;"	r	module:sdr
Burst_counter	sim/tb/sdr.v	/^    reg        [COL_BITS - 1 : 0] Col_temp, Burst_counter;$/;"	r	module:sdr
Burst_decode	sim/tb/sdr.v	/^    task Burst_decode;$/;"	t	module:sdr
Burst_length_1	sim/tb/sdr.v	/^    wire      Burst_length_1   = ~Mode_reg[2] & ~Mode_reg[1] & ~Mode_reg[0];$/;"	n	module:sdr
Burst_length_2	sim/tb/sdr.v	/^    wire      Burst_length_2   = ~Mode_reg[2] & ~Mode_reg[1] &  Mode_reg[0];$/;"	n	module:sdr
Burst_length_4	sim/tb/sdr.v	/^    wire      Burst_length_4   = ~Mode_reg[2] &  Mode_reg[1] & ~Mode_reg[0];$/;"	n	module:sdr
Burst_length_8	sim/tb/sdr.v	/^    wire      Burst_length_8   = ~Mode_reg[2] &  Mode_reg[1] &  Mode_reg[0];$/;"	n	module:sdr
Burst_length_f	sim/tb/sdr.v	/^    wire      Burst_length_f   =  Mode_reg[2] &  Mode_reg[1] &  Mode_reg[0];$/;"	n	module:sdr
Burst_term	sim/tb/sdr.v	/^    wire      Burst_term       = ~Cs_n &  Ras_n &  Cas_n & ~We_n;$/;"	n	module:sdr
C0	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C0	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C0	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C0	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C0	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
C0	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C0	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_stratixiii_pll.slowest_clk
C0	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r	function:MF_stratixii_pll.slowest_clk
C0_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C0_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C0_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C0_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C0_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiii_pll.slowest_clk
C0_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C0_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_stratixiii_pll.slowest_clk
C0_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r	function:MF_stratixii_pll.slowest_clk
C1	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C1	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C1	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C1	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C1	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
C1	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C1	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_stratixiii_pll.slowest_clk
C1	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r	function:MF_stratixii_pll.slowest_clk
C1_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C1_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C1_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C1_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C1_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiii_pll.slowest_clk
C1_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C1_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_stratixiii_pll.slowest_clk
C1_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r	function:MF_stratixii_pll.slowest_clk
C2	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C2	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C2	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C2	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C2	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
C2	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C2	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_stratixiii_pll.slowest_clk
C2	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r	function:MF_stratixii_pll.slowest_clk
C2_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C2_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C2_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C2_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C2_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiii_pll.slowest_clk
C2_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C2_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_stratixiii_pll.slowest_clk
C2_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r	function:MF_stratixii_pll.slowest_clk
C3	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C3	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C3	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C3	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C3	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
C3	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C3	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_stratixiii_pll.slowest_clk
C3	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r	function:MF_stratixii_pll.slowest_clk
C3_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C3_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C3_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C3_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C3_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiii_pll.slowest_clk
C3_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C3_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_stratixiii_pll.slowest_clk
C3_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r	function:MF_stratixii_pll.slowest_clk
C4	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C4	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C4	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C4	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C4	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
C4	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C4	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_stratixiii_pll.slowest_clk
C4	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r	function:MF_stratixii_pll.slowest_clk
C4_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C4_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C4_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C4_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C4_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiii_pll.slowest_clk
C4_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C4_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_stratixiii_pll.slowest_clk
C4_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r	function:MF_stratixii_pll.slowest_clk
C5	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C5	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C5	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C5	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C5	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
C5	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C5	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_stratixiii_pll.slowest_clk
C5	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r	function:MF_stratixii_pll.slowest_clk
C5_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C5_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C5_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C5_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
C5_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiii_pll.slowest_clk
C5_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C5_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_stratixiii_pll.slowest_clk
C5_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r	function:MF_stratixii_pll.slowest_clk
C6	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C6	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C6	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C6	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
C6	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C6	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_stratixiii_pll.slowest_clk
C6_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C6_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C6_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C6_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiii_pll.slowest_clk
C6_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C6_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_stratixiii_pll.slowest_clk
C7	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C7	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C7	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C7	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
C7	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C7	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_stratixiii_pll.slowest_clk
C7_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C7_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C7_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C7_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiii_pll.slowest_clk
C7_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C7_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_stratixiii_pll.slowest_clk
C8	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C8	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C8	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C8	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
C8	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C8	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_stratixiii_pll.slowest_clk
C8_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C8_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C8_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C8_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiii_pll.slowest_clk
C8_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C8_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_stratixiii_pll.slowest_clk
C9	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C9	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C9	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C9	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
C9	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C9	sim/tb/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r	function:MF_stratixiii_pll.slowest_clk
C9_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
C9_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
C9_mode	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
C9_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiii_pll.slowest_clk
C9_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
C9_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode,/;"	r	function:MF_stratixiii_pll.slowest_clk
CARRIAGE_RETURN	sim/tb/altera_mf.v	/^`define CARRIAGE_RETURN  8'h0D$/;"	c
CDR_ST	sim/tb/altera_mf.v	/^`define CDR_ST  5'b00111$/;"	c
CIR_ST	sim/tb/altera_mf.v	/^`define CIR_ST  5'b01010$/;"	c
CLK_FREQ	rtl/ov5640/i2c_dri.v	/^      parameter   CLK_FREQ   = 27'd50_000_000,   \/\/ i2c_dri模块的驱动时钟频率(CLK_FRE/;"	c	module:i2c_dri
CLK_FREQ	rtl/ov5640/ov5640_dri.v	/^parameter CLK_FREQ   = 27'd100_000_000; \/\/i2c_dri模块的驱动时钟频率 $/;"	c	module:ov5640_dri
CLK_PERIOD	sim/tb/altera_mf.v	/^`define CLK_PERIOD 100000$/;"	c
CLK_i	rtl/dual_ov5640_lcd.v	/^    input                  CLK_i,$/;"	p	module:dual_ov5640_lcd
CLK_i	rtl/ft60x_top.v	/^input                  CLK_i,$/;"	p	module:ft60x_top
CLOCK_PERIOD	sim/tb/altera_mf.v	/^    parameter CLOCK_PERIOD = (deserialization_factor > 2) ? inclock_period : 10000;$/;"	c	module:altlvds_tx
CLOCK_PERIOD	sim/tb/altera_mf.v	/^    parameter CLOCK_PERIOD = (deserialization_factor > 2)$/;"	c	module:altlvds_rx
CLOSE_BRACKET	sim/tb/altera_mf.v	/^`define CLOSE_BRACKET   "]"$/;"	c
CMD_ACTIVE	rtl/sdram/sdram_para.v	/^`define     CMD_ACTIVE      5'b10011                        \/\/ ACTIVE COMMAND$/;"	c
CMD_ACTIVE	sim/tb/sdram_para.v	/^`define		CMD_ACTIVE	    5'b10011	                    \/\/ ACTIVE COMMAND$/;"	c
CMD_A_REF	rtl/sdram/sdram_para.v	/^`define     CMD_A_REF       5'b10001                        \/\/ AOTO REFRESH$/;"	c
CMD_A_REF	sim/tb/sdram_para.v	/^`define		CMD_A_REF	    5'b10001	                    \/\/ AOTO REFRESH$/;"	c
CMD_B_STOP	rtl/sdram/sdram_para.v	/^`define     CMD_B_STOP      5'b10110                        \/\/ BURST STOP$/;"	c
CMD_B_STOP	sim/tb/sdram_para.v	/^`define		CMD_B_STOP	    5'b10110	                    \/\/ BURST STOP$/;"	c
CMD_INIT	rtl/sdram/sdram_para.v	/^`define     CMD_INIT        5'b01111                        \/\/ INITIATE$/;"	c
CMD_INIT	sim/tb/sdram_para.v	/^`define		CMD_INIT 	    5'b01111	                    \/\/ INITIATE$/;"	c
CMD_LMR	rtl/sdram/sdram_para.v	/^`define     CMD_LMR         5'b10000                        \/\/ LODE MODE REGISTER$/;"	c
CMD_LMR	sim/tb/sdram_para.v	/^`define		CMD_LMR		    5'b10000	                    \/\/ LODE MODE REGISTER$/;"	c
CMD_NOP	rtl/sdram/sdram_para.v	/^`define     CMD_NOP         5'b10111                        \/\/ NOP COMMAND$/;"	c
CMD_NOP	sim/tb/sdram_para.v	/^`define		CMD_NOP		    5'b10111	                    \/\/ NOP COMMAND$/;"	c
CMD_PRGE	rtl/sdram/sdram_para.v	/^`define     CMD_PRGE        5'b10010                        \/\/ PRECHARGE$/;"	c
CMD_PRGE	sim/tb/sdram_para.v	/^`define		CMD_PRGE	    5'b10010	                    \/\/ PRECHARGE$/;"	c
CMD_READ	rtl/sdram/sdram_para.v	/^`define     CMD_READ        5'b10101                        \/\/ READ COMMADN$/;"	c
CMD_READ	sim/tb/sdram_para.v	/^`define		CMD_READ	    5'b10101	                    \/\/ READ COMMADN$/;"	c
CMD_WRITE	rtl/sdram/sdram_para.v	/^`define     CMD_WRITE       5'b10100                        \/\/ WRITE COMMAND$/;"	c
CMD_WRITE	sim/tb/sdram_para.v	/^`define		CMD_WRITE	    5'b10100	                    \/\/ WRITE COMMAND$/;"	c
COLON	sim/tb/altera_mf.v	/^`define COLON           ":"$/;"	c
COL_BITS	sim/tb/sdr_parameters.h	/^        parameter COL_BITS         =       8; \/\/ Set this parameter to control how many Column/;"	v	typeref:typename:parameter
COL_BITS	sim/tb/sdr_parameters.h	/^        parameter COL_BITS         =       9; \/\/ Set this parameter to control how many Column/;"	v	typeref:typename:parameter
COL_BITS	sim/tb/sdr_parameters.h	/^        parameter COL_BITS         =      10; \/\/ Set this parameter to control how many Column/;"	v	typeref:typename:parameter
COL_BITS	sim/tb/sdr_parameters.h	/^        parameter COL_BITS         =      11; \/\/ Set this parameter to control how many Column/;"	v	typeref:typename:parameter
COL_BITS	sim/tb/sdr_parameters.h	/^        parameter COL_BITS         =      12; \/\/ Set this parameter to control how many Column/;"	v	typeref:typename:parameter
COUNTER_WIDTH	sim/tb/altera_mf.v	/^        localparam COUNTER_WIDTH = 9;$/;"	c	module:alt_cal_av
COUNTER_WIDTH	sim/tb/altera_mf.v	/^        localparam COUNTER_WIDTH = 9;$/;"	c	module:alt_cal_sv
CYCIIIGL_PLL_WORD_LENGTH	sim/tb/altera_mf.v	/^`define CYCIIIGL_PLL_WORD_LENGTH 18$/;"	c
CYCIII_PLL_WORD_LENGTH	sim/tb/altera_mf.v	/^`define CYCIII_PLL_WORD_LENGTH 18$/;"	c
CYCLONEIII_RX_STYLE	sim/tb/altera_mf.v	/^    parameter CYCLONEIII_RX_STYLE = ((((intended_device_family == "Cyclone III") || (intended_de/;"	c	module:altlvds_rx
CYCLONEIII_TX_STYLE	sim/tb/altera_mf.v	/^    parameter CYCLONEIII_TX_STYLE = ((((intended_device_family == "Cyclone III") || (intended_de/;"	c	module:altlvds_tx
CYCLONEII_RX_STYLE	sim/tb/altera_mf.v	/^    parameter CYCLONEII_RX_STYLE = ((((intended_device_family == "Cyclone II") || (intended_devi/;"	c	module:altlvds_rx
CYCLONEII_TX_STYLE	sim/tb/altera_mf.v	/^    parameter CYCLONEII_TX_STYLE = ((((intended_device_family == "Cyclone II") || (intended_devi/;"	c	module:altlvds_tx
CYCLONE_RX_STYLE	sim/tb/altera_mf.v	/^    parameter CYCLONE_RX_STYLE = ((((intended_device_family == "Cyclone") || (intended_device_fa/;"	c	module:altlvds_rx
CYCLONE_TX_STYLE	sim/tb/altera_mf.v	/^    parameter CYCLONE_TX_STYLE = ((((intended_device_family == "Cyclone") || (intended_device_fa/;"	c	module:altlvds_tx
Cas_latency	sim/tb/sdr.v	/^    wire [2 : 0] Cas_latency   =  {Mode_reg[6],  Mode_reg[5],   Mode_reg[4]};$/;"	n	module:sdr
Cas_n	sim/tb/sdr.v	/^    input                         Cas_n;$/;"	p	module:sdr
Cke	sim/tb/sdr.v	/^    input                         Cke;$/;"	p	module:sdr
CkeZ	sim/tb/sdr.v	/^    reg                           CkeZ, Sys_clk;$/;"	r	module:sdr
Clk	sim/tb/sdr.v	/^    input                         Clk;$/;"	p	module:sdr
Col	sim/tb/sdr.v	/^    reg        [COL_BITS - 1 : 0] Col, Col_brst;$/;"	r	module:sdr
Col_addr	sim/tb/sdr.v	/^    reg        [COL_BITS - 1 : 0] Col_addr [0 : 3];                 \/\/ Column Address Pipeline$/;"	r	module:sdr
Col_brst	sim/tb/sdr.v	/^    reg        [COL_BITS - 1 : 0] Col, Col_brst;$/;"	r	module:sdr
Col_temp	sim/tb/sdr.v	/^    reg        [COL_BITS - 1 : 0] Col_temp, Burst_counter;$/;"	r	module:sdr
Command	sim/tb/sdr.v	/^    reg                   [3 : 0] Command [0 : 3];                  \/\/ Command Operation Pipel/;"	r	module:sdr
Count_precharge	sim/tb/sdr.v	/^    integer                       Count_precharge      [0 : 3];     \/\/ RW Auto Precharge Count/;"	r	module:sdr
Cs_n	sim/tb/sdr.v	/^    input                         Cs_n;$/;"	p	module:sdr
DATA_ALIGN_REG	sim/tb/altera_mf.v	/^    begin : DATA_ALIGN_REG$/;"	b	module:flexible_lvds_rx
DATA_io	rtl/dual_ov5640_lcd.v	/^    inout [31:0]           DATA_io,$/;"	p	module:dual_ov5640_lcd
DATA_io	rtl/ft60x_top.v	/^inout [31:0]           DATA_io,$/;"	p	module:ft60x_top
DDIO_IN	sim/tb/altera_mf.v	/^    begin : DDIO_IN$/;"	b	module:altlvds_rx
DDIO_IN	sim/tb/altera_mf.v	/^    begin : DDIO_IN$/;"	b	module:flexible_lvds_rx
DDIO_IN_LATCH	sim/tb/altera_mf.v	/^    begin : DDIO_IN_LATCH$/;"	b	module:altlvds_rx
DDIO_IN_LATCH	sim/tb/altera_mf.v	/^    begin : DDIO_IN_LATCH$/;"	b	module:flexible_lvds_rx
DDIO_OUT_NEG	sim/tb/altera_mf.v	/^    begin : DDIO_OUT_NEG$/;"	b	module:flexible_lvds_tx
DDIO_OUT_POS	sim/tb/altera_mf.v	/^    begin : DDIO_OUT_POS$/;"	b	module:flexible_lvds_tx
DDIO_OUT_RECEIVE	sim/tb/altera_mf.v	/^    begin : DDIO_OUT_RECEIVE$/;"	b	module:altlvds_tx
DECODED_SCANS_LENGTH	sim/tb/altera_mf.v	/^`define DECODED_SCANS_LENGTH (sld_node_total_length + ((sld_node_n_scan * `DEFAULT_BIT_LENGTH) */;"	c	module:signal_gen
DEFAULT_BIT_LENGTH	sim/tb/altera_mf.v	/^`define DEFAULT_BIT_LENGTH 32$/;"	c
DEFAULT_SCAN_LENGTH	sim/tb/altera_mf.v	/^`define DEFAULT_SCAN_LENGTH (sld_node_n_scan * `DEFAULT_BIT_LENGTH)$/;"	c	module:signal_gen
DELAY_RESOLUTION	sim/tb/altera_mf.v	/^`define DELAY_RESOLUTION 10000$/;"	c
DM_BITS	sim/tb/sdr_parameters.h	/^        parameter DM_BITS          =       1; \/\/ Set this parameter to control how many DM bit/;"	v	typeref:typename:parameter
DM_BITS	sim/tb/sdr_parameters.h	/^        parameter DM_BITS          =       2; \/\/ Set this parameter to control how many DM bit/;"	v	typeref:typename:parameter
DOT	sim/tb/altera_mf.v	/^`define DOT             "."$/;"	c
DOUBLE_DESER	sim/tb/altera_mf.v	/^    parameter DOUBLE_DESER = deserialization_factor*2;$/;"	c	module:flexible_lvds_tx
DPA_BIT_SLIP	sim/tb/altera_mf.v	/^    begin : DPA_BIT_SLIP$/;"	b	module:stratixgx_dpa_lvds_rx
DPA_FIFO_SLOW_CLOCK	sim/tb/altera_mf.v	/^    begin : DPA_FIFO_SLOW_CLOCK$/;"	b	module:stratixgx_dpa_lvds_rx
DPA_FIFO_WRITE_CLOCK	sim/tb/altera_mf.v	/^    begin : DPA_FIFO_WRITE_CLOCK$/;"	b	module:stratixgx_dpa_lvds_rx
DPA_SERDES_NEGEDGE_FAST_CLOCK	sim/tb/altera_mf.v	/^    begin : DPA_SERDES_NEGEDGE_FAST_CLOCK$/;"	b	module:stratixgx_dpa_lvds_rx
DPA_SERDES_POSEDGE_FASTCLK	sim/tb/altera_mf.v	/^    begin : DPA_SERDES_POSEDGE_FASTCLK$/;"	b	module:stratixgx_dpa_lvds_rx
DPA_SERDES_SLOWCLK	sim/tb/altera_mf.v	/^    begin : DPA_SERDES_SLOWCLK$/;"	b	module:stratixgx_dpa_lvds_rx
DQ_BITS	sim/tb/sdr_parameters.h	/^        parameter DQ_BITS          =       4; \/\/ Set this parameter to control how many Data b/;"	v	typeref:typename:parameter
DQ_BITS	sim/tb/sdr_parameters.h	/^        parameter DQ_BITS          =       8; \/\/ Set this parameter to control how many Data b/;"	v	typeref:typename:parameter
DQ_BITS	sim/tb/sdr_parameters.h	/^        parameter DQ_BITS          =      16; \/\/ Set this parameter to control how many Data b/;"	v	typeref:typename:parameter
DRS_ST	sim/tb/altera_mf.v	/^`define DRS_ST  5'b00011$/;"	c
Data_in_enable	sim/tb/sdr.v	/^    reg                           Data_in_enable;$/;"	r	module:sdr
Data_out_enable	sim/tb/sdr.v	/^    reg                           Data_out_enable;$/;"	r	module:sdr
Debug	sim/tb/sdr.v	/^    wire      Debug            = 1'b1;                          \/\/ Debug messages : 1 = On$/;"	n	module:sdr
Dq	sim/tb/sdr.v	/^    inout       [DQ_BITS - 1 : 0] Dq;$/;"	p	module:sdr
Dq_chk	sim/tb/sdr.v	/^    wire      Dq_chk           = Sys_clk & Data_in_enable;      \/\/ Check setup\/hold time for /;"	n	module:sdr
Dq_dqm	sim/tb/sdr.v	/^    reg         [DQ_BITS - 1 : 0] Dq_reg, Dq_dqm;$/;"	r	module:sdr
Dq_reg	sim/tb/sdr.v	/^    reg         [DQ_BITS - 1 : 0] Dq_reg, Dq_dqm;$/;"	r	module:sdr
Dqm	sim/tb/sdr.v	/^    input       [DM_BITS - 1 : 0] Dqm;$/;"	p	module:sdr
Dqm_reg0	sim/tb/sdr.v	/^    reg                   [1 : 0] Dqm_reg0, Dqm_reg1;               \/\/ DQM Operation Pipeline$/;"	r	module:sdr
Dqm_reg1	sim/tb/sdr.v	/^    reg                   [1 : 0] Dqm_reg0, Dqm_reg1;               \/\/ DQM Operation Pipeline$/;"	r	module:sdr
E0	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
E0	sim/tb/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r	function:MF_stratix_pll.slowest_clk
E0_mode	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
E0_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode,/;"	r	function:MF_stratix_pll.slowest_clk
E1	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
E1	sim/tb/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r	function:MF_stratix_pll.slowest_clk
E1DR_ST	sim/tb/altera_mf.v	/^`define E1DR_ST 5'b01011$/;"	c
E1IR_ST	sim/tb/altera_mf.v	/^`define E1IR_ST 5'b00100$/;"	c
E1_mode	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
E1_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode,/;"	r	function:MF_stratix_pll.slowest_clk
E2	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
E2	sim/tb/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r	function:MF_stratix_pll.slowest_clk
E2DR_ST	sim/tb/altera_mf.v	/^`define E2DR_ST 5'b01000$/;"	c
E2IR_ST	sim/tb/altera_mf.v	/^`define E2IR_ST 5'b00110$/;"	c
E2_mode	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
E2_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode,/;"	r	function:MF_stratix_pll.slowest_clk
E3	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
E3	sim/tb/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r	function:MF_stratix_pll.slowest_clk
E3_mode	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
E3_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode,/;"	r	function:MF_stratix_pll.slowest_clk
EGPP_SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter EGPP_SCAN_CHAIN = 289;$/;"	c	module:MF_stratix_pll
EOF	sim/tb/altera_mf.v	/^`define EOF -1$/;"	c
EQUAL	sim/tb/altera_mf.v	/^`define EQUAL           "="$/;"	c
EXT_STR	sim/tb/altera_mf.v	/^`define EXT_STR         "ver"$/;"	c
FALSE	sim/tb/altera_mf.v	/^`define FALSE 0 $/;"	c
FAMILY_HAS_FLEXIBLE_LVDS	sim/tb/altera_mf.v	/^    parameter FAMILY_HAS_FLEXIBLE_LVDS = ((CYCLONE_RX_STYLE == 1) ||$/;"	c	module:altlvds_rx
FAMILY_HAS_FLEXIBLE_LVDS	sim/tb/altera_mf.v	/^    parameter FAMILY_HAS_FLEXIBLE_LVDS = ((CYCLONE_TX_STYLE == 1) ||$/;"	c	module:altlvds_tx
FAMILY_HAS_STRATIXIII_STYLE_PLL	sim/tb/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXIII_STYLE_PLL = ((STRATIXIII_RX_STYLE == 1) || (CYCLONEIII_RX_ST/;"	c	module:altlvds_rx
FAMILY_HAS_STRATIXIII_STYLE_PLL	sim/tb/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXIII_STYLE_PLL = ((STRATIXIII_TX_STYLE == 1) || (CYCLONEIII_TX_ST/;"	c	module:altlvds_tx
FAMILY_HAS_STRATIXIII_STYLE_RAM	sim/tb/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXIII_STYLE_RAM = (((((intended_device_family == "Stratix III") ||/;"	c	module:dcfifo_mixed_widths
FAMILY_HAS_STRATIXII_STYLE_PLL	sim/tb/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXII_STYLE_PLL = ((STRATIXII_RX_STYLE == 1) ||$/;"	c	module:altlvds_rx
FAMILY_HAS_STRATIXII_STYLE_PLL	sim/tb/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXII_STYLE_PLL = ((STRATIXII_TX_STYLE == 1) ||$/;"	c	module:altlvds_tx
FAMILY_HAS_STRATIXII_STYLE_RAM	sim/tb/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXII_STYLE_RAM = (((((intended_device_family == "Stratix II") || (/;"	c	module:dcfifo_mixed_widths
FAMILY_HAS_STRATIX_STYLE_PLL	sim/tb/altera_mf.v	/^    parameter FAMILY_HAS_STRATIX_STYLE_PLL = ((STRATIX_RX_STYLE == 1) ||$/;"	c	module:altlvds_rx
FAMILY_HAS_STRATIX_STYLE_PLL	sim/tb/altera_mf.v	/^    parameter FAMILY_HAS_STRATIX_STYLE_PLL = ((STRATIX_TX_STYLE == 1) ||$/;"	c	module:altlvds_tx
FAST_CLK_ENA_PHASE_SHIFT	sim/tb/altera_mf.v	/^    parameter FAST_CLK_ENA_PHASE_SHIFT = (deserialization_factor*2-3) * (inclock_period\/(2*STRA/;"	c	module:altlvds_rx
FAST_CLK_ENA_PHASE_SHIFT	sim/tb/altera_mf.v	/^    parameter FAST_CLK_ENA_PHASE_SHIFT = (deserialization_factor*2-3) * (inclock_period\/(2*STRA/;"	c	module:altlvds_tx
FAST_CLOCK_NEG	sim/tb/altera_mf.v	/^    begin : FAST_CLOCK_NEG$/;"	b	module:altlvds_tx
FAST_CLOCK_POS	sim/tb/altera_mf.v	/^    begin : FAST_CLOCK_POS$/;"	b	module:altlvds_tx
FAST_SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter FAST_SCAN_CHAIN = 180;$/;"	c	module:MF_cycloneiii_pll
FAST_SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter FAST_SCAN_CHAIN = 180;$/;"	c	module:MF_cycloneiiigl_pll
FAST_SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter FAST_SCAN_CHAIN = 180;$/;"	c	module:MF_stratixiii_pll
FAST_SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter FAST_SCAN_CHAIN = 75;$/;"	c	module:MF_stratixii_pll
FEATURE_FAMILY_ARRIA10	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_ARRIA10;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_ARRIAIIGX	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_ARRIAIIGX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_ARRIAIIGZ	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_ARRIAIIGZ;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_ARRIAV	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_ARRIAV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_ARRIAVGZ	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_ARRIAVGZ;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_BASE_CYCLONE	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_BASE_CYCLONE;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_BASE_CYCLONEII	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_BASE_CYCLONEII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_BASE_STRATIX	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_BASE_STRATIX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_BASE_STRATIXII	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_BASE_STRATIXII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_CYCLONE	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_CYCLONE;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_CYCLONEII	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_CYCLONEII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_CYCLONEIII	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_CYCLONEIII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_CYCLONEIVE	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_CYCLONEIVE;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_CYCLONEIVGX	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_CYCLONEIVGX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_CYCLONEV	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_CYCLONEV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_HARDCOPYIII	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_HARDCOPYIII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_HARDCOPYIV	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_HARDCOPYIV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_IS_ALTMULT_ADD_EOL	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_IS_ALTMULT_ADD_EOL;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_MAX10FPGA	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_MAX10FPGA;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_MAXII	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_MAXII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_MAXV	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_MAXV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_STRATIX	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_STRATIX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_STRATIXGX	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_STRATIXGX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_STRATIXII	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_STRATIXII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_STRATIXIIGX	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_STRATIXIIGX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_STRATIXIII	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_STRATIXIII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_STRATIXIV	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_STRATIXIV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_STRATIXV	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_STRATIXV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FEATURE_FAMILY_STRATIX_HC	sim/tb/altera_mf.v	/^function FEATURE_FAMILY_STRATIX_HC;$/;"	f	module:ALTERA_DEVICE_FAMILIES
FIFO_DEPTH	sim/tb/altera_mf.v	/^    parameter FIFO_DEPTH = (add_usedw_msb_bit == "OFF") ? lpm_widthu_r : lpm_widthu_r -1;$/;"	c	module:dcfifo_low_latency
FIFO_Din	rtl/ft60x_top.v	/^wire [31:0] FIFO_Din;$/;"	n	module:ft60x_top
FIFO_Dout	rtl/ft60x_top.v	/^reg [31:0] FIFO_Dout;$/;"	r	module:ft60x_top
FIFO_F	rtl/ft60x_top.v	/^wire FIFO_F,FIFO_V;$/;"	n	module:ft60x_top
FIFO_RD	rtl/ft60x_top.v	/^wire FIFO_WR, FIFO_RD;$/;"	n	module:ft60x_top
FIFO_V	rtl/ft60x_top.v	/^wire FIFO_F,FIFO_V;$/;"	n	module:ft60x_top
FIFO_WR	rtl/ft60x_top.v	/^wire FIFO_WR, FIFO_RD;$/;"	n	module:ft60x_top
G	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_cycloneiii_pll.gcd
G	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_cycloneiiigl_pll.gcd
G	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratix_pll.gcd
G	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratixii_pll.gcd
G	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratixiii_pll.gcd
G0	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
G0	sim/tb/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r	function:MF_stratix_pll.slowest_clk
G0_mode	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
G0_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode,/;"	r	function:MF_stratix_pll.slowest_clk
G1	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
G1	sim/tb/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r	function:MF_stratix_pll.slowest_clk
G1_mode	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
G1_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode,/;"	r	function:MF_stratix_pll.slowest_clk
G2	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
G2	sim/tb/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r	function:MF_stratix_pll.slowest_clk
G2_mode	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
G2_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode,/;"	r	function:MF_stratix_pll.slowest_clk
G3	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
G3	sim/tb/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r	function:MF_stratix_pll.slowest_clk
G3_mode	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
G3_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode,/;"	r	function:MF_stratix_pll.slowest_clk
GATE_LOCK_CYCLES	sim/tb/altera_mf.v	/^    parameter GATE_LOCK_CYCLES = 7;$/;"	c	module:MF_stratixii_pll
GET_PARAMETER_VALUE	sim/tb/altera_mf.v	/^function [8*200:1] GET_PARAMETER_VALUE;$/;"	f	module:ALTERA_MF_HINT_EVALUATION
GPIO_o	rtl/dual_ov5640_lcd.v	/^    output [1:0]           GPIO_o$/;"	p	module:dual_ov5640_lcd
GPIO_o	rtl/ft60x_top.v	/^output [1:0]           GPIO_o,$/;"	p	module:ft60x_top
GPP_SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter GPP_SCAN_CHAIN  = 234;$/;"	c	module:MF_cycloneiii_pll
GPP_SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter GPP_SCAN_CHAIN  = 234;$/;"	c	module:MF_cycloneiiigl_pll
GPP_SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter GPP_SCAN_CHAIN  = 234;$/;"	c	module:MF_stratixiii_pll
GPP_SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter GPP_SCAN_CHAIN = 174;$/;"	c	module:MF_stratixii_pll
GPP_SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter GPP_SCAN_CHAIN = 193;$/;"	c	module:MF_stratix_pll
H10	sim/tb/altera_mf.v	/^`define H10             8'h10$/;"	c
H10000	sim/tb/altera_mf.v	/^`define H10000          20'h10000$/;"	c
HOLD_REGISTER	sim/tb/altera_mf.v	/^    begin : HOLD_REGISTER$/;"	b	module:stratix_lvds_rx
H_BACK_1018	rtl/lcd/lcd_driver.v	/^parameter  H_BACK_1018   =  11'd80;     \/\/行显示后沿$/;"	c	module:lcd_driver
H_BACK_1018	sim/tb/lcd/lcd_driver.v	/^parameter  H_BACK_1018   =  11'd80;     \/\/行显示后沿$/;"	c	module:lcd_driver
H_BACK_4342	rtl/lcd/lcd_driver.v	/^parameter  H_BACK_4342   =  11'd2;      \/\/行显示后沿$/;"	c	module:lcd_driver
H_BACK_4342	sim/tb/lcd/lcd_driver.v	/^parameter  H_BACK_4342   =  11'd2;      \/\/行显示后沿$/;"	c	module:lcd_driver
H_BACK_4384	rtl/lcd/lcd_driver.v	/^parameter  H_BACK_4384   =  11'd88;      \/\/行显示后沿$/;"	c	module:lcd_driver
H_BACK_7016	rtl/lcd/lcd_driver.v	/^parameter  H_BACK_7016   =  11'd140;    \/\/行显示后沿$/;"	c	module:lcd_driver
H_BACK_7016	sim/tb/lcd/lcd_driver.v	/^parameter  H_BACK_7016   =  11'd140;    \/\/行显示后沿$/;"	c	module:lcd_driver
H_BACK_7084	rtl/lcd/lcd_driver.v	/^parameter  H_BACK_7084   =  11'd88;     \/\/行显示后沿$/;"	c	module:lcd_driver
H_BACK_7084	sim/tb/lcd/lcd_driver.v	/^parameter  H_BACK_7084   =  11'd88;     \/\/行显示后沿$/;"	c	module:lcd_driver
H_DISP_1018	rtl/lcd/lcd_driver.v	/^parameter  H_DISP_1018   =  11'd1280;   \/\/行有效数据$/;"	c	module:lcd_driver
H_DISP_1018	sim/tb/lcd/lcd_driver.v	/^parameter  H_DISP_1018   =  11'd1280;   \/\/行有效数据$/;"	c	module:lcd_driver
H_DISP_4342	rtl/lcd/lcd_driver.v	/^parameter  H_DISP_4342   =  11'd480;    \/\/行有效数据$/;"	c	module:lcd_driver
H_DISP_4342	sim/tb/lcd/lcd_driver.v	/^parameter  H_DISP_4342   =  11'd480;    \/\/行有效数据$/;"	c	module:lcd_driver
H_DISP_4384	rtl/lcd/lcd_driver.v	/^parameter  H_DISP_4384   =  11'd800;    \/\/行有效数据$/;"	c	module:lcd_driver
H_DISP_7016	rtl/lcd/lcd_driver.v	/^parameter  H_DISP_7016   =  11'd1024;   \/\/行有效数据$/;"	c	module:lcd_driver
H_DISP_7016	sim/tb/lcd/lcd_driver.v	/^parameter  H_DISP_7016   =  11'd1024;   \/\/行有效数据$/;"	c	module:lcd_driver
H_DISP_7084	rtl/lcd/lcd_driver.v	/^parameter  H_DISP_7084   =  11'd800;    \/\/行有效数据$/;"	c	module:lcd_driver
H_DISP_7084	sim/tb/lcd/lcd_driver.v	/^parameter  H_DISP_7084   =  11'd800;    \/\/行有效数据$/;"	c	module:lcd_driver
H_FRONT_1018	rtl/lcd/lcd_driver.v	/^parameter  H_FRONT_1018  =  11'd70;     \/\/行显示前沿$/;"	c	module:lcd_driver
H_FRONT_1018	sim/tb/lcd/lcd_driver.v	/^parameter  H_FRONT_1018  =  11'd70;     \/\/行显示前沿$/;"	c	module:lcd_driver
H_FRONT_4342	rtl/lcd/lcd_driver.v	/^parameter  H_FRONT_4342  =  11'd2;      \/\/行显示前沿$/;"	c	module:lcd_driver
H_FRONT_4342	sim/tb/lcd/lcd_driver.v	/^parameter  H_FRONT_4342  =  11'd2;      \/\/行显示前沿$/;"	c	module:lcd_driver
H_FRONT_4384	rtl/lcd/lcd_driver.v	/^parameter  H_FRONT_4384  =  11'd40;      \/\/行显示前沿$/;"	c	module:lcd_driver
H_FRONT_7016	rtl/lcd/lcd_driver.v	/^parameter  H_FRONT_7016  =  11'd160;    \/\/行显示前沿$/;"	c	module:lcd_driver
H_FRONT_7016	sim/tb/lcd/lcd_driver.v	/^parameter  H_FRONT_7016  =  11'd160;    \/\/行显示前沿$/;"	c	module:lcd_driver
H_FRONT_7084	rtl/lcd/lcd_driver.v	/^parameter  H_FRONT_7084  =  11'd40;     \/\/行显示前沿$/;"	c	module:lcd_driver
H_FRONT_7084	sim/tb/lcd/lcd_driver.v	/^parameter  H_FRONT_7084  =  11'd40;     \/\/行显示前沿$/;"	c	module:lcd_driver
H_SYNC_1018	rtl/lcd/lcd_driver.v	/^parameter  H_SYNC_1018   =  11'd10;     \/\/行同步$/;"	c	module:lcd_driver
H_SYNC_1018	sim/tb/lcd/lcd_driver.v	/^parameter  H_SYNC_1018   =  11'd10;     \/\/行同步$/;"	c	module:lcd_driver
H_SYNC_4342	rtl/lcd/lcd_driver.v	/^parameter  H_SYNC_4342   =  11'd41;     \/\/行同步$/;"	c	module:lcd_driver
H_SYNC_4342	sim/tb/lcd/lcd_driver.v	/^parameter  H_SYNC_4342   =  11'd41;     \/\/行同步$/;"	c	module:lcd_driver
H_SYNC_4384	rtl/lcd/lcd_driver.v	/^parameter  H_SYNC_4384   =  11'd128;     \/\/行同步$/;"	c	module:lcd_driver
H_SYNC_7016	rtl/lcd/lcd_driver.v	/^parameter  H_SYNC_7016   =  11'd20;     \/\/行同步$/;"	c	module:lcd_driver
H_SYNC_7016	sim/tb/lcd/lcd_driver.v	/^parameter  H_SYNC_7016   =  11'd20;     \/\/行同步$/;"	c	module:lcd_driver
H_SYNC_7084	rtl/lcd/lcd_driver.v	/^parameter  H_SYNC_7084   =  11'd128;    \/\/行同步$/;"	c	module:lcd_driver
H_SYNC_7084	sim/tb/lcd/lcd_driver.v	/^parameter  H_SYNC_7084   =  11'd128;    \/\/行同步$/;"	c	module:lcd_driver
H_TOTAL_1018	rtl/lcd/lcd_driver.v	/^parameter  H_TOTAL_1018  =  11'd1440;   \/\/行扫描周期$/;"	c	module:lcd_driver
H_TOTAL_1018	sim/tb/lcd/lcd_driver.v	/^parameter  H_TOTAL_1018  =  11'd1440;   \/\/行扫描周期$/;"	c	module:lcd_driver
H_TOTAL_4342	rtl/lcd/lcd_driver.v	/^parameter  H_TOTAL_4342  =  11'd525;    \/\/行扫描周期$/;"	c	module:lcd_driver
H_TOTAL_4342	sim/tb/lcd/lcd_driver.v	/^parameter  H_TOTAL_4342  =  11'd525;    \/\/行扫描周期$/;"	c	module:lcd_driver
H_TOTAL_4384	rtl/lcd/lcd_driver.v	/^parameter  H_TOTAL_4384  =  11'd1056;    \/\/行扫描周期$/;"	c	module:lcd_driver
H_TOTAL_7016	rtl/lcd/lcd_driver.v	/^parameter  H_TOTAL_7016  =  11'd1344;   \/\/行扫描周期$/;"	c	module:lcd_driver
H_TOTAL_7016	sim/tb/lcd/lcd_driver.v	/^parameter  H_TOTAL_7016  =  11'd1344;   \/\/行扫描周期$/;"	c	module:lcd_driver
H_TOTAL_7084	rtl/lcd/lcd_driver.v	/^parameter  H_TOTAL_7084  =  11'd1056;   \/\/行扫描周期$/;"	c	module:lcd_driver
H_TOTAL_7084	sim/tb/lcd/lcd_driver.v	/^parameter  H_TOTAL_7084  =  11'd1056;   \/\/行扫描周期$/;"	c	module:lcd_driver
I2C_FREQ	rtl/ov5640/i2c_dri.v	/^      parameter   I2C_FREQ   = 18'd250_000       \/\/ I2C的SCL时钟频率$/;"	c	module:i2c_dri
I2C_FREQ	rtl/ov5640/ov5640_dri.v	/^parameter I2C_FREQ   = 18'd250_000    ; \/\/I2C的SCL时钟频率,不超过400KHz$/;"	c	module:ov5640_dri
ID_1018	rtl/lcd/clk_div.v	/^parameter  ID_1018 =  5;$/;"	c	module:clk_div
ID_1018	rtl/lcd/lcd_disply.v	/^parameter  ID_1018 =   5;$/;"	c	module:lcd_disply
ID_1018	rtl/lcd/lcd_driver.v	/^parameter  ID_1018 =   5;$/;"	c	module:lcd_driver
ID_1018	rtl/ov5640/picture_size.v	/^parameter  ID_1018 =   5;$/;"	c	module:picture_size
ID_1018	sim/tb/lcd/clk_div.v	/^parameter  ID_1018 =  5;$/;"	c	module:clk_div
ID_1018	sim/tb/lcd/lcd_driver.v	/^parameter  ID_1018 =   5;$/;"	c	module:lcd_driver
ID_4342	rtl/lcd/clk_div.v	/^parameter  ID_4342 =  0;$/;"	c	module:clk_div
ID_4342	rtl/lcd/lcd_disply.v	/^parameter  ID_4342 =   0;$/;"	c	module:lcd_disply
ID_4342	rtl/lcd/lcd_driver.v	/^parameter  ID_4342 =   0;$/;"	c	module:lcd_driver
ID_4342	rtl/ov5640/picture_size.v	/^parameter  ID_4342 =   0;$/;"	c	module:picture_size
ID_4342	sim/tb/lcd/clk_div.v	/^parameter  ID_4342 =  0;$/;"	c	module:clk_div
ID_4342	sim/tb/lcd/lcd_driver.v	/^parameter  ID_4342 =   0;$/;"	c	module:lcd_driver
ID_4384	rtl/lcd/clk_div.v	/^parameter  ID_4384 =  4;$/;"	c	module:clk_div
ID_4384	rtl/lcd/lcd_disply.v	/^parameter  ID_4384 =   4;$/;"	c	module:lcd_disply
ID_4384	rtl/lcd/lcd_driver.v	/^parameter  ID_4384 =   4;          $/;"	c	module:lcd_driver
ID_4384	rtl/ov5640/picture_size.v	/^parameter  ID_4384 =   4;$/;"	c	module:picture_size
ID_7016	rtl/lcd/clk_div.v	/^parameter  ID_7016 =  2;$/;"	c	module:clk_div
ID_7016	rtl/lcd/lcd_disply.v	/^parameter  ID_7016 =   2;$/;"	c	module:lcd_disply
ID_7016	rtl/lcd/lcd_driver.v	/^parameter  ID_7016 =   2;$/;"	c	module:lcd_driver
ID_7016	rtl/ov5640/picture_size.v	/^parameter  ID_7016 =   2;$/;"	c	module:picture_size
ID_7016	sim/tb/lcd/clk_div.v	/^parameter  ID_7016 =  2;$/;"	c	module:clk_div
ID_7016	sim/tb/lcd/lcd_driver.v	/^parameter  ID_7016 =   2;$/;"	c	module:lcd_driver
ID_7084	rtl/lcd/clk_div.v	/^parameter  ID_7084 =  1;$/;"	c	module:clk_div
ID_7084	rtl/lcd/lcd_disply.v	/^parameter  ID_7084 =   1;$/;"	c	module:lcd_disply
ID_7084	rtl/lcd/lcd_driver.v	/^parameter  ID_7084 =   1;$/;"	c	module:lcd_driver
ID_7084	rtl/ov5640/picture_size.v	/^parameter  ID_7084 =   1;$/;"	c	module:picture_size
ID_7084	sim/tb/lcd/clk_div.v	/^parameter  ID_7084 =  1;$/;"	c	module:clk_div
ID_7084	sim/tb/lcd/lcd_driver.v	/^parameter  ID_7084 =   1;$/;"	c	module:lcd_driver
ID_lcd	rtl/dual_ov5640_lcd.v	/^wire [15:0] ID_lcd         ;  \/\/LCD的ID$/;"	n	module:dual_ov5640_lcd
ID_lcd	rtl/lcd/clk_div.v	/^    input  [15:0]         ID_lcd , \/\/LCD的ID$/;"	p	module:clk_div
ID_lcd	rtl/lcd/lcd.v	/^    output     [15:0]  ID_lcd          \/\/LCD的ID$/;"	p	module:lcd
ID_lcd	rtl/lcd/lcd_disply.v	/^    input      [15:0]  ID_lcd ,      \/\/LCD的ID   $/;"	p	module:lcd_disply
ID_lcd	rtl/lcd/lcd_driver.v	/^    input      [15:0]  ID_lcd        \/\/LCD的ID$/;"	p	module:lcd_driver
ID_lcd	rtl/lcd/rd_id.v	/^    output reg [15:0]  ID_lcd     \/\/屏幕ID$/;"	p	module:rd_id
ID_lcd	rtl/ov5640/picture_size.v	/^    input       [15:0] ID_lcd      ,$/;"	p	module:picture_size
ID_lcd	sim/tb/lcd/clk_div.v	/^    input  [15:0]         ID_lcd , \/\/LCD的ID$/;"	p	module:clk_div
ID_lcd	sim/tb/lcd/lcd.v	/^    output     [15:0]  ID_lcd          \/\/LCD的ID$/;"	p	module:lcd
ID_lcd	sim/tb/lcd/lcd_driver.v	/^    input      [15:0]  ID_lcd        \/\/LCD的ID$/;"	p	module:lcd_driver
ID_lcd	sim/tb/lcd/rd_id.v	/^    output reg [15:0]  ID_lcd $/;"	p	module:rd_id
ID_rd_en	rtl/lcd/rd_id.v	/^reg   ID_rd_en;$/;"	r	module:rd_id
ID_rd_en	sim/tb/lcd/rd_id.v	/^reg   ID_rd_en;$/;"	r	module:rd_id
INITIALIZATION	sim/tb/altera_mf.v	/^    begin : INITIALIZATION$/;"	b	module:altfp_mult
INITIALIZATION	sim/tb/altera_mf.v	/^    begin : INITIALIZATION$/;"	b	module:altlvds_rx
INITIALIZATION	sim/tb/altera_mf.v	/^    begin : INITIALIZATION$/;"	b	module:altlvds_tx
INITIALIZATION	sim/tb/altera_mf.v	/^    begin : INITIALIZATION$/;"	b	module:flexible_lvds_rx
INITIALIZATION	sim/tb/altera_mf.v	/^    begin : INITIALIZATION$/;"	b	module:flexible_lvds_tx
INITIALIZATION	sim/tb/altera_mf.v	/^    begin : INITIALIZATION$/;"	b	module:stratix_lvds_rx
INITIALIZATION	sim/tb/altera_mf.v	/^    begin : INITIALIZATION$/;"	b	module:stratix_tx_outclk
INITIALIZATION	sim/tb/altera_mf.v	/^    begin : INITIALIZATION$/;"	b	module:stratixgx_dpa_lvds_rx
INITIALIZATION	sim/tb/altera_mf.v	/^    begin : INITIALIZATION$/;"	b	module:stratixii_tx_outclk
INITIALIZE	sim/tb/altera_mf.v	/^    begin : INITIALIZE$/;"	b	module:altsqrt
INITIALIZE	sim/tb/altera_mf.v	/^    begin : INITIALIZE$/;"	b	module:altsquare
INITIAL_PHASE_SELECT	sim/tb/altera_mf.v	/^    parameter INITIAL_PHASE_SELECT = (enable_dpa_initial_phase_selection == "ON") &&$/;"	c	module:stratixiii_lvds_rx_dpa
INIT_ST	sim/tb/altera_mf.v	/^`define INIT_ST 5'b10000$/;"	c
INT_CLOCK_BOOST	sim/tb/altera_mf.v	/^    parameter INT_CLOCK_BOOST = ( (inclock_boost == 0)$/;"	c	module:altlvds_rx
INT_CLOCK_BOOST	sim/tb/altera_mf.v	/^    parameter INT_CLOCK_BOOST = ((inclock_boost == 0)$/;"	c	module:altlvds_tx
IN_REG	sim/tb/altera_mf.v	/^    begin : IN_REG$/;"	b	module:flexible_lvds_tx
IRS_ST	sim/tb/altera_mf.v	/^`define IRS_ST  5'b01100$/;"	c
IR_REGISTER_WIDTH	sim/tb/altera_mf.v	/^`define IR_REGISTER_WIDTH 10;$/;"	c
IS_FAMILY_ARRIA10	sim/tb/altera_mf.v	/^function IS_FAMILY_ARRIA10;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_ARRIAGX	sim/tb/altera_mf.v	/^function IS_FAMILY_ARRIAGX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_ARRIAIIGX	sim/tb/altera_mf.v	/^function IS_FAMILY_ARRIAIIGX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_ARRIAIIGZ	sim/tb/altera_mf.v	/^function IS_FAMILY_ARRIAIIGZ;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_ARRIAV	sim/tb/altera_mf.v	/^function IS_FAMILY_ARRIAV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_ARRIAVGZ	sim/tb/altera_mf.v	/^function IS_FAMILY_ARRIAVGZ;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_CYCLONE	sim/tb/altera_mf.v	/^function IS_FAMILY_CYCLONE;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_CYCLONEII	sim/tb/altera_mf.v	/^function IS_FAMILY_CYCLONEII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_CYCLONEIII	sim/tb/altera_mf.v	/^function IS_FAMILY_CYCLONEIII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_CYCLONEIIILS	sim/tb/altera_mf.v	/^function IS_FAMILY_CYCLONEIIILS;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_CYCLONEIVE	sim/tb/altera_mf.v	/^function IS_FAMILY_CYCLONEIVE;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_CYCLONEIVGX	sim/tb/altera_mf.v	/^function IS_FAMILY_CYCLONEIVGX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_CYCLONEV	sim/tb/altera_mf.v	/^function IS_FAMILY_CYCLONEV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_HARDCOPYII	sim/tb/altera_mf.v	/^function IS_FAMILY_HARDCOPYII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_HARDCOPYIII	sim/tb/altera_mf.v	/^function IS_FAMILY_HARDCOPYIII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_HARDCOPYIV	sim/tb/altera_mf.v	/^function IS_FAMILY_HARDCOPYIV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_MAX10FPGA	sim/tb/altera_mf.v	/^function IS_FAMILY_MAX10FPGA;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_MAXII	sim/tb/altera_mf.v	/^function IS_FAMILY_MAXII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_MAXV	sim/tb/altera_mf.v	/^function IS_FAMILY_MAXV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_STRATIX	sim/tb/altera_mf.v	/^function IS_FAMILY_STRATIX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_STRATIXGX	sim/tb/altera_mf.v	/^function IS_FAMILY_STRATIXGX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_STRATIXII	sim/tb/altera_mf.v	/^function IS_FAMILY_STRATIXII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_STRATIXIIGX	sim/tb/altera_mf.v	/^function IS_FAMILY_STRATIXIIGX;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_STRATIXIII	sim/tb/altera_mf.v	/^function IS_FAMILY_STRATIXIII;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_STRATIXIV	sim/tb/altera_mf.v	/^function IS_FAMILY_STRATIXIV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_FAMILY_STRATIXV	sim/tb/altera_mf.v	/^function IS_FAMILY_STRATIXV;$/;"	f	module:ALTERA_DEVICE_FAMILIES
IS_VALID_FAMILY	sim/tb/altera_mf.v	/^function IS_VALID_FAMILY;$/;"	f	module:ALTERA_DEVICE_FAMILIES
I_AR	rtl/sdram/sdram_para.v	/^`define     I_AR            5'd3                            \/\/自动刷新            $/;"	c
I_AR	sim/tb/sdram_para.v	/^`define		I_AR 	        5'd3		                    \/\/自动刷新            $/;"	c
I_DONE	rtl/sdram/sdram_para.v	/^`define     I_DONE          5'd7                            \/\/初始化完成$/;"	c
I_DONE	sim/tb/sdram_para.v	/^`define		I_DONE	        5'd7		                    \/\/初始化完成$/;"	c
I_MRS	rtl/sdram/sdram_para.v	/^`define     I_MRS           5'd5                            \/\/模式寄存器设置$/;"	c
I_MRS	sim/tb/sdram_para.v	/^`define		I_MRS	        5'd5		                    \/\/模式寄存器设置$/;"	c
I_NOP	rtl/sdram/sdram_para.v	/^`define     I_NOP           5'd0                            \/\/等待上电200us稳定期结束$/;"	c
I_NOP	sim/tb/sdram_para.v	/^`define		I_NOP	        5'd0		                    \/\/等待上电200us稳定期结束$/;"	c
I_PRE	rtl/sdram/sdram_para.v	/^`define     I_PRE           5'd1                            \/\/预充电状态$/;"	c
I_PRE	sim/tb/sdram_para.v	/^`define		I_PRE 	        5'd1		                    \/\/预充电状态$/;"	c
I_TRF	rtl/sdram/sdram_para.v	/^`define     I_TRF           5'd4                            \/\/等待自动刷新结束    tRC$/;"	c
I_TRF	sim/tb/sdram_para.v	/^`define		I_TRF	        5'd4		                    \/\/等待自动刷新结束	  tRC$/;"	c
I_TRP	rtl/sdram/sdram_para.v	/^`define     I_TRP           5'd2                            \/\/等待预充电完成       tRP$/;"	c
I_TRP	sim/tb/sdram_para.v	/^`define		I_TRP 	        5'd2		                    \/\/等待预充电完成	      tRP$/;"	c
I_TRSC	rtl/sdram/sdram_para.v	/^`define     I_TRSC          5'd6                            \/\/等待模式寄存器设置完成/;"	c
I_TRSC	sim/tb/sdram_para.v	/^`define		I_TRSC	        5'd6		                    \/\/等待模式寄存器设置完成 tRSC$/;"	c
JTAG_USR1_INSTR	sim/tb/altera_mf.v	/^`define JTAG_USR1_INSTR 10'b0000001110$/;"	c
L	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_cycloneiii_pll.gcd
L	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_cycloneiiigl_pll.gcd
L	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratix_pll.gcd
L	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratixii_pll.gcd
L	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratixiii_pll.gcd
L0	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
L0	sim/tb/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r	function:MF_stratix_pll.slowest_clk
L0_mode	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
L0_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode,/;"	r	function:MF_stratix_pll.slowest_clk
L1	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
L1	sim/tb/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r	function:MF_stratix_pll.slowest_clk
L1_mode	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
L1_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode,/;"	r	function:MF_stratix_pll.slowest_clk
LATENCY	sim/tb/altera_mf.v	/^    parameter LATENCY = (deserialization_factor % 2 == 1) ? (deserialization_factor \/ 2 + 1) : /;"	c	module:flexible_lvds_rx
LATENCY	sim/tb/altera_mf.v	/^    parameter LATENCY = pipeline -1;$/;"	c	module:altfp_mult
LED3bit	rtl/ft60x_top.v	/^output reg [2:0]            LED3bit\/\/$/;"	p	module:ft60x_top
LENGTHSTATE	sim/tb/altera_mf.v	/^`define LENGTHSTATE   3'b001$/;"	c
LMR	sim/tb/sdr.v	/^    `define   LMR       7$/;"	c	module:sdr
LOAD_CNTR_MODULUS	sim/tb/altera_mf.v	/^    parameter LOAD_CNTR_MODULUS = (deserialization_factor % 2 == 1) ?$/;"	c	module:flexible_lvds_tx
LOAD_ENABLE	sim/tb/altera_mf.v	/^    begin : LOAD_ENABLE$/;"	b	module:stratix_lvds_rx
LOAD_ENABLE_NEG	sim/tb/altera_mf.v	/^    begin : LOAD_ENABLE_NEG$/;"	b	module:stratix_tx_outclk
LOAD_ENABLE_POS	sim/tb/altera_mf.v	/^    begin : LOAD_ENABLE_POS$/;"	b	module:stratix_tx_outclk
LOOPBACK_WIRE_WIDTH	sim/tb/altera_mf.v	/^    `define LOOPBACK_WIRE_WIDTH (input_source_b0 == "LOOPBACK")? (width_a + 18) : (int_width_res/;"	c	module:altmult_add
LOOP_1	sim/tb/altera_mf.v	/^            begin : LOOP_1$/;"	b	function:altfp_mult.bit_all_0
LOOP_1	sim/tb/altera_mf.v	/^        begin : LOOP_1$/;"	b	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
LOOP_1	sim/tb/altera_mf.v	/^        begin : LOOP_1$/;"	b	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
LOOP_1	sim/tb/altera_mf.v	/^        begin : LOOP_1$/;"	b	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
LOOP_3	sim/tb/altera_mf.v	/^        begin : LOOP_3$/;"	b	block:altfp_mult.MULTIPLY_FP
LOOP_4	sim/tb/altera_mf.v	/^        begin : LOOP_4$/;"	b	block:altfp_mult.MULTIPLY_FP
M	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_cycloneiii_pll.output_counter_value
M	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_cycloneiiigl_pll.output_counter_value
M	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratix_pll.output_counter_value
M	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratixii_pll.output_counter_value
M	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratixiii_pll.output_counter_value
M	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_cycloneiii_pll.output_counter_value
M	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_cycloneiiigl_pll.output_counter_value
M	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratix_pll.output_counter_value
M	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratixii_pll.output_counter_value
M	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratixiii_pll.output_counter_value
M1	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiii_pll.lcm
M1	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiiigl_pll.lcm
M1	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratix_pll.lcm
M1	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixii_pll.lcm
M1	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixiii_pll.lcm
M2	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiii_pll.lcm
M2	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiiigl_pll.lcm
M2	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratix_pll.lcm
M2	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixii_pll.lcm
M2	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixiii_pll.lcm
M3	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiii_pll.lcm
M3	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiiigl_pll.lcm
M3	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratix_pll.lcm
M3	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixii_pll.lcm
M3	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixiii_pll.lcm
M4	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiii_pll.lcm
M4	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiiigl_pll.lcm
M4	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratix_pll.lcm
M4	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixii_pll.lcm
M4	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixiii_pll.lcm
M5	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiii_pll.lcm
M5	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiiigl_pll.lcm
M5	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratix_pll.lcm
M5	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixii_pll.lcm
M5	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixiii_pll.lcm
M6	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiii_pll.lcm
M6	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiiigl_pll.lcm
M6	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratix_pll.lcm
M6	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixii_pll.lcm
M6	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixiii_pll.lcm
M7	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiii_pll.lcm
M7	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiiigl_pll.lcm
M7	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratix_pll.lcm
M7	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixii_pll.lcm
M7	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixiii_pll.lcm
M8	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiii_pll.lcm
M8	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiiigl_pll.lcm
M8	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratix_pll.lcm
M8	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixii_pll.lcm
M8	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixiii_pll.lcm
M9	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiii_pll.lcm
M9	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiiigl_pll.lcm
M9	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratix_pll.lcm
M9	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixii_pll.lcm
M9	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixiii_pll.lcm
MASK15	sim/tb/altera_mf.v	/^`define MASK15          32'h000000FF$/;"	c
MAXV_TX_STYLE	sim/tb/altera_mf.v	/^    parameter MAXV_TX_STYLE = ((((intended_device_family == "MAX V") || (intended_device_family /;"	c	module:altlvds_tx
MAX_BUFFER_SZ	sim/tb/altera_mf.v	/^`define MAX_BUFFER_SZ   2048$/;"	c
MAX_CHANNEL	sim/tb/altera_mf.v	/^`define MAX_CHANNEL 132$/;"	c
MAX_DESER	sim/tb/altera_mf.v	/^`define MAX_DESER 44$/;"	c
MAX_NAME_SZ	sim/tb/altera_mf.v	/^`define MAX_NAME_SZ     256$/;"	c
MAX_WIDTH	sim/tb/altera_mf.v	/^`define MAX_WIDTH       1024$/;"	c
MF_cycloneiii_pll	sim/tb/altera_mf.v	/^module MF_cycloneiii_pll (inclk,$/;"	m
MF_cycloneiiigl_m_cntr	sim/tb/altera_mf.v	/^module MF_cycloneiiigl_m_cntr   ( clk,$/;"	m
MF_cycloneiiigl_n_cntr	sim/tb/altera_mf.v	/^module MF_cycloneiiigl_n_cntr   ( clk,$/;"	m
MF_cycloneiiigl_pll	sim/tb/altera_mf.v	/^module MF_cycloneiiigl_pll (inclk,$/;"	m
MF_cycloneiiigl_scale_cntr	sim/tb/altera_mf.v	/^module MF_cycloneiiigl_scale_cntr   ( clk,$/;"	m
MF_pll_reg	sim/tb/altera_mf.v	/^module MF_pll_reg (q,$/;"	m
MF_stratix_pll	sim/tb/altera_mf.v	/^    begin : MF_stratix_pll$/;"	b	module:altlvds_rx
MF_stratix_pll	sim/tb/altera_mf.v	/^    begin : MF_stratix_pll$/;"	b	module:altlvds_tx
MF_stratix_pll	sim/tb/altera_mf.v	/^module MF_stratix_pll (inclk,$/;"	m
MF_stratixii_pll	sim/tb/altera_mf.v	/^    begin : MF_stratixii_pll$/;"	b	module:altlvds_rx
MF_stratixii_pll	sim/tb/altera_mf.v	/^    begin : MF_stratixii_pll$/;"	b	module:altlvds_tx
MF_stratixii_pll	sim/tb/altera_mf.v	/^module MF_stratixii_pll (inclk,$/;"	m
MF_stratixiii_pll	sim/tb/altera_mf.v	/^    begin : MF_stratixiii_pll$/;"	b	module:altlvds_rx
MF_stratixiii_pll	sim/tb/altera_mf.v	/^    begin : MF_stratixiii_pll$/;"	b	module:altlvds_tx
MF_stratixiii_pll	sim/tb/altera_mf.v	/^module MF_stratixiii_pll (inclk,$/;"	m
MINUS	sim/tb/altera_mf.v	/^`define MINUS           "-"$/;"	c
MRD_chk	sim/tb/sdr.v	/^    time  MRD_chk;$/;"	r	module:sdr
MULTIPLY	sim/tb/altera_mf.v	/^    begin:MULTIPLY$/;"	b	module:altmult_add
MULTIPLY_FP	sim/tb/altera_mf.v	/^    begin : MULTIPLY_FP$/;"	b	module:altfp_mult
MULTIPLY_STRATIXV	sim/tb/altera_mf.v	/^    begin:MULTIPLY_STRATIXV$/;"	b	module:altmult_add
MULT_ROUND_BITS	sim/tb/altera_mf.v	/^    `define MULT_ROUND_BITS  (((multiplier01_rounding == "NO") && (multiplier23_rounding == "NO"/;"	c	module:altmult_add
MUX_WIDTH	sim/tb/altera_mf.v	/^    parameter MUX_WIDTH = 12;$/;"	c	module:stratixii_lvds_rx
MUX_WIDTH	sim/tb/altera_mf.v	/^    parameter MUX_WIDTH = 12;$/;"	c	module:stratixiii_lvds_rx_channel
Mode_reg	sim/tb/sdr.v	/^    reg       [ADDR_BITS - 1 : 0] Mode_reg;$/;"	r	module:sdr
Mode_reg_enable	sim/tb/sdr.v	/^    wire      Mode_reg_enable  = ~Cs_n & ~Ras_n & ~Cas_n & ~We_n;$/;"	n	module:sdr
N	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_cycloneiii_pll.output_counter_value
N	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_cycloneiiigl_pll.output_counter_value
N	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratix_pll.output_counter_value
N	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratixii_pll.output_counter_value
N	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratixiii_pll.output_counter_value
N	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_cycloneiii_pll.output_counter_value
N	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_cycloneiiigl_pll.output_counter_value
N	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratix_pll.output_counter_value
N	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratixii_pll.output_counter_value
N	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratixiii_pll.output_counter_value
NEGEDGE_FAST_CLOCK	sim/tb/altera_mf.v	/^    begin  : NEGEDGE_FAST_CLOCK$/;"	b	module:stratix_lvds_rx
NEGEDGE_FAST_CLOCK	sim/tb/altera_mf.v	/^    begin : NEGEDGE_FAST_CLOCK$/;"	b	module:stratix_tx_outclk
NEGEDGE_FAST_CLOCK	sim/tb/altera_mf.v	/^    begin : NEGEDGE_FAST_CLOCK$/;"	b	module:stratixii_tx_outclk
NEWLINE	sim/tb/altera_mf.v	/^`define NEWLINE         "\\n"$/;"	c
NOP	sim/tb/sdr.v	/^    `define   NOP       1$/;"	c	module:sdr
NULL	sim/tb/altera_mf.v	/^`define NULL 0$/;"	c
NUM_OF_SYNC_STAGES	sim/tb/altera_mf.v	/^    parameter NUM_OF_SYNC_STAGES = ((deserialization_factor == 4 && (add_latency == "YES")) ? 1 /;"	c	module:flexible_lvds_rx
NUM_SELECTION_BITS	sim/tb/altera_mf.v	/^`define NUM_SELECTION_BITS 4$/;"	c
N_FLASH_BITS	sim/tb/altera_mf.v	/^    parameter    N_FLASH_BITS    =    4;$/;"	c	module:altparallel_flash_loader
OE_N_o	rtl/dual_ov5640_lcd.v	/^    output                 OE_N_o,$/;"	p	module:dual_ov5640_lcd
OE_N_o	rtl/ft60x_top.v	/^output reg             OE_N_o,$/;"	p	module:ft60x_top
OFFSET	sim/tb/altera_mf.v	/^`define OFFSET          9$/;"	c
OPEN_BRACKET	sim/tb/altera_mf.v	/^`define OPEN_BRACKET    "["$/;"	c
OUTPUT_REGISTER	sim/tb/altera_mf.v	/^    begin : OUTPUT_REGISTER$/;"	b	module:flexible_lvds_rx
OV5640_capture_data	rtl/ov5640/OV5640_capture_data.v	/^module OV5640_capture_data($/;"	m
OV5640_capture_data.v	rtl/ov5640/OV5640_capture_data.v	1;"	F
P	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiii_pll.lcm
P	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_cycloneiiigl_pll.lcm
P	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratix_pll.lcm
P	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixii_pll.lcm
P	sim/tb/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p	function:MF_stratixiii_pll.lcm
P	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiii_pll.lcm
P	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_cycloneiiigl_pll.lcm
P	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratix_pll.lcm
P	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixii_pll.lcm
P	sim/tb/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r	function:MF_stratixiii_pll.lcm
PDR_ST	sim/tb/altera_mf.v	/^`define PDR_ST  5'b01101$/;"	c
PERCENT	sim/tb/altera_mf.v	/^`define PERCENT         "%"$/;"	c
PFL_CFI_FLASH_IR_BITS	sim/tb/altera_mf.v	/^    parameter    PFL_CFI_FLASH_IR_BITS    =    5;$/;"	c	module:altparallel_flash_loader
PFL_NAND_FLASH_IR_BITS	sim/tb/altera_mf.v	/^    parameter    PFL_NAND_FLASH_IR_BITS    =    4;$/;"	c	module:altparallel_flash_loader
PFL_QUAD_IO_FLASH_IR_BITS	sim/tb/altera_mf.v	/^    parameter    PFL_QUAD_IO_FLASH_IR_BITS    =    8;$/;"	c	module:altparallel_flash_loader
PHASE_INCLOCK	sim/tb/altera_mf.v	/^    parameter PHASE_INCLOCK = (inclock_data_alignment == "UNUSED") ?$/;"	c	module:altlvds_tx
PHASE_NUM	sim/tb/altera_mf.v	/^    parameter PHASE_NUM = 8;$/;"	c	module:stratixiii_lvds_rx_dpa
PHASE_OUTCLOCK	sim/tb/altera_mf.v	/^    parameter PHASE_OUTCLOCK = (outclock_alignment == "UNUSED") ?$/;"	c	module:altlvds_tx
PHASE_SHIFT	sim/tb/altera_mf.v	/^    parameter PHASE_SHIFT =$/;"	c	module:altlvds_rx
PIPELINE_REGS	sim/tb/altera_mf.v	/^    begin : PIPELINE_REGS$/;"	b	module:altfp_mult
PIR_ST	sim/tb/altera_mf.v	/^`define PIR_ST  5'b00010$/;"	c
PLL_D_VALUE	sim/tb/altera_mf.v	/^    parameter PLL_D_VALUE = (FAMILY_HAS_FLEXIBLE_LVDS == 1)$/;"	c	module:altlvds_rx
PLL_D_VALUE	sim/tb/altera_mf.v	/^    parameter PLL_D_VALUE = (FAMILY_HAS_FLEXIBLE_LVDS == 1)$/;"	c	module:altlvds_tx
PLL_M_VALUE	sim/tb/altera_mf.v	/^    parameter PLL_M_VALUE = (((input_data_rate * inclock_period)$/;"	c	module:altlvds_rx
PLL_M_VALUE	sim/tb/altera_mf.v	/^    parameter PLL_M_VALUE = (((output_data_rate * inclock_period)$/;"	c	module:altlvds_tx
POSEDGE_FAST_CLOCK	sim/tb/altera_mf.v	/^    begin : POSEDGE_FAST_CLOCK$/;"	b	module:stratix_tx_outclk
POSEDGE_FAST_CLOCK	sim/tb/altera_mf.v	/^    begin : POSEDGE_FAST_CLOCK$/;"	b	module:stratixii_tx_outclk
PREADDER_ADD	sim/tb/altera_mf.v	/^    begin:PREADDER_ADD$/;"	b	function:altmult_add.do_preadder_add
PREADDER_SUB	sim/tb/altera_mf.v	/^    begin:PREADDER_SUB$/;"	b	function:altmult_add.do_preadder_sub
PRECH	sim/tb/sdr.v	/^    `define   PRECH     4$/;"	c	module:sdr
Pc_b0	sim/tb/sdr.v	/^    reg                           Pc_b0, Pc_b1, Pc_b2, Pc_b3;       \/\/ Bank Precharge$/;"	r	module:sdr
Pc_b1	sim/tb/sdr.v	/^    reg                           Pc_b0, Pc_b1, Pc_b2, Pc_b3;       \/\/ Bank Precharge$/;"	r	module:sdr
Pc_b2	sim/tb/sdr.v	/^    reg                           Pc_b0, Pc_b1, Pc_b2, Pc_b3;       \/\/ Bank Precharge$/;"	r	module:sdr
Pc_b3	sim/tb/sdr.v	/^    reg                           Pc_b0, Pc_b1, Pc_b2, Pc_b3;       \/\/ Bank Precharge$/;"	r	module:sdr
Prech_enable	sim/tb/sdr.v	/^    wire      Prech_enable     = ~Cs_n & ~Ras_n &  Cas_n & ~We_n;$/;"	n	module:sdr
Prev_bank	sim/tb/sdr.v	/^    reg                   [1 : 0] Bank, Prev_bank;$/;"	r	module:sdr
R	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_cycloneiii_pll.gcd
R	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_cycloneiiigl_pll.gcd
R	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratix_pll.gcd
R	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratixii_pll.gcd
R	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratixiii_pll.gcd
R	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiii_pll.lcm
R	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_cycloneiiigl_pll.lcm
R	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratix_pll.lcm
R	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixii_pll.lcm
R	sim/tb/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r	function:MF_stratixiii_pll.lcm
R	sim/tb/altera_mf.v	/^    integer R;$/;"	r	function:MF_stratix_pll.output_counter_value
R	sim/tb/altera_mf.v	/^    integer R;$/;"	r	function:MF_stratixii_pll.output_counter_value
R	sim/tb/altera_mf.v	/^    reg [8*6:1] R;$/;"	r	function:MF_cycloneiii_pll.counter_mode
R	sim/tb/altera_mf.v	/^    reg [8*6:1] R;$/;"	r	function:MF_cycloneiiigl_pll.counter_mode
R	sim/tb/altera_mf.v	/^    reg [8*6:1] R;$/;"	r	function:MF_stratix_pll.counter_mode
R	sim/tb/altera_mf.v	/^    reg [8*6:1] R;$/;"	r	function:MF_stratixii_pll.counter_mode
R	sim/tb/altera_mf.v	/^    reg [8*6:1] R;$/;"	r	function:MF_stratixiii_pll.counter_mode
RAM_WIDTH	sim/tb/altera_mf.v	/^    parameter RAM_WIDTH = 6;$/;"	c	module:stratixii_lvds_rx
RAM_WIDTH	sim/tb/altera_mf.v	/^    parameter RAM_WIDTH = 6;$/;"	c	module:stratixiii_lvds_rx_channel
RAM_WIDTH	sim/tb/altera_mf.v	/^    parameter RAM_WIDTH = width * number_of_taps;$/;"	c	module:altshift_taps
RANDOM_SEED	sim/tb/altera_mf.v	/^    reg[31:0]  RANDOM_SEED = 123456;      $/;"	r	module:altera_std_synchronizer
RAS_chk0	sim/tb/sdr.v	/^    time  RAS_chk0, RAS_chk1, RAS_chk2, RAS_chk3;$/;"	r	module:sdr
RAS_chk1	sim/tb/sdr.v	/^    time  RAS_chk0, RAS_chk1, RAS_chk2, RAS_chk3;$/;"	r	module:sdr
RAS_chk2	sim/tb/sdr.v	/^    time  RAS_chk0, RAS_chk1, RAS_chk2, RAS_chk3;$/;"	r	module:sdr
RAS_chk3	sim/tb/sdr.v	/^    time  RAS_chk0, RAS_chk1, RAS_chk2, RAS_chk3;$/;"	r	module:sdr
RCD_chk0	sim/tb/sdr.v	/^    time  RCD_chk0, RCD_chk1, RCD_chk2, RCD_chk3;$/;"	r	module:sdr
RCD_chk1	sim/tb/sdr.v	/^    time  RCD_chk0, RCD_chk1, RCD_chk2, RCD_chk3;$/;"	r	module:sdr
RCD_chk2	sim/tb/sdr.v	/^    time  RCD_chk0, RCD_chk1, RCD_chk2, RCD_chk3;$/;"	r	module:sdr
RCD_chk3	sim/tb/sdr.v	/^    time  RCD_chk0, RCD_chk1, RCD_chk2, RCD_chk3;$/;"	r	module:sdr
RC_chk0	sim/tb/sdr.v	/^    time  RC_chk0, RC_chk1, RC_chk2, RC_chk3;$/;"	r	module:sdr
RC_chk1	sim/tb/sdr.v	/^    time  RC_chk0, RC_chk1, RC_chk2, RC_chk3;$/;"	r	module:sdr
RC_chk2	sim/tb/sdr.v	/^    time  RC_chk0, RC_chk1, RC_chk2, RC_chk3;$/;"	r	module:sdr
RC_chk3	sim/tb/sdr.v	/^    time  RC_chk0, RC_chk1, RC_chk2, RC_chk3;$/;"	r	module:sdr
RD_N_o	rtl/dual_ov5640_lcd.v	/^    output                 RD_N_o,$/;"	p	module:dual_ov5640_lcd
RD_N_o	rtl/ft60x_top.v	/^output reg             RD_N_o,$/;"	p	module:ft60x_top
READ	sim/tb/sdr.v	/^    `define   READ      2$/;"	c	module:sdr
READER	sim/tb/altera_mf.v	/^            begin : READER$/;"	b	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
READER	sim/tb/altera_mf.v	/^            begin : READER$/;"	b	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
READ_SIDE_SYNCHRONIZERS	sim/tb/altera_mf.v	/^    parameter READ_SIDE_SYNCHRONIZERS = (rdsync_delaypipe != 0) ? rdsync_delaypipe :$/;"	c	module:dcfifo_mixed_widths
RED	rtl/lcd/lcd_disply.v	/^localparam RED    = 16'b11111_000000_00000;     \/\/字符颜色$/;"	c	module:lcd_disply
REGISTER_WIDTH	sim/tb/altera_mf.v	/^    parameter REGISTER_WIDTH = deserialization_factor * number_of_channels;$/;"	c	module:altlvds_rx
REGISTER_WIDTH	sim/tb/altera_mf.v	/^    parameter REGISTER_WIDTH = deserialization_factor * number_of_channels;$/;"	c	module:altlvds_tx
REGISTER_WIDTH	sim/tb/altera_mf.v	/^    parameter REGISTER_WIDTH = deserialization_factor*number_of_channels;$/;"	c	module:flexible_lvds_rx
REGISTER_WIDTH	sim/tb/altera_mf.v	/^    parameter REGISTER_WIDTH = deserialization_factor*number_of_channels;$/;"	c	module:flexible_lvds_tx
REGISTER_WIDTH	sim/tb/altera_mf.v	/^    parameter REGISTER_WIDTH = deserialization_factor*number_of_channels;$/;"	c	module:stratix_lvds_rx
REGISTER_WIDTH	sim/tb/altera_mf.v	/^    parameter REGISTER_WIDTH = deserialization_factor*number_of_channels;$/;"	c	module:stratixgx_dpa_lvds_rx
REGISTER_WIDTH	sim/tb/altera_mf.v	/^    parameter REGISTER_WIDTH = deserialization_factor*number_of_channels;$/;"	c	module:stratixii_lvds_rx
REGISTER_WIDTH	sim/tb/altera_mf.v	/^    parameter REGISTER_WIDTH = deserialization_factor*number_of_channels;$/;"	c	module:stratixiii_lvds_rx
REG_NUM	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^localparam  REG_NUM = 8'd250  ;       \/\/总共需要配置的寄存器个数$/;"	c	module:i2c_ov5640_rgb565_cfg
RESULT_WIDTH	sim/tb/altera_mf.v	/^    `define RESULT_WIDTH 44$/;"	c	module:altmult_add
RFC_chk	sim/tb/sdr.v	/^    time  RFC_chk, RRD_chk;$/;"	r	module:sdr
ROW_BITS	sim/tb/sdr_parameters.h	/^        parameter ROW_BITS         =      12; \/\/ Set this parameter to control how many Row bi/;"	v	typeref:typename:parameter
ROW_BITS	sim/tb/sdr_parameters.h	/^        parameter ROW_BITS         =      13; \/\/ Set this parameter to control how many Row bi/;"	v	typeref:typename:parameter
RP_chk0	sim/tb/sdr.v	/^    time  RP_chk0, RP_chk1, RP_chk2, RP_chk3;$/;"	r	module:sdr
RP_chk1	sim/tb/sdr.v	/^    time  RP_chk0, RP_chk1, RP_chk2, RP_chk3;$/;"	r	module:sdr
RP_chk2	sim/tb/sdr.v	/^    time  RP_chk0, RP_chk1, RP_chk2, RP_chk3;$/;"	r	module:sdr
RP_chk3	sim/tb/sdr.v	/^    time  RP_chk0, RP_chk1, RP_chk2, RP_chk3;$/;"	r	module:sdr
RRD_chk	sim/tb/sdr.v	/^    time  RFC_chk, RRD_chk;$/;"	r	module:sdr
RTI_ST	sim/tb/altera_mf.v	/^`define RTI_ST  5'b00001$/;"	c
RW_interrupt_bank	sim/tb/sdr.v	/^    reg                   [1 : 0] RW_interrupt_bank;                \/\/ RW Interrupt Bank$/;"	r	module:sdr
RW_interrupt_counter	sim/tb/sdr.v	/^    integer                       RW_interrupt_counter [0 : 3];     \/\/ RW Interrupt Counter$/;"	r	module:sdr
RW_interrupt_read	sim/tb/sdr.v	/^    reg                           RW_interrupt_read    [0 : 3];     \/\/ RW Interrupt Read with /;"	r	module:sdr
RW_interrupt_write	sim/tb/sdr.v	/^    reg                           RW_interrupt_write   [0 : 3];     \/\/ RW Interrupt Write with/;"	r	module:sdr
RXF_N_i	rtl/dual_ov5640_lcd.v	/^    input                  RXF_N_i,   \/\/ ACK_N$/;"	p	module:dual_ov5640_lcd
RXF_N_i	rtl/ft60x_top.v	/^input                  RXF_N_i,   \/\/ ACK_N$/;"	p	module:ft60x_top
Ras_n	sim/tb/sdr.v	/^    input                         Ras_n;$/;"	p	module:sdr
Read_enable	sim/tb/sdr.v	/^    wire      Read_enable      = ~Cs_n &  Ras_n & ~Cas_n &  We_n;$/;"	n	module:sdr
Read_precharge	sim/tb/sdr.v	/^    reg                           Read_precharge       [0 : 3];     \/\/ R  Auto Precharge$/;"	r	module:sdr
Row	sim/tb/sdr.v	/^    reg       [ADDR_BITS - 1 : 0] Row;$/;"	r	module:sdr
Rstn_i	rtl/ft60x_top.v	/^input                  Rstn_i,\/\/fpga reset$/;"	p	module:ft60x_top
S	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_cycloneiii_pll.gcd
S	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_cycloneiiigl_pll.gcd
S	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratix_pll.gcd
S	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratixii_pll.gcd
S	sim/tb/altera_mf.v	/^    integer L, S, R, G;$/;"	r	function:MF_stratixiii_pll.gcd
SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter SCAN_CHAIN = 144;$/;"	c	module:MF_cycloneiii_pll
SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter SCAN_CHAIN = 144;$/;"	c	module:MF_cycloneiiigl_pll
SCAN_CHAIN	sim/tb/altera_mf.v	/^    parameter SCAN_CHAIN = 144;$/;"	c	module:MF_stratixiii_pll
SDR_ST	sim/tb/altera_mf.v	/^`define SDR_ST  5'b01111$/;"	c
SEMICOLON	sim/tb/altera_mf.v	/^`define SEMICOLON       ";"$/;"	c
SHIFTREG	sim/tb/altera_mf.v	/^    begin  : SHIFTREG$/;"	b	module:flexible_lvds_rx
SHIFTREG	sim/tb/altera_mf.v	/^    begin  : SHIFTREG$/;"	b	module:flexible_lvds_tx
SHIFT_MODE_WIDTH	sim/tb/altera_mf.v	/^    `define SHIFT_MODE_WIDTH (shift_mode != "NO")? 31 : width_result - 1$/;"	c	module:altmult_add
SIR_ST	sim/tb/altera_mf.v	/^`define SIR_ST  5'b00101$/;"	c
SIWU_N_o	rtl/dual_ov5640_lcd.v	/^    output                 SIWU_N_o,$/;"	p	module:dual_ov5640_lcd
SIWU_N_o	rtl/ft60x_top.v	/^output                 SIWU_N_o,$/;"	p	module:ft60x_top
SLAVE_ADDR	rtl/ov5640/i2c_dri.v	/^      parameter   SLAVE_ADDR =  7'b1010000   ,$/;"	c	module:i2c_dri
SLAVE_ADDR	rtl/ov5640/ov5640_dri.v	/^parameter SLAVE_ADDR = 7'h3c          ; \/\/OV5640的器件地址7'h3c$/;"	c	module:ov5640_dri
SLD_ADVANCED_TRIGGER_1	sim/tb/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_1    =    "NONE";$/;"	c	module:sld_signaltap
SLD_ADVANCED_TRIGGER_10	sim/tb/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_10    =    "NONE";$/;"	c	module:sld_signaltap
SLD_ADVANCED_TRIGGER_2	sim/tb/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_2    =    "NONE";$/;"	c	module:sld_signaltap
SLD_ADVANCED_TRIGGER_3	sim/tb/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_3    =    "NONE";$/;"	c	module:sld_signaltap
SLD_ADVANCED_TRIGGER_4	sim/tb/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_4    =    "NONE";$/;"	c	module:sld_signaltap
SLD_ADVANCED_TRIGGER_5	sim/tb/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_5    =    "NONE";$/;"	c	module:sld_signaltap
SLD_ADVANCED_TRIGGER_6	sim/tb/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_6    =    "NONE";$/;"	c	module:sld_signaltap
SLD_ADVANCED_TRIGGER_7	sim/tb/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_7    =    "NONE";$/;"	c	module:sld_signaltap
SLD_ADVANCED_TRIGGER_8	sim/tb/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_8    =    "NONE";$/;"	c	module:sld_signaltap
SLD_ADVANCED_TRIGGER_9	sim/tb/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_9    =    "NONE";$/;"	c	module:sld_signaltap
SLD_ADVANCED_TRIGGER_ENTITY	sim/tb/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_ENTITY    =    "basic";$/;"	c	module:sld_signaltap
SLD_ATTRIBUTE_MEM_MODE	sim/tb/altera_mf.v	/^    parameter    SLD_ATTRIBUTE_MEM_MODE    =    "OFF";$/;"	c	module:sld_signaltap
SLD_BUFFER_FULL_STOP	sim/tb/altera_mf.v	/^    parameter    SLD_BUFFER_FULL_STOP    =    1;$/;"	c	module:sld_signaltap
SLD_CURRENT_RESOURCE_WIDTH	sim/tb/altera_mf.v	/^    parameter    SLD_CURRENT_RESOURCE_WIDTH    =    0;$/;"	c	module:sld_signaltap
SLD_DATA_BITS	sim/tb/altera_mf.v	/^    parameter    SLD_DATA_BITS    =    1;$/;"	c	module:sld_signaltap
SLD_DATA_BIT_CNTR_BITS	sim/tb/altera_mf.v	/^    parameter    SLD_DATA_BIT_CNTR_BITS    =    4;$/;"	c	module:sld_signaltap
SLD_ENABLE_ADVANCED_TRIGGER	sim/tb/altera_mf.v	/^    parameter    SLD_ENABLE_ADVANCED_TRIGGER    =    0;$/;"	c	module:sld_signaltap
SLD_HPS_EVENT_ENABLED	sim/tb/altera_mf.v	/^    parameter    SLD_HPS_EVENT_ENABLED    =    0;$/;"	c	module:sld_signaltap
SLD_HPS_EVENT_ID	sim/tb/altera_mf.v	/^    parameter    SLD_HPS_EVENT_ID    =    0;$/;"	c	module:sld_signaltap
SLD_HPS_TRIGGER_IN_ENABLED	sim/tb/altera_mf.v	/^    parameter    SLD_HPS_TRIGGER_IN_ENABLED    =    0;$/;"	c	module:sld_signaltap
SLD_HPS_TRIGGER_OUT_ENABLED	sim/tb/altera_mf.v	/^    parameter    SLD_HPS_TRIGGER_OUT_ENABLED    =    0;$/;"	c	module:sld_signaltap
SLD_INCREMENTAL_ROUTING	sim/tb/altera_mf.v	/^    parameter    SLD_INCREMENTAL_ROUTING    =    0;$/;"	c	module:sld_signaltap
SLD_INVERSION_MASK	sim/tb/altera_mf.v	/^    parameter    SLD_INVERSION_MASK    =    "0";$/;"	c	module:sld_signaltap
SLD_INVERSION_MASK_LENGTH	sim/tb/altera_mf.v	/^    parameter    SLD_INVERSION_MASK_LENGTH    =    1;$/;"	c	module:sld_signaltap
SLD_IR_BITS	sim/tb/altera_mf.v	/^    parameter    SLD_IR_BITS    =    10;$/;"	c	module:sld_signaltap
SLD_MEM_ADDRESS_BITS	sim/tb/altera_mf.v	/^    parameter    SLD_MEM_ADDRESS_BITS    =    7;$/;"	c	module:sld_signaltap
SLD_NODE_CRC_BITS	sim/tb/altera_mf.v	/^    parameter    SLD_NODE_CRC_BITS    =    32;$/;"	c	module:sld_signaltap
SLD_NODE_CRC_HIWORD	sim/tb/altera_mf.v	/^    parameter    SLD_NODE_CRC_HIWORD    =    41394;$/;"	c	module:sld_signaltap
SLD_NODE_CRC_LOWORD	sim/tb/altera_mf.v	/^    parameter    SLD_NODE_CRC_LOWORD    =    50132;$/;"	c	module:sld_signaltap
SLD_NODE_INFO	sim/tb/altera_mf.v	/^    parameter    SLD_NODE_INFO    =    0;$/;"	c	module:sld_signaltap
SLD_NODE_INFO	sim/tb/altera_mf.v	/^    parameter    SLD_NODE_INFO    =    4746752;$/;"	c	module:altsource_probe
SLD_NODE_IR_WIDTH_I	sim/tb/altera_mf.v	/^`define SLD_NODE_IR_WIDTH_I sld_node_ir_width + `NUM_SELECTION_BITS \/\/ internal ir width    $/;"	c	module:dummy_hub
SLD_POWER_UP_TRIGGER	sim/tb/altera_mf.v	/^    parameter    SLD_POWER_UP_TRIGGER    =    0;$/;"	c	module:sld_signaltap
SLD_RAM_BLOCK_TYPE	sim/tb/altera_mf.v	/^    parameter    SLD_RAM_BLOCK_TYPE    =    "AUTO";$/;"	c	module:sld_signaltap
SLD_SAMPLE_DEPTH	sim/tb/altera_mf.v	/^    parameter    SLD_SAMPLE_DEPTH    =    16;$/;"	c	module:sld_signaltap
SLD_SEGMENT_SIZE	sim/tb/altera_mf.v	/^    parameter    SLD_SEGMENT_SIZE    =    0;$/;"	c	module:sld_signaltap
SLD_STATE_BITS	sim/tb/altera_mf.v	/^    parameter    SLD_STATE_BITS    =    11;$/;"	c	module:sld_signaltap
SLD_STATE_FLOW_MGR_ENTITY	sim/tb/altera_mf.v	/^    parameter    SLD_STATE_FLOW_MGR_ENTITY    =    "state_flow_mgr_entity.vhd";$/;"	c	module:sld_signaltap
SLD_STATE_FLOW_USE_GENERATED	sim/tb/altera_mf.v	/^    parameter    SLD_STATE_FLOW_USE_GENERATED    =    0;$/;"	c	module:sld_signaltap
SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY	sim/tb/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY    =    "basic";$/;"	c	module:sld_signaltap
SLD_STORAGE_QUALIFIER_BITS	sim/tb/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_BITS    =    1;$/;"	c	module:sld_signaltap
SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION	sim/tb/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION    =    0;$/;"	c	module:sld_signaltap
SLD_STORAGE_QUALIFIER_GAP_RECORD	sim/tb/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_GAP_RECORD    =    0;$/;"	c	module:sld_signaltap
SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH	sim/tb/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH    =    0;$/;"	c	module:sld_signaltap
SLD_STORAGE_QUALIFIER_MODE	sim/tb/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_MODE    =    "OFF";$/;"	c	module:sld_signaltap
SLD_STORAGE_QUALIFIER_PIPELINE	sim/tb/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_PIPELINE    =    0;$/;"	c	module:sld_signaltap
SLD_TRIGGER_BITS	sim/tb/altera_mf.v	/^    parameter    SLD_TRIGGER_BITS    =    1;$/;"	c	module:sld_signaltap
SLD_TRIGGER_IN_ENABLED	sim/tb/altera_mf.v	/^    parameter    SLD_TRIGGER_IN_ENABLED    =    0;$/;"	c	module:sld_signaltap
SLD_TRIGGER_LEVEL	sim/tb/altera_mf.v	/^    parameter    SLD_TRIGGER_LEVEL    =    10;$/;"	c	module:sld_signaltap
SLD_TRIGGER_LEVEL_PIPELINE	sim/tb/altera_mf.v	/^    parameter    SLD_TRIGGER_LEVEL_PIPELINE    =    1;$/;"	c	module:sld_signaltap
SLOW_CLOCK	sim/tb/altera_mf.v	/^    begin : SLOW_CLOCK$/;"	b	module:altlvds_tx
SPACE	sim/tb/altera_mf.v	/^`define SPACE           " "$/;"	c
SQUARE_ROOT	sim/tb/altera_mf.v	/^    begin : SQUARE_ROOT$/;"	b	module:altsqrt
STARTSTATE	sim/tb/altera_mf.v	/^`define STARTSTATE    3'b000$/;"	c
STRATIXGX_DPA_RX_STYLE	sim/tb/altera_mf.v	/^    parameter STRATIXGX_DPA_RX_STYLE =((((intended_device_family == "Stratix GX") || (intended_d/;"	c	module:altlvds_rx
STRATIXIII_RX_STYLE	sim/tb/altera_mf.v	/^    parameter STRATIXIII_RX_STYLE = ((((intended_device_family == "Stratix III") || (intended_de/;"	c	module:altlvds_rx
STRATIXIII_TX_STYLE	sim/tb/altera_mf.v	/^    parameter STRATIXIII_TX_STYLE = ((((intended_device_family == "Stratix III") || (intended_de/;"	c	module:altlvds_tx
STRATIXII_RX_STYLE	sim/tb/altera_mf.v	/^    parameter STRATIXII_RX_STYLE = ((((intended_device_family == "Stratix II") || (intended_devi/;"	c	module:altlvds_rx
STRATIXII_TX_STYLE	sim/tb/altera_mf.v	/^    parameter STRATIXII_TX_STYLE = ((((intended_device_family == "Stratix II") || (intended_devi/;"	c	module:altlvds_tx
STRATIXV_RX_STYLE	sim/tb/altera_mf.v	/^    parameter STRATIXV_RX_STYLE = ((((intended_device_family == "Stratix V") || (intended_device/;"	c	module:altlvds_rx
STRATIXV_RX_STYLE	sim/tb/altera_mf.v	/^    parameter STRATIXV_RX_STYLE = 0;$/;"	c	module:stratixiii_lvds_rx
STRATIXV_RX_STYLE	sim/tb/altera_mf.v	/^parameter STRATIXV_RX_STYLE = 0;$/;"	c	module:stratixiii_lvds_rx_channel
STRATIX_INCLOCK_BOOST	sim/tb/altera_mf.v	/^    parameter STRATIX_INCLOCK_BOOST = ((input_data_rate !=0) &&$/;"	c	module:altlvds_rx
STRATIX_INCLOCK_BOOST	sim/tb/altera_mf.v	/^    parameter STRATIX_INCLOCK_BOOST =$/;"	c	module:altlvds_tx
STRATIX_RX_STYLE	sim/tb/altera_mf.v	/^    parameter STRATIX_RX_STYLE =  (((((intended_device_family == "Stratix") || (intended_device_/;"	c	module:altlvds_rx
STRATIX_TX_STYLE	sim/tb/altera_mf.v	/^    parameter STRATIX_TX_STYLE = ((((intended_device_family == "Stratix") || (intended_device_fa/;"	c	module:altlvds_tx
STR_LENGTH	sim/tb/altera_mf.v	/^`define STR_LENGTH 18$/;"	c
STXIII_LE_PHASE_INCLOCK	sim/tb/altera_mf.v	/^    parameter STXIII_LE_PHASE_INCLOCK = PHASE_INCLOCK - (0.25 * inclock_period \/ STRATIX_INCLOC/;"	c	module:altlvds_tx
STXIII_LE_PHASE_OUTCLOCK	sim/tb/altera_mf.v	/^    parameter STXIII_LE_PHASE_OUTCLOCK = PHASE_OUTCLOCK - (0.25 * inclock_period \/ STRATIX_INCL/;"	c	module:altlvds_tx
STXIII_LE_PHASE_SHIFT	sim/tb/altera_mf.v	/^    parameter STXIII_LE_PHASE_SHIFT = PHASE_SHIFT - (PLL_D_VALUE * inclock_period \/ STRATIX_INC/;"	c	module:altlvds_rx
STXIII_PLL_WORD_LENGTH	sim/tb/altera_mf.v	/^`define STXIII_PLL_WORD_LENGTH 18$/;"	c
STXII_LE_PHASE_INCLOCK	sim/tb/altera_mf.v	/^    parameter STXII_LE_PHASE_INCLOCK = (use_no_phase_shift == "ON") ? PHASE_INCLOCK : PHASE_INCL/;"	c	module:altlvds_tx
STXII_LE_PHASE_OUTCLOCK	sim/tb/altera_mf.v	/^    parameter STXII_LE_PHASE_OUTCLOCK = (use_no_phase_shift == "ON") ? PHASE_OUTCLOCK : PHASE_OU/;"	c	module:altlvds_tx
STXII_LE_PHASE_SHIFT	sim/tb/altera_mf.v	/^    parameter STXII_LE_PHASE_SHIFT = ((use_no_phase_shift == "OFF") && (pll_operation_mode == "S/;"	c	module:altlvds_rx
STXII_PHASE_INCLOCK	sim/tb/altera_mf.v	/^    parameter STXII_PHASE_INCLOCK = PHASE_INCLOCK - (0.5 * inclock_period \/ STRATIX_INCLOCK_BOO/;"	c	module:altlvds_tx
STXII_PHASE_OUTCLOCK	sim/tb/altera_mf.v	/^    parameter STXII_PHASE_OUTCLOCK = STX_PHASE_OUTCLOCK - (0.5 * inclock_period \/ STRATIX_INCLO/;"	c	module:altlvds_tx
STXII_PHASE_SHIFT	sim/tb/altera_mf.v	/^    parameter STXII_PHASE_SHIFT = PHASE_SHIFT -$/;"	c	module:altlvds_rx
STXII_PLL_WORD_LENGTH	sim/tb/altera_mf.v	/^`define STXII_PLL_WORD_LENGTH 18$/;"	c
STX_PHASE_OUTCLOCK	sim/tb/altera_mf.v	/^    parameter STX_PHASE_OUTCLOCK  = ((outclock_divide_by == 1) ||$/;"	c	module:altlvds_tx
STX_PLL_WORD_LENGTH	sim/tb/altera_mf.v	/^`define STX_PLL_WORD_LENGTH 18$/;"	c
ST_IDLE	sim/tb/altera_mf.v	/^  parameter ST_IDLE  = 2'd0,$/;"	c	module:alt_dfe
ST_IDLE	sim/tb/altera_mf.v	/^  parameter ST_IDLE  = 2'd0,$/;"	c	module:alt_eyemon
ST_READ	sim/tb/altera_mf.v	/^  parameter ST_READ  = 2'd2$/;"	c	module:alt_dfe
ST_READ	sim/tb/altera_mf.v	/^  parameter ST_READ  = 2'd2$/;"	c	module:alt_eyemon
ST_WRITE	sim/tb/altera_mf.v	/^  parameter ST_WRITE = 2'd1,$/;"	c	module:alt_dfe
ST_WRITE	sim/tb/altera_mf.v	/^  parameter ST_WRITE = 2'd1,$/;"	c	module:alt_eyemon
SUB3_LV1	sim/tb/altera_mf.v	/^    begin:SUB3_LV1$/;"	b	function:altmult_add.do_sub3_level1
SUB_LV1	sim/tb/altera_mf.v	/^    begin:SUB_LV1$/;"	b	function:altmult_add.do_sub1_level1
SYNC_REG	sim/tb/altera_mf.v	/^    begin  : SYNC_REG$/;"	b	module:flexible_lvds_rx
SYNC_REG2	sim/tb/altera_mf.v	/^    begin : SYNC_REG2$/;"	b	module:flexible_lvds_rx
SYNC_REGISTER	sim/tb/altera_mf.v	/^    begin : SYNC_REGISTER$/;"	b	module:altlvds_rx
SYNC_REGISTER	sim/tb/altera_mf.v	/^    begin : SYNC_REGISTER$/;"	b	module:altlvds_tx
SYNC_REGISTER	sim/tb/altera_mf.v	/^    begin : SYNC_REGISTER$/;"	b	module:stratixgx_dpa_lvds_rx
SYNC_REG_NEG	sim/tb/altera_mf.v	/^    begin : SYNC_REG_NEG$/;"	b	module:flexible_lvds_tx
SYNC_REG_POS	sim/tb/altera_mf.v	/^    begin : SYNC_REG_POS$/;"	b	module:flexible_lvds_tx
Sys_clk	sim/tb/sdr.v	/^    reg                           CkeZ, Sys_clk;$/;"	r	module:sdr
TAB	sim/tb/altera_mf.v	/^`define TAB             "\\t"$/;"	c
TCL_CLK	rtl/sdram/sdram_ctrl.v	/^parameter  TCL_CLK	  = 10'd3;	        \/\/列潜伏期$/;"	c	module:sdram_ctrl
TIMESTATE	sim/tb/altera_mf.v	/^`define TIMESTATE     3'b101$/;"	c
TIME_BIT_LENGTH	sim/tb/altera_mf.v	/^`define TIME_BIT_LENGTH 64$/;"	c
TLR_ST	sim/tb/altera_mf.v	/^`define TLR_ST  5'b00000$/;"	c
TOTAL_TAP_DISTANCE	sim/tb/altera_mf.v	/^    parameter TOTAL_TAP_DISTANCE = number_of_taps * tap_distance;$/;"	c	module:altshift_taps
TRCD_CLK	rtl/sdram/sdram_ctrl.v	/^parameter  TRCD_CLK	  = 10'd2;	        \/\/行选通周期$/;"	c	module:sdram_ctrl
TRC_CLK	rtl/sdram/sdram_ctrl.v	/^parameter  TRC_CLK	  = 10'd6;	        \/\/自动刷新周期$/;"	c	module:sdram_ctrl
TRP_CLK	rtl/sdram/sdram_ctrl.v	/^parameter  TRP_CLK	  = 10'd4;	        \/\/预充电有效周期$/;"	c	module:sdram_ctrl
TRSC_CLK	rtl/sdram/sdram_ctrl.v	/^parameter  TRSC_CLK	  = 10'd6;	        \/\/模式寄存器设置时钟周期$/;"	c	module:sdram_ctrl
TRST	sim/tb/altera_mf.v	/^    parameter TRST = 5000;$/;"	c	module:MF_stratix_pll
TRSTCLK	sim/tb/altera_mf.v	/^    parameter TRSTCLK = 5000;$/;"	c	module:MF_stratix_pll
TRUE	sim/tb/altera_mf.v	/^`define TRUE 1 $/;"	c
TWR_CLK	rtl/sdram/sdram_ctrl.v	/^parameter  TWR_CLK	  = 10'd2;	        \/\/写入校正$/;"	c	module:sdram_ctrl
TXE_N_i	rtl/dual_ov5640_lcd.v	/^    input                  TXE_N_i,$/;"	p	module:dual_ov5640_lcd
TXE_N_i	rtl/ft60x_top.v	/^input                  TXE_N_i,$/;"	p	module:ft60x_top
TYPESTATE	sim/tb/altera_mf.v	/^`define TYPESTATE     3'b111$/;"	c
TYPE_BIT_LENGTH	sim/tb/altera_mf.v	/^`define TYPE_BIT_LENGTH 4$/;"	c
TYPE_SCAN_LENGTH	sim/tb/altera_mf.v	/^`define TYPE_SCAN_LENGTH (sld_node_n_scan * `TYPE_BIT_LENGTH) - 1$/;"	c	module:signal_gen
UDR_ST	sim/tb/altera_mf.v	/^`define UDR_ST  5'b01001$/;"	c
UIR_ST	sim/tb/altera_mf.v	/^`define UIR_ST  5'b01110$/;"	c
USBSS_EN	rtl/ft60x_top.v	/^output                 USBSS_EN,\/\/power enable    $/;"	p	module:ft60x_top
USB_S	rtl/ft60x_top.v	/^(*noprune*) reg [1:0] USB_S;$/;"	r	module:ft60x_top
USB_S_idle	rtl/ft60x_top.v	/^localparam [1:0] USB_S_idle =  2'd0;$/;"	c	module:ft60x_top
USB_S_read	rtl/ft60x_top.v	/^localparam [1:0] USB_S_read =  2'd1;$/;"	c	module:ft60x_top
USB_S_writ	rtl/ft60x_top.v	/^localparam [1:0] USB_S_writ =  2'd2;$/;"	c	module:ft60x_top
USE_NEW_CORECLK_CKT	sim/tb/altera_mf.v	/^    parameter USE_NEW_CORECLK_CKT = (deserialization_factor%2 == 1) && (coreclock_divide_by == 1/;"	c	module:altlvds_tx
VALUESTATE	sim/tb/altera_mf.v	/^`define VALUESTATE    3'b011$/;"	c
VSERIES_FAMILY	sim/tb/altera_mf.v	/^    parameter VSERIES_FAMILY = ((((intended_device_family == "Stratix V") || (intended_device_fa/;"	c	module:altlvds_rx
V_BACK_1018	rtl/lcd/lcd_driver.v	/^parameter  V_BACK_1018   =  11'd10;     \/\/场显示后沿$/;"	c	module:lcd_driver
V_BACK_1018	sim/tb/lcd/lcd_driver.v	/^parameter  V_BACK_1018   =  11'd10;     \/\/场显示后沿$/;"	c	module:lcd_driver
V_BACK_4342	rtl/lcd/lcd_driver.v	/^parameter  V_BACK_4342   =  11'd2;      \/\/场显示后沿$/;"	c	module:lcd_driver
V_BACK_4342	sim/tb/lcd/lcd_driver.v	/^parameter  V_BACK_4342   =  11'd2;      \/\/场显示后沿$/;"	c	module:lcd_driver
V_BACK_4384	rtl/lcd/lcd_driver.v	/^parameter  V_BACK_4384   =  11'd33;      \/\/场显示后沿$/;"	c	module:lcd_driver
V_BACK_7016	rtl/lcd/lcd_driver.v	/^parameter  V_BACK_7016   =  11'd20;     \/\/场显示后沿$/;"	c	module:lcd_driver
V_BACK_7016	sim/tb/lcd/lcd_driver.v	/^parameter  V_BACK_7016   =  11'd20;     \/\/场显示后沿$/;"	c	module:lcd_driver
V_BACK_7084	rtl/lcd/lcd_driver.v	/^parameter  V_BACK_7084   =  11'd33;     \/\/场显示后沿$/;"	c	module:lcd_driver
V_BACK_7084	sim/tb/lcd/lcd_driver.v	/^parameter  V_BACK_7084   =  11'd33;     \/\/场显示后沿$/;"	c	module:lcd_driver
V_DISP_1018	rtl/lcd/lcd_driver.v	/^parameter  V_DISP_1018   =  11'd800;    \/\/场有效数据$/;"	c	module:lcd_driver
V_DISP_1018	sim/tb/lcd/lcd_driver.v	/^parameter  V_DISP_1018   =  11'd800;    \/\/场有效数据$/;"	c	module:lcd_driver
V_DISP_4342	rtl/lcd/lcd_driver.v	/^parameter  V_DISP_4342   =  11'd272;    \/\/场有效数据$/;"	c	module:lcd_driver
V_DISP_4342	sim/tb/lcd/lcd_driver.v	/^parameter  V_DISP_4342   =  11'd272;    \/\/场有效数据$/;"	c	module:lcd_driver
V_DISP_4384	rtl/lcd/lcd_driver.v	/^parameter  V_DISP_4384   =  11'd480;    \/\/场有效数据$/;"	c	module:lcd_driver
V_DISP_7016	rtl/lcd/lcd_driver.v	/^parameter  V_DISP_7016   =  11'd600;    \/\/场有效数据$/;"	c	module:lcd_driver
V_DISP_7016	sim/tb/lcd/lcd_driver.v	/^parameter  V_DISP_7016   =  11'd600;    \/\/场有效数据$/;"	c	module:lcd_driver
V_DISP_7084	rtl/lcd/lcd_driver.v	/^parameter  V_DISP_7084   =  11'd480;    \/\/场有效数据$/;"	c	module:lcd_driver
V_DISP_7084	sim/tb/lcd/lcd_driver.v	/^parameter  V_DISP_7084   =  11'd480;    \/\/场有效数据$/;"	c	module:lcd_driver
V_DR_SCAN_TYPE	sim/tb/altera_mf.v	/^`define V_DR_SCAN_TYPE 4'b0010$/;"	c
V_FRONT_1018	rtl/lcd/lcd_driver.v	/^parameter  V_FRONT_1018  =  11'd10;     \/\/场显示前沿$/;"	c	module:lcd_driver
V_FRONT_1018	sim/tb/lcd/lcd_driver.v	/^parameter  V_FRONT_1018  =  11'd10;     \/\/场显示前沿$/;"	c	module:lcd_driver
V_FRONT_4342	rtl/lcd/lcd_driver.v	/^parameter  V_FRONT_4342  =  11'd2;      \/\/场显示前沿$/;"	c	module:lcd_driver
V_FRONT_4342	sim/tb/lcd/lcd_driver.v	/^parameter  V_FRONT_4342  =  11'd2;      \/\/场显示前沿$/;"	c	module:lcd_driver
V_FRONT_4384	rtl/lcd/lcd_driver.v	/^parameter  V_FRONT_4384  =  11'd10;      \/\/场显示前沿$/;"	c	module:lcd_driver
V_FRONT_7016	rtl/lcd/lcd_driver.v	/^parameter  V_FRONT_7016  =  11'd12;     \/\/场显示前沿$/;"	c	module:lcd_driver
V_FRONT_7016	sim/tb/lcd/lcd_driver.v	/^parameter  V_FRONT_7016  =  11'd12;     \/\/场显示前沿$/;"	c	module:lcd_driver
V_FRONT_7084	rtl/lcd/lcd_driver.v	/^parameter  V_FRONT_7084  =  11'd10;     \/\/场显示前沿$/;"	c	module:lcd_driver
V_FRONT_7084	sim/tb/lcd/lcd_driver.v	/^parameter  V_FRONT_7084  =  11'd10;     \/\/场显示前沿$/;"	c	module:lcd_driver
V_IR_SCAN_TYPE	sim/tb/altera_mf.v	/^`define V_IR_SCAN_TYPE 4'b0001$/;"	c
V_SYNC_1018	rtl/lcd/lcd_driver.v	/^parameter  V_SYNC_1018   =  11'd3;      \/\/场同步$/;"	c	module:lcd_driver
V_SYNC_1018	sim/tb/lcd/lcd_driver.v	/^parameter  V_SYNC_1018   =  11'd3;      \/\/场同步$/;"	c	module:lcd_driver
V_SYNC_4342	rtl/lcd/lcd_driver.v	/^parameter  V_SYNC_4342   =  11'd10;     \/\/场同步$/;"	c	module:lcd_driver
V_SYNC_4342	sim/tb/lcd/lcd_driver.v	/^parameter  V_SYNC_4342   =  11'd10;     \/\/场同步$/;"	c	module:lcd_driver
V_SYNC_4384	rtl/lcd/lcd_driver.v	/^parameter  V_SYNC_4384   =  11'd2;      \/\/场同步$/;"	c	module:lcd_driver
V_SYNC_7016	rtl/lcd/lcd_driver.v	/^parameter  V_SYNC_7016   =  11'd3;      \/\/场同步$/;"	c	module:lcd_driver
V_SYNC_7016	sim/tb/lcd/lcd_driver.v	/^parameter  V_SYNC_7016   =  11'd3;      \/\/场同步$/;"	c	module:lcd_driver
V_SYNC_7084	rtl/lcd/lcd_driver.v	/^parameter  V_SYNC_7084   =  11'd2;      \/\/场同步$/;"	c	module:lcd_driver
V_SYNC_7084	sim/tb/lcd/lcd_driver.v	/^parameter  V_SYNC_7084   =  11'd2;      \/\/场同步$/;"	c	module:lcd_driver
V_TOTAL_1018	rtl/lcd/lcd_driver.v	/^parameter  V_TOTAL_1018  =  11'd823;    \/\/场扫描周期$/;"	c	module:lcd_driver
V_TOTAL_1018	sim/tb/lcd/lcd_driver.v	/^parameter  V_TOTAL_1018  =  11'd823;    \/\/场扫描周期$/;"	c	module:lcd_driver
V_TOTAL_4342	rtl/lcd/lcd_driver.v	/^parameter  V_TOTAL_4342  =  11'd286;    \/\/场扫描周期$/;"	c	module:lcd_driver
V_TOTAL_4342	sim/tb/lcd/lcd_driver.v	/^parameter  V_TOTAL_4342  =  11'd286;    \/\/场扫描周期$/;"	c	module:lcd_driver
V_TOTAL_4384	rtl/lcd/lcd_driver.v	/^parameter  V_TOTAL_4384  =  11'd525;    \/\/场扫描周期$/;"	c	module:lcd_driver
V_TOTAL_7016	rtl/lcd/lcd_driver.v	/^parameter  V_TOTAL_7016  =  11'd635;    \/\/场扫描周期$/;"	c	module:lcd_driver
V_TOTAL_7016	sim/tb/lcd/lcd_driver.v	/^parameter  V_TOTAL_7016  =  11'd635;    \/\/场扫描周期$/;"	c	module:lcd_driver
V_TOTAL_7084	rtl/lcd/lcd_driver.v	/^parameter  V_TOTAL_7084  =  11'd525;    \/\/场扫描周期       $/;"	c	module:lcd_driver
V_TOTAL_7084	sim/tb/lcd/lcd_driver.v	/^parameter  V_TOTAL_7084  =  11'd525;    \/\/场扫描周期       $/;"	c	module:lcd_driver
WAIT_FRAME	rtl/ov5640/OV5640_capture_data.v	/^parameter  WAIT_FRAME = 4'd10  ;             \/\/寄存器数据稳定等待的帧个数        /;"	c	module:OV5640_capture_data
WAKEUP_o	rtl/dual_ov5640_lcd.v	/^    output                 WAKEUP_o,$/;"	p	module:dual_ov5640_lcd
WAKEUP_o	rtl/ft60x_top.v	/^output                 WAKEUP_o,$/;"	p	module:ft60x_top
WIDTH_MAN_EXP	sim/tb/altera_mf.v	/^    parameter WIDTH_MAN_EXP = width_exp + width_man;$/;"	c	module:altfp_mult
WIDTH_RATIO	sim/tb/altera_mf.v	/^    parameter WIDTH_RATIO = (lpm_width > lpm_width_r) ? lpm_width \/ lpm_width_r :$/;"	c	module:dcfifo_low_latency
WRITE	sim/tb/sdr.v	/^    `define   WRITE     3$/;"	c	module:sdr
WRITE_SIDE_SYNCHRONIZERS	sim/tb/altera_mf.v	/^    parameter WRITE_SIDE_SYNCHRONIZERS = (wrsync_delaypipe != 0) ? wrsync_delaypipe :$/;"	c	module:dcfifo_mixed_widths
WR_N_o	rtl/dual_ov5640_lcd.v	/^    output                 WR_N_o,    \/\/ REQ_N$/;"	p	module:dual_ov5640_lcd
WR_N_o	rtl/ft60x_top.v	/^output reg             WR_N_o,    \/\/ REQ_N$/;"	p	module:ft60x_top
WR_chkm	sim/tb/sdr.v	/^    time  WR_chkm [0 : 3];$/;"	r	module:sdr
W_ACTIVE	rtl/sdram/sdram_para.v	/^`define     W_ACTIVE        4'd1                            \/\/行有效$/;"	c
W_ACTIVE	sim/tb/sdram_para.v	/^`define		W_ACTIVE	    4'd1                            \/\/行有效$/;"	c
W_AR	rtl/sdram/sdram_para.v	/^`define     W_AR            4'd11                           \/\/自动刷新$/;"	c
W_AR	sim/tb/sdram_para.v	/^`define		W_AR		    4'd11                           \/\/自动刷新$/;"	c
W_CL	rtl/sdram/sdram_para.v	/^`define     W_CL            4'd4                            \/\/潜伏期$/;"	c
W_CL	sim/tb/sdram_para.v	/^`define		W_CL		    4'd4                            \/\/潜伏期$/;"	c
W_IDLE	rtl/sdram/sdram_para.v	/^`define     W_IDLE          4'd0                            \/\/空闲$/;"	c
W_IDLE	sim/tb/sdram_para.v	/^`define		W_IDLE		    4'd0                            \/\/空闲$/;"	c
W_PRE	rtl/sdram/sdram_para.v	/^`define     W_PRE           4'd9                            \/\/预充电$/;"	c
W_PRE	sim/tb/sdram_para.v	/^`define		W_PRE		    4'd9                            \/\/预充电$/;"	c
W_RD	rtl/sdram/sdram_para.v	/^`define     W_RD            4'd5                            \/\/读数据$/;"	c
W_RD	sim/tb/sdram_para.v	/^`define		W_RD		    4'd5                            \/\/读数据$/;"	c
W_READ	rtl/sdram/sdram_para.v	/^`define     W_READ          4'd3                            \/\/读操作$/;"	c
W_READ	sim/tb/sdram_para.v	/^`define		W_READ		    4'd3                            \/\/读操作$/;"	c
W_TRCD	rtl/sdram/sdram_para.v	/^`define     W_TRCD          4'd2                            \/\/行有效等待$/;"	c
W_TRCD	sim/tb/sdram_para.v	/^`define		W_TRCD		    4'd2                            \/\/行有效等待$/;"	c
W_TRFC	rtl/sdram/sdram_para.v	/^`define     W_TRFC          4'd12                           \/\/自动刷新等待$/;"	c
W_TRFC	sim/tb/sdram_para.v	/^`define		W_TRFC		    4'd12                           \/\/自动刷新等待$/;"	c
W_TRP	rtl/sdram/sdram_para.v	/^`define     W_TRP           4'd10                           \/\/预充电等待$/;"	c
W_TRP	sim/tb/sdram_para.v	/^`define		W_TRP		    4'd10                           \/\/预充电等待$/;"	c
W_TWR	rtl/sdram/sdram_para.v	/^`define     W_TWR           4'd8                            \/\/写回$/;"	c
W_TWR	sim/tb/sdram_para.v	/^`define		W_TWR		    4'd8                            \/\/写回$/;"	c
W_WD	rtl/sdram/sdram_para.v	/^`define     W_WD            4'd7                            \/\/写数据$/;"	c
W_WD	sim/tb/sdram_para.v	/^`define		W_WD		    4'd7                            \/\/写数据$/;"	c
W_WRITE	rtl/sdram/sdram_para.v	/^`define     W_WRITE         4'd6                            \/\/写操作$/;"	c
W_WRITE	sim/tb/sdram_para.v	/^`define		W_WRITE		    4'd6                            \/\/写操作$/;"	c
We_n	sim/tb/sdr.v	/^    input                         We_n;$/;"	p	module:sdr
Write_burst_mode	sim/tb/sdr.v	/^    wire      Write_burst_mode = Mode_reg[9];$/;"	n	module:sdr
Write_enable	sim/tb/sdr.v	/^    wire      Write_enable     = ~Cs_n &  Ras_n & ~Cas_n & ~We_n;$/;"	n	module:sdr
Write_precharge	sim/tb/sdr.v	/^    reg                           Write_precharge      [0 : 3];     \/\/  W Auto Precharge$/;"	r	module:sdr
X	sim/tb/altera_mf.v	/^    input X, Y;$/;"	p	function:MF_cycloneiii_pll.scale_num
X	sim/tb/altera_mf.v	/^    input X, Y;$/;"	p	function:MF_cycloneiiigl_pll.scale_num
X	sim/tb/altera_mf.v	/^    input X, Y;$/;"	p	function:MF_stratix_pll.scale_num
X	sim/tb/altera_mf.v	/^    input X, Y;$/;"	p	function:MF_stratixii_pll.scale_num
X	sim/tb/altera_mf.v	/^    input X, Y;$/;"	p	function:MF_stratixiii_pll.scale_num
X	sim/tb/altera_mf.v	/^    input X,Y;$/;"	p	function:MF_cycloneiii_pll.gcd
X	sim/tb/altera_mf.v	/^    input X,Y;$/;"	p	function:MF_cycloneiiigl_pll.gcd
X	sim/tb/altera_mf.v	/^    input X,Y;$/;"	p	function:MF_stratix_pll.gcd
X	sim/tb/altera_mf.v	/^    input X,Y;$/;"	p	function:MF_stratixii_pll.gcd
X	sim/tb/altera_mf.v	/^    input X,Y;$/;"	p	function:MF_stratixiii_pll.gcd
X	sim/tb/altera_mf.v	/^    input X;$/;"	p	function:MF_cycloneiii_pll.count_digit
X	sim/tb/altera_mf.v	/^    input X;$/;"	p	function:MF_cycloneiiigl_pll.count_digit
X	sim/tb/altera_mf.v	/^    input X;$/;"	p	function:MF_stratix_pll.count_digit
X	sim/tb/altera_mf.v	/^    input X;$/;"	p	function:MF_stratixii_pll.count_digit
X	sim/tb/altera_mf.v	/^    input X;$/;"	p	function:MF_stratixiii_pll.count_digit
X	sim/tb/altera_mf.v	/^    integer X, Y;$/;"	r	function:MF_cycloneiii_pll.scale_num
X	sim/tb/altera_mf.v	/^    integer X, Y;$/;"	r	function:MF_cycloneiiigl_pll.scale_num
X	sim/tb/altera_mf.v	/^    integer X, Y;$/;"	r	function:MF_stratix_pll.scale_num
X	sim/tb/altera_mf.v	/^    integer X, Y;$/;"	r	function:MF_stratixii_pll.scale_num
X	sim/tb/altera_mf.v	/^    integer X, Y;$/;"	r	function:MF_stratixiii_pll.scale_num
X	sim/tb/altera_mf.v	/^    integer X,Y;$/;"	r	function:MF_cycloneiii_pll.gcd
X	sim/tb/altera_mf.v	/^    integer X,Y;$/;"	r	function:MF_cycloneiiigl_pll.gcd
X	sim/tb/altera_mf.v	/^    integer X,Y;$/;"	r	function:MF_stratix_pll.gcd
X	sim/tb/altera_mf.v	/^    integer X,Y;$/;"	r	function:MF_stratixii_pll.gcd
X	sim/tb/altera_mf.v	/^    integer X,Y;$/;"	r	function:MF_stratixiii_pll.gcd
X	sim/tb/altera_mf.v	/^    integer X;$/;"	r	function:MF_cycloneiii_pll.count_digit
X	sim/tb/altera_mf.v	/^    integer X;$/;"	r	function:MF_cycloneiiigl_pll.count_digit
X	sim/tb/altera_mf.v	/^    integer X;$/;"	r	function:MF_stratix_pll.count_digit
X	sim/tb/altera_mf.v	/^    integer X;$/;"	r	function:MF_stratixii_pll.count_digit
X	sim/tb/altera_mf.v	/^    integer X;$/;"	r	function:MF_stratixiii_pll.count_digit
Y	sim/tb/altera_mf.v	/^    input X, Y;$/;"	p	function:MF_cycloneiii_pll.scale_num
Y	sim/tb/altera_mf.v	/^    input X, Y;$/;"	p	function:MF_cycloneiiigl_pll.scale_num
Y	sim/tb/altera_mf.v	/^    input X, Y;$/;"	p	function:MF_stratix_pll.scale_num
Y	sim/tb/altera_mf.v	/^    input X, Y;$/;"	p	function:MF_stratixii_pll.scale_num
Y	sim/tb/altera_mf.v	/^    input X, Y;$/;"	p	function:MF_stratixiii_pll.scale_num
Y	sim/tb/altera_mf.v	/^    input X,Y;$/;"	p	function:MF_cycloneiii_pll.gcd
Y	sim/tb/altera_mf.v	/^    input X,Y;$/;"	p	function:MF_cycloneiiigl_pll.gcd
Y	sim/tb/altera_mf.v	/^    input X,Y;$/;"	p	function:MF_stratix_pll.gcd
Y	sim/tb/altera_mf.v	/^    input X,Y;$/;"	p	function:MF_stratixii_pll.gcd
Y	sim/tb/altera_mf.v	/^    input X,Y;$/;"	p	function:MF_stratixiii_pll.gcd
Y	sim/tb/altera_mf.v	/^    integer X, Y;$/;"	r	function:MF_cycloneiii_pll.scale_num
Y	sim/tb/altera_mf.v	/^    integer X, Y;$/;"	r	function:MF_cycloneiiigl_pll.scale_num
Y	sim/tb/altera_mf.v	/^    integer X, Y;$/;"	r	function:MF_stratix_pll.scale_num
Y	sim/tb/altera_mf.v	/^    integer X, Y;$/;"	r	function:MF_stratixii_pll.scale_num
Y	sim/tb/altera_mf.v	/^    integer X, Y;$/;"	r	function:MF_stratixiii_pll.scale_num
Y	sim/tb/altera_mf.v	/^    integer X,Y;$/;"	r	function:MF_cycloneiii_pll.gcd
Y	sim/tb/altera_mf.v	/^    integer X,Y;$/;"	r	function:MF_cycloneiiigl_pll.gcd
Y	sim/tb/altera_mf.v	/^    integer X,Y;$/;"	r	function:MF_stratix_pll.gcd
Y	sim/tb/altera_mf.v	/^    integer X,Y;$/;"	r	function:MF_stratixii_pll.gcd
Y	sim/tb/altera_mf.v	/^    integer X,Y;$/;"	r	function:MF_stratixiii_pll.gcd
a	sim/tb/altera_mf.v	/^    reg a;$/;"	r	module:altaccumulate
a_graycounter	sim/tb/altera_mf.v	/^module a_graycounter (clock, cnt_en, clk_en, updown, aclr, sclr,$/;"	m
aaaa	sim/tb/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
aaaa_pre	sim/tb/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
aah	sim/tb/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
aah	sim/tb/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
aal	sim/tb/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
aal	sim/tb/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
abs	sim/tb/altera_mf.v	/^    function integer abs;$/;"	f	module:MF_cycloneiii_pll
abs	sim/tb/altera_mf.v	/^    function integer abs;$/;"	f	module:MF_cycloneiiigl_pll
abs	sim/tb/altera_mf.v	/^    function integer abs;$/;"	f	module:MF_stratix_pll
abs	sim/tb/altera_mf.v	/^    function integer abs;$/;"	f	module:MF_stratixii_pll
abs	sim/tb/altera_mf.v	/^    function integer abs;$/;"	f	module:MF_stratixiii_pll
acc_feedback	sim/tb/altera_mf.v	/^    wire [2*int_width_result - 1: 0] acc_feedback;$/;"	n	module:altmult_add
acc_feedback_reg	sim/tb/altera_mf.v	/^    reg [2*int_width_result - 1: 0] acc_feedback_reg;$/;"	r	module:altmult_add
acc_feedback_temp	sim/tb/altera_mf.v	/^    reg [accum_width + int_mult_diff_bit : 0] acc_feedback_temp;$/;"	r	module:altmult_add
accum_direction	sim/tb/altera_mf.v	/^    parameter accum_direction           = "ADD";$/;"	c	module:altmult_accum
accum_direction	sim/tb/altera_mf.v	/^    parameter accum_direction = "ADD";$/;"	c	module:altmult_add
accum_final_out	sim/tb/altera_mf.v	/^    reg [int_width_result -1 : 0] accum_final_out;$/;"	r	module:altmult_accum
accum_is_saturated	sim/tb/altera_mf.v	/^    output accum_is_saturated;$/;"	p	module:altmult_accum
accum_is_saturated_latent	sim/tb/altera_mf.v	/^    reg accum_is_saturated_latent;$/;"	r	module:altmult_accum
accum_overflow	sim/tb/altera_mf.v	/^    reg accum_overflow;$/;"	r	module:altmult_add
accum_overflow_int	sim/tb/altera_mf.v	/^    reg accum_overflow_int;$/;"	r	module:altmult_add
accum_overflow_reg	sim/tb/altera_mf.v	/^    reg accum_overflow_reg;$/;"	r	module:altmult_add
accum_overflow_stat_pipe_reg	sim/tb/altera_mf.v	/^    reg [extra_latency : 0] accum_overflow_stat_pipe_reg;$/;"	r	module:altmult_add
accum_regr_temp	sim/tb/altera_mf.v	/^    reg [8 : 0] accum_regr_temp;$/;"	r	module:stratixiii_lvds_rx_channel
accum_res	sim/tb/altera_mf.v	/^    reg [accum_width + int_mult_diff_bit : 0] accum_res;$/;"	r	module:altmult_add
accum_res_temp	sim/tb/altera_mf.v	/^    reg [accum_width + int_mult_diff_bit : 0] accum_res_temp;$/;"	r	module:altmult_add
accum_result	sim/tb/altera_mf.v	/^    reg [int_width_result -1 : 0] accum_result;$/;"	r	module:altmult_accum
accum_result_sign_bits	sim/tb/altera_mf.v	/^    reg  [int_width_result - int_width_a - int_width_b + 2 - 1 : 0] accum_result_sign_bits;$/;"	r	module:altmult_accum
accum_round	sim/tb/altera_mf.v	/^    input accum_round;$/;"	p	module:altmult_accum
accum_round	sim/tb/altera_mf.v	/^    tri0 accum_round;$/;"	n	module:altmult_accum
accum_round_aclr	sim/tb/altera_mf.v	/^    parameter accum_round_aclr = "ACLR3";$/;"	c	module:altmult_accum
accum_round_int	sim/tb/altera_mf.v	/^    wire accum_round_int;$/;"	n	module:altmult_accum
accum_round_out	sim/tb/altera_mf.v	/^    reg [int_width_result -1 : 0] accum_round_out;$/;"	r	module:altmult_accum
accum_round_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire accum_round_pipe_wire_clk;$/;"	n	module:altmult_accum
accum_round_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 accum_round_pipe_wire_clr;$/;"	n	module:altmult_accum
accum_round_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 accum_round_pipe_wire_en;$/;"	n	module:altmult_accum
accum_round_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter accum_round_pipeline_aclr = "ACLR3";$/;"	c	module:altmult_accum
accum_round_pipeline_reg	sim/tb/altera_mf.v	/^    parameter accum_round_pipeline_reg = "CLOCK0";$/;"	c	module:altmult_accum
accum_round_reg	sim/tb/altera_mf.v	/^    parameter accum_round_reg = "CLOCK0";$/;"	c	module:altmult_accum
accum_round_tmp1	sim/tb/altera_mf.v	/^    reg  accum_round_tmp1;$/;"	r	module:altmult_accum
accum_round_tmp1_wire	sim/tb/altera_mf.v	/^    wire accum_round_tmp1_wire;$/;"	n	module:altmult_accum
accum_round_tmp2	sim/tb/altera_mf.v	/^    reg  accum_round_tmp2;$/;"	r	module:altmult_accum
accum_round_wire_clk	sim/tb/altera_mf.v	/^    wire accum_round_wire_clk;$/;"	n	module:altmult_accum
accum_round_wire_clr	sim/tb/altera_mf.v	/^    tri0 accum_round_wire_clr;$/;"	n	module:altmult_accum
accum_round_wire_en	sim/tb/altera_mf.v	/^    tri1 accum_round_wire_en;$/;"	n	module:altmult_accum
accum_sat_for_limit	sim/tb/altera_mf.v	/^    parameter accum_sat_for_limit = ((accumulator_saturation == "NO")? int_width_result - 1 : in/;"	c	module:altmult_accum
accum_saturate_out	sim/tb/altera_mf.v	/^    reg [int_width_result -1 : 0] accum_saturate_out;$/;"	r	module:altmult_accum
accum_saturate_overflow	sim/tb/altera_mf.v	/^    reg accum_saturate_overflow;$/;"	r	module:altmult_accum
accum_saturate_pipe	sim/tb/altera_mf.v	/^    reg [extra_accumulator_latency : 0] accum_saturate_pipe;$/;"	r	module:altmult_accum
accum_saturation	sim/tb/altera_mf.v	/^    input accum_saturation;$/;"	p	module:altmult_accum
accum_saturation	sim/tb/altera_mf.v	/^    tri0 accum_saturation;$/;"	n	module:altmult_accum
accum_saturation_aclr	sim/tb/altera_mf.v	/^    parameter accum_saturation_aclr = "ACLR3";$/;"	c	module:altmult_accum
accum_saturation_int	sim/tb/altera_mf.v	/^    wire accum_saturation_int;$/;"	n	module:altmult_accum
accum_saturation_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire accum_saturation_pipe_wire_clk;$/;"	n	module:altmult_accum
accum_saturation_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 accum_saturation_pipe_wire_clr;$/;"	n	module:altmult_accum
accum_saturation_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 accum_saturation_pipe_wire_en;$/;"	n	module:altmult_accum
accum_saturation_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter accum_saturation_pipeline_aclr = "ACLR3";$/;"	c	module:altmult_accum
accum_saturation_pipeline_reg	sim/tb/altera_mf.v	/^    parameter accum_saturation_pipeline_reg = "CLOCK0";$/;"	c	module:altmult_accum
accum_saturation_reg	sim/tb/altera_mf.v	/^    parameter accum_saturation_reg = "CLOCK0";$/;"	c	module:altmult_accum
accum_saturation_tmp1	sim/tb/altera_mf.v	/^    reg  accum_saturation_tmp1;$/;"	r	module:altmult_accum
accum_saturation_tmp1_wire	sim/tb/altera_mf.v	/^    wire accum_saturation_tmp1_wire;$/;"	n	module:altmult_accum
accum_saturation_tmp2	sim/tb/altera_mf.v	/^    reg  accum_saturation_tmp2;$/;"	r	module:altmult_accum
accum_saturation_wire_clk	sim/tb/altera_mf.v	/^    wire accum_saturation_wire_clk;$/;"	n	module:altmult_accum
accum_saturation_wire_clr	sim/tb/altera_mf.v	/^    tri0 accum_saturation_wire_clr;$/;"	n	module:altmult_accum
accum_saturation_wire_en	sim/tb/altera_mf.v	/^    tri1 accum_saturation_wire_en;$/;"	n	module:altmult_accum
accum_sload	sim/tb/altera_mf.v	/^    input accum_sload;$/;"	p	module:altmult_accum
accum_sload	sim/tb/altera_mf.v	/^    input accum_sload;$/;"	p	module:altmult_add
accum_sload_aclr	sim/tb/altera_mf.v	/^    parameter accum_sload_aclr          = "ACLR3";$/;"	c	module:altmult_accum
accum_sload_aclr	sim/tb/altera_mf.v	/^    parameter accum_sload_aclr = "NONE";$/;"	c	module:altmult_add
accum_sload_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter accum_sload_pipeline_aclr = "ACLR3";$/;"	c	module:altmult_accum
accum_sload_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter accum_sload_pipeline_aclr = "NONE";$/;"	c	module:altmult_add
accum_sload_pipeline_reg	sim/tb/altera_mf.v	/^    parameter accum_sload_pipeline_reg  = "CLOCK0";$/;"	c	module:altmult_accum
accum_sload_pipeline_register	sim/tb/altera_mf.v	/^    parameter accum_sload_pipeline_register = "UNREGISTERED";$/;"	c	module:altmult_add
accum_sload_reg	sim/tb/altera_mf.v	/^    parameter accum_sload_reg           = "CLOCK0";$/;"	c	module:altmult_accum
accum_sload_register	sim/tb/altera_mf.v	/^    parameter accum_sload_register = "UNREGISTERED";$/;"	c	module:altmult_add
accum_sload_upper_data	sim/tb/altera_mf.v	/^    input [width_result -1 : width_result - width_upper_data] accum_sload_upper_data;$/;"	p	module:altmult_accum
accum_sload_upper_data_aclr	sim/tb/altera_mf.v	/^    parameter accum_sload_upper_data_aclr = "ACLR3";$/;"	c	module:altmult_accum
accum_sload_upper_data_int	sim/tb/altera_mf.v	/^    wire [width_result -1 : width_result - width_upper_data] accum_sload_upper_data_int;$/;"	n	module:altmult_accum
accum_sload_upper_data_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire accum_sload_upper_data_pipe_wire_clk;$/;"	n	module:altmult_accum
accum_sload_upper_data_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 accum_sload_upper_data_pipe_wire_clr;$/;"	n	module:altmult_accum
accum_sload_upper_data_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 accum_sload_upper_data_pipe_wire_en;$/;"	n	module:altmult_accum
accum_sload_upper_data_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter accum_sload_upper_data_pipeline_aclr = "ACLR3";$/;"	c	module:altmult_accum
accum_sload_upper_data_pipeline_reg	sim/tb/altera_mf.v	/^    parameter accum_sload_upper_data_pipeline_reg = "CLOCK0";$/;"	c	module:altmult_accum
accum_sload_upper_data_reg	sim/tb/altera_mf.v	/^    parameter accum_sload_upper_data_reg = "CLOCK0";$/;"	c	module:altmult_accum
accum_sload_upper_data_wire_clk	sim/tb/altera_mf.v	/^    wire accum_sload_upper_data_wire_clk;$/;"	n	module:altmult_accum
accum_sload_upper_data_wire_clr	sim/tb/altera_mf.v	/^    tri0 accum_sload_upper_data_wire_clr;$/;"	n	module:altmult_accum
accum_sload_upper_data_wire_en	sim/tb/altera_mf.v	/^    tri1 accum_sload_upper_data_wire_en;$/;"	n	module:altmult_accum
accum_width	sim/tb/altera_mf.v	/^    parameter accum_width = (int_width_a + int_width_b < 44)? 44: int_width_a + int_width_b;$/;"	c	module:altmult_add
accumsload_int	sim/tb/altera_mf.v	/^    tri0 accumsload_int;$/;"	n	module:altmult_add
accumsload_pipe_reg	sim/tb/altera_mf.v	/^    reg accumsload_pipe_reg;$/;"	r	module:altmult_add
accumsload_pipe_wire	sim/tb/altera_mf.v	/^    wire accumsload_pipe_wire;$/;"	n	module:altmult_add
accumsload_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire accumsload_pipe_wire_clk;$/;"	n	module:altmult_add
accumsload_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 accumsload_pipe_wire_clr;$/;"	n	module:altmult_add
accumsload_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 accumsload_pipe_wire_en;$/;"	n	module:altmult_add
accumsload_reg	sim/tb/altera_mf.v	/^    reg accumsload_reg;$/;"	r	module:altmult_add
accumsload_reg_wire_clk	sim/tb/altera_mf.v	/^    wire accumsload_reg_wire_clk;$/;"	n	module:altmult_add
accumsload_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 accumsload_reg_wire_clr;$/;"	n	module:altmult_add
accumsload_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 accumsload_reg_wire_en;$/;"	n	module:altmult_add
accumsload_sel	sim/tb/altera_mf.v	/^    wire [width_result - 1 : 0]accumsload_sel;$/;"	n	module:altmult_add
accumsload_wire	sim/tb/altera_mf.v	/^    wire accumsload_wire;$/;"	n	module:altmult_add
accumulator	sim/tb/altera_mf.v	/^    parameter accumulator = "NO";$/;"	c	module:altmult_add
accumulator_rounding	sim/tb/altera_mf.v	/^    parameter accumulator_rounding = "NO";$/;"	c	module:altmult_accum
accumulator_saturation	sim/tb/altera_mf.v	/^    parameter accumulator_saturation = "NO";$/;"	c	module:altmult_accum
aclr	rtl/sdram/rdfifo.v	/^	input	  aclr;$/;"	p	module:rdfifo
aclr	rtl/sdram/rdfifo.v	/^	tri0	  aclr;$/;"	n	module:rdfifo
aclr	rtl/sdram/rdfifo_bb.v	/^	input	  aclr;$/;"	p	module:rdfifo
aclr	rtl/sdram/rdfifo_bb.v	/^	tri0	  aclr;$/;"	n	module:rdfifo
aclr	rtl/sdram/wrfifo.v	/^	input	  aclr;$/;"	p	module:wrfifo
aclr	rtl/sdram/wrfifo.v	/^	tri0	  aclr;$/;"	n	module:wrfifo
aclr	rtl/sdram/wrfifo_bb.v	/^	input	  aclr;$/;"	p	module:wrfifo
aclr	rtl/sdram/wrfifo_bb.v	/^	tri0	  aclr;$/;"	n	module:wrfifo
aclr	sim/tb/altera_mf.v	/^    input                  aclr;$/;"	p	module:alt3pram
aclr	sim/tb/altera_mf.v	/^    input  aclr;                 \/\/ Asynchronous clear input$/;"	p	module:altdpram
aclr	sim/tb/altera_mf.v	/^    input  aclr;$/;"	p	module:a_graycounter
aclr	sim/tb/altera_mf.v	/^    input  aclr;$/;"	p	module:scfifo
aclr	sim/tb/altera_mf.v	/^    input aclr;                     \/\/ Asynchronous clear port$/;"	p	module:altshift_taps
aclr	sim/tb/altera_mf.v	/^    input aclr;                 \/\/ Default = 0$/;"	p	module:altaccumulate
aclr	sim/tb/altera_mf.v	/^    input aclr;                 \/\/ Default = 0$/;"	p	module:parallel_add
aclr	sim/tb/altera_mf.v	/^    input aclr;$/;"	p	module:altfp_mult
aclr	sim/tb/altera_mf.v	/^    input aclr;$/;"	p	module:altsqrt
aclr	sim/tb/altera_mf.v	/^    input aclr;$/;"	p	module:altsquare
aclr	sim/tb/altera_mf.v	/^    input aclr;$/;"	p	module:dcfifo
aclr	sim/tb/altera_mf.v	/^    input aclr;$/;"	p	module:dcfifo_async
aclr	sim/tb/altera_mf.v	/^    input aclr;$/;"	p	module:dcfifo_dffpipe
aclr	sim/tb/altera_mf.v	/^    input aclr;$/;"	p	module:dcfifo_fefifo
aclr	sim/tb/altera_mf.v	/^    input aclr;$/;"	p	module:dcfifo_low_latency
aclr	sim/tb/altera_mf.v	/^    input aclr;$/;"	p	module:dcfifo_mixed_widths
aclr	sim/tb/altera_mf.v	/^    input aclr;$/;"	p	module:dcfifo_sync
aclr	sim/tb/altera_mf.v	/^    tri0                   aclr;$/;"	n	module:alt3pram
aclr	sim/tb/altera_mf.v	/^    tri0 aclr;$/;"	n	module:a_graycounter
aclr	sim/tb/altera_mf.v	/^    tri0 aclr;$/;"	n	module:altdpram
aclr	sim/tb/altera_mf.v	/^    tri0 aclr;$/;"	n	module:altfp_mult
aclr	sim/tb/altera_mf.v	/^    tri0 aclr;$/;"	n	module:altshift_taps
aclr	sim/tb/altera_mf.v	/^    tri0 aclr;$/;"	n	module:altsqrt
aclr	sim/tb/altera_mf.v	/^    tri0 aclr;$/;"	n	module:altsquare
aclr	sim/tb/altera_mf.v	/^    tri0 aclr;$/;"	n	module:dcfifo
aclr	sim/tb/altera_mf.v	/^    tri0 aclr;$/;"	n	module:dcfifo_async
aclr	sim/tb/altera_mf.v	/^    tri0 aclr;$/;"	n	module:dcfifo_low_latency
aclr	sim/tb/altera_mf.v	/^    tri0 aclr;$/;"	n	module:dcfifo_mixed_widths
aclr	sim/tb/altera_mf.v	/^    tri0 aclr;$/;"	n	module:scfifo
aclr	sim/tb/altera_mf.v	/^  input                             aclr,$/;"	p	module:alt_aeq_s4
aclr	sim/tb/altera_mf.v	/^input aclr;$/;"	p	module:altddio_bidir
aclr	sim/tb/altera_mf.v	/^input aclr;$/;"	p	module:altddio_in
aclr	sim/tb/altera_mf.v	/^input aclr;$/;"	p	module:altddio_out
aclr	sim/tb/altera_mf.v	/^tri0 aclr; \/\/ default aclr to 0$/;"	n	module:altddio_in
aclr	sim/tb/altera_mf.v	/^tri0 aclr; \/\/ default aclr to 0$/;"	n	module:altddio_out
aclr	sim/tb/altera_mf.v	/^tri0 aclr;$/;"	n	module:altddio_bidir
aclr0	sim/tb/altera_mf.v	/^    input  aclr0;$/;"	p	module:altsyncram
aclr0	sim/tb/altera_mf.v	/^    input aclr0;$/;"	p	module:altmult_accum
aclr0	sim/tb/altera_mf.v	/^    input aclr0;$/;"	p	module:altmult_add
aclr0	sim/tb/altera_mf.v	/^    tri0 aclr0;$/;"	n	module:altmult_accum
aclr0	sim/tb/altera_mf.v	/^    tri0 aclr0;$/;"	n	module:altsyncram
aclr1	sim/tb/altera_mf.v	/^    input  aclr1;$/;"	p	module:altsyncram
aclr1	sim/tb/altera_mf.v	/^    input aclr1;$/;"	p	module:altmult_accum
aclr1	sim/tb/altera_mf.v	/^    input aclr1;$/;"	p	module:altmult_add
aclr1	sim/tb/altera_mf.v	/^    tri0 aclr1;$/;"	n	module:altmult_accum
aclr1	sim/tb/altera_mf.v	/^    tri0 aclr1;$/;"	n	module:altsyncram
aclr2	sim/tb/altera_mf.v	/^    input aclr2;$/;"	p	module:altmult_accum
aclr2	sim/tb/altera_mf.v	/^    input aclr2;$/;"	p	module:altmult_add
aclr2	sim/tb/altera_mf.v	/^    tri0 aclr2;$/;"	n	module:altmult_accum
aclr3	sim/tb/altera_mf.v	/^    input aclr3;$/;"	p	module:altmult_accum
aclr3	sim/tb/altera_mf.v	/^    input aclr3;$/;"	p	module:altmult_add
aclr3	sim/tb/altera_mf.v	/^    tri0 aclr3;$/;"	n	module:altmult_accum
aclr_int	sim/tb/altera_mf.v	/^    tri0 aclr_int;$/;"	n	module:altaccumulate
aclr_on_indata	sim/tb/altera_mf.v	/^    wire aclr_on_indata;$/;"	n	module:altdpram
aclr_on_outdata	sim/tb/altera_mf.v	/^    wire aclr_on_outdata;$/;"	n	module:altdpram
aclr_on_rdaddress	sim/tb/altera_mf.v	/^    wire aclr_on_rdaddress;$/;"	n	module:altdpram
aclr_on_rdcontrol	sim/tb/altera_mf.v	/^    wire aclr_on_rdcontrol;$/;"	n	module:altdpram
aclr_on_wraddress	sim/tb/altera_mf.v	/^    wire aclr_on_wraddress;$/;"	n	module:altdpram
aclr_on_wrcontrol	sim/tb/altera_mf.v	/^    wire aclr_on_wrcontrol;$/;"	n	module:altdpram
acq_clk	sim/tb/altera_mf.v	/^    input    acq_clk;$/;"	p	module:sld_signaltap
acq_data_in	sim/tb/altera_mf.v	/^    input    [SLD_DATA_BITS-1:0]    acq_data_in;$/;"	p	module:sld_signaltap
acq_data_out	sim/tb/altera_mf.v	/^    output    [SLD_DATA_BITS-1:0]    acq_data_out;$/;"	p	module:sld_signaltap
acq_storage_qualifier_in	sim/tb/altera_mf.v	/^    input    [SLD_STORAGE_QUALIFIER_BITS-1:0]    acq_storage_qualifier_in;$/;"	p	module:sld_signaltap
acq_trigger_in	sim/tb/altera_mf.v	/^    input    [SLD_TRIGGER_BITS-1:0]    acq_trigger_in;$/;"	p	module:sld_signaltap
acq_trigger_out	sim/tb/altera_mf.v	/^    output    [SLD_TRIGGER_BITS-1:0]    acq_trigger_out;$/;"	p	module:sld_signaltap
active_clk_was_switched	sim/tb/altera_mf.v	/^    reg active_clk_was_switched;$/;"	r	module:MF_stratix_pll
active_clock	sim/tb/altera_mf.v	/^    reg active_clock;$/;"	r	module:MF_cycloneiii_pll
active_clock	sim/tb/altera_mf.v	/^    reg active_clock;$/;"	r	module:MF_cycloneiiigl_pll
active_clock	sim/tb/altera_mf.v	/^    reg active_clock;$/;"	r	module:MF_stratix_pll
active_clock	sim/tb/altera_mf.v	/^    reg active_clock;$/;"	r	module:MF_stratixii_pll
active_clock	sim/tb/altera_mf.v	/^    reg active_clock;$/;"	r	module:MF_stratixiii_pll
active_hi_async_reset	sim/tb/altera_mf.v	/^                begin : active_hi_async_reset$/;"	b	block:dummy_hub.capture_ir_logic
active_hi_async_reset	sim/tb/altera_mf.v	/^                begin : active_hi_async_reset$/;"	b	block:dummy_hub.parallel_ir_out
active_hi_async_reset	sim/tb/altera_mf.v	/^                begin : active_hi_async_reset$/;"	b	block:dummy_hub.shift_reg_hold
active_hi_async_reset	sim/tb/altera_mf.v	/^                begin : active_hi_async_reset$/;"	b	block:dummy_hub.simulation_logic
activeclock	sim/tb/altera_mf.v	/^    output activeclock;$/;"	p	module:MF_cycloneiii_pll
activeclock	sim/tb/altera_mf.v	/^    output activeclock;$/;"	p	module:MF_cycloneiiigl_pll
activeclock	sim/tb/altera_mf.v	/^    output activeclock;$/;"	p	module:MF_stratix_pll
activeclock	sim/tb/altera_mf.v	/^    output activeclock;$/;"	p	module:MF_stratixii_pll
activeclock	sim/tb/altera_mf.v	/^    output activeclock;$/;"	p	module:MF_stratixiii_pll
activeclock	sim/tb/altera_mf.v	/^output        activeclock;$/;"	p	module:altpll
activeclock_wire	sim/tb/altera_mf.v	/^wire activeclock_wire;$/;"	n	module:altpll
actual_clk_cycle	sim/tb/altera_mf.v	/^real actual_clk_cycle;$/;"	r	module:altclklock
adce_cal_busy	sim/tb/altera_mf.v	/^  output                            adce_cal_busy,$/;"	p	module:alt_aeq_s4
adce_continuous	sim/tb/altera_mf.v	/^  input                             adce_continuous,$/;"	p	module:alt_aeq_s4
adce_done	sim/tb/altera_mf.v	/^  input    [number_of_channels-1:0] adce_done,$/;"	p	module:alt_aeq_s4
adce_standby	sim/tb/altera_mf.v	/^  output reg [number_of_channels-1:0] adce_standby, \/\/ put channels into standby - to RX PMA$/;"	p	module:alt_aeq_s4
add_bits	sim/tb/altera_mf.v	/^    task add_bits;$/;"	t	module:altfp_mult
add_latency	sim/tb/altera_mf.v	/^    parameter add_latency = "YES";$/;"	c	module:flexible_lvds_rx
add_ram_output_register	sim/tb/altera_mf.v	/^    parameter add_ram_output_register = "OFF";$/;"	c	module:dcfifo
add_ram_output_register	sim/tb/altera_mf.v	/^    parameter add_ram_output_register = "OFF";$/;"	c	module:dcfifo_async
add_ram_output_register	sim/tb/altera_mf.v	/^    parameter add_ram_output_register = "OFF";$/;"	c	module:dcfifo_low_latency
add_ram_output_register	sim/tb/altera_mf.v	/^    parameter add_ram_output_register = "OFF";$/;"	c	module:dcfifo_mixed_widths
add_ram_output_register	sim/tb/altera_mf.v	/^    parameter add_ram_output_register = "OFF";$/;"	c	module:dcfifo_sync
add_ram_output_register	sim/tb/altera_mf.v	/^    parameter add_ram_output_register = "OFF";$/;"	c	module:scfifo
add_reg_a_mult_wa	sim/tb/altera_mf.v	/^    reg [widthad_a + width_a - 1:0] add_reg_a_mult_wa;$/;"	r	module:altsyncram
add_reg_a_mult_wa_pl_wa	sim/tb/altera_mf.v	/^    reg [widthad_a + width_a - 1:0] add_reg_a_mult_wa_pl_wa;$/;"	r	module:altsyncram
add_reg_b_mult_wb	sim/tb/altera_mf.v	/^    reg [widthad_b + width_b -1:0] add_reg_b_mult_wb;$/;"	r	module:altsyncram
add_reg_b_mult_wb_pl_wb	sim/tb/altera_mf.v	/^    reg [widthad_b + width_b -1:0] add_reg_b_mult_wb_pl_wb;$/;"	r	module:altsyncram
add_sub	sim/tb/altera_mf.v	/^    input add_sub;              \/\/ Default = 1$/;"	p	module:altaccumulate
add_sub_int	sim/tb/altera_mf.v	/^    tri1 add_sub_int;$/;"	n	module:altaccumulate
add_usedw_msb_bit	sim/tb/altera_mf.v	/^    parameter add_usedw_msb_bit = "OFF";$/;"	c	module:dcfifo
add_usedw_msb_bit	sim/tb/altera_mf.v	/^    parameter add_usedw_msb_bit = "OFF";$/;"	c	module:dcfifo_low_latency
add_usedw_msb_bit	sim/tb/altera_mf.v	/^    parameter add_usedw_msb_bit = "OFF";$/;"	c	module:dcfifo_mixed_widths
add_width	sim/tb/altera_mf.v	/^    parameter add_width = 1;$/;"	c	module:dcfifo
add_width	sim/tb/altera_mf.v	/^    parameter add_width = 1;$/;"	c	module:dcfifo_mixed_widths
adder	sim/tb/altera_mf.v	/^        input [32:0] adder;$/;"	p	function:altmult_add.do_add1_level1
adder	sim/tb/altera_mf.v	/^        input [32:0] adder;$/;"	p	function:altmult_add.do_add3_level1
adder	sim/tb/altera_mf.v	/^        input [32:0] adder;$/;"	p	function:altmult_add.do_preadder_add
adder	sim/tb/altera_mf.v	/^        input [32:0] adder;$/;"	p	function:altmult_add.do_preadder_sub
adder	sim/tb/altera_mf.v	/^        input [32:0] adder;$/;"	p	function:altmult_add.do_sub1_level1
adder	sim/tb/altera_mf.v	/^        input [32:0] adder;$/;"	p	function:altmult_add.do_sub3_level1
adder1_reg	sim/tb/altera_mf.v	/^    reg [2*int_width_result - 1: 0] adder1_reg;$/;"	r	module:altmult_add
adder1_res_ext	sim/tb/altera_mf.v	/^    reg [accum_width + int_mult_diff_bit : 0] adder1_res_ext;$/;"	r	module:altmult_add
adder1_res_reg_0	sim/tb/altera_mf.v	/^    reg  [2*int_width_result - 1: 0] adder1_res_reg_0;$/;"	r	module:altmult_add
adder1_res_reg_1	sim/tb/altera_mf.v	/^    reg  [2*int_width_result - 1: 0] adder1_res_reg_1;$/;"	r	module:altmult_add
adder1_res_wire	sim/tb/altera_mf.v	/^    wire [2*int_width_result - 1: 0] adder1_res_wire;$/;"	n	module:altmult_add
adder1_result	sim/tb/altera_mf.v	/^    reg [int_width_result : 0] adder1_result;$/;"	r	module:altmult_add
adder1_round_out	sim/tb/altera_mf.v	/^    reg [int_width_result : 0] adder1_round_out;$/;"	r	module:altmult_add
adder1_rounding	sim/tb/altera_mf.v	/^    parameter adder1_rounding = "NO";$/;"	c	module:altmult_add
adder1_sum	sim/tb/altera_mf.v	/^    reg [2*int_width_result - 1: 0] adder1_sum;$/;"	r	module:altmult_add
adder1_systolic	sim/tb/altera_mf.v	/^    wire  [2*int_width_result - 1: 0] adder1_systolic;$/;"	n	module:altmult_add
adder1_systolic_register0	sim/tb/altera_mf.v	/^    wire  [2*int_width_result - 1: 0] adder1_systolic_register0;$/;"	n	module:altmult_add
adder1_systolic_register1	sim/tb/altera_mf.v	/^    wire  [2*int_width_result - 1: 0] adder1_systolic_register1;$/;"	n	module:altmult_add
adder2_result	sim/tb/altera_mf.v	/^    reg [int_width_result : 0] adder2_result;$/;"	r	module:altmult_add
adder3_reg	sim/tb/altera_mf.v	/^    reg [2*int_width_result - 1: 0] adder3_reg;$/;"	r	module:altmult_add
adder3_res_ext	sim/tb/altera_mf.v	/^    reg [2*int_width_result: 0] adder3_res_ext;$/;"	r	module:altmult_add
adder3_res_temp	sim/tb/altera_mf.v	/^    reg [accum_width + int_mult_diff_bit : 0] adder3_res_temp;$/;"	r	module:altmult_add
adder3_res_wire	sim/tb/altera_mf.v	/^    wire [2*int_width_result - 1: 0] adder3_res_wire;$/;"	n	module:altmult_add
adder3_result	sim/tb/altera_mf.v	/^    reg [int_width_result : 0] adder3_result;$/;"	r	module:altmult_add
adder3_round_out	sim/tb/altera_mf.v	/^    reg [int_width_result : 0] adder3_round_out;$/;"	r	module:altmult_add
adder3_rounding	sim/tb/altera_mf.v	/^    parameter adder3_rounding = "NO";$/;"	c	module:altmult_add
adder3_sum	sim/tb/altera_mf.v	/^    reg [2*int_width_result - 1: 0] adder3_sum;$/;"	r	module:altmult_add
addnsub	sim/tb/altera_mf.v	/^    input addnsub;$/;"	p	module:altmult_accum
addnsub1	sim/tb/altera_mf.v	/^    input addnsub1;$/;"	p	module:altmult_add
addnsub1_round	sim/tb/altera_mf.v	/^    input addnsub1_round;$/;"	p	module:altmult_add
addnsub1_round_aclr	sim/tb/altera_mf.v	/^    parameter addnsub1_round_aclr                   = "ACLR3";$/;"	c	module:altmult_add
addnsub1_round_pipe_reg	sim/tb/altera_mf.v	/^    reg addnsub1_round_pipe_reg;$/;"	r	module:altmult_add
addnsub1_round_pipe_wire	sim/tb/altera_mf.v	/^    wire addnsub1_round_pipe_wire;$/;"	n	module:altmult_add
addnsub1_round_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire addnsub1_round_pipe_wire_clk;$/;"	n	module:altmult_add
addnsub1_round_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 addnsub1_round_pipe_wire_clr;$/;"	n	module:altmult_add
addnsub1_round_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 addnsub1_round_pipe_wire_en;$/;"	n	module:altmult_add
addnsub1_round_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter addnsub1_round_pipeline_aclr          = "ACLR3";$/;"	c	module:altmult_add
addnsub1_round_pipeline_register	sim/tb/altera_mf.v	/^    parameter addnsub1_round_pipeline_register      = "CLOCK0";$/;"	c	module:altmult_add
addnsub1_round_pre	sim/tb/altera_mf.v	/^    wire addnsub1_round_pre;$/;"	n	module:altmult_add
addnsub1_round_reg	sim/tb/altera_mf.v	/^    reg addnsub1_round_reg;$/;"	r	module:altmult_add
addnsub1_round_register	sim/tb/altera_mf.v	/^    parameter addnsub1_round_register               = "CLOCK0";$/;"	c	module:altmult_add
addnsub1_round_wire	sim/tb/altera_mf.v	/^    wire addnsub1_round_wire;$/;"	n	module:altmult_add
addnsub1_round_wire_clk	sim/tb/altera_mf.v	/^    wire addnsub1_round_wire_clk;$/;"	n	module:altmult_add
addnsub1_round_wire_clr	sim/tb/altera_mf.v	/^    tri0 addnsub1_round_wire_clr;$/;"	n	module:altmult_add
addnsub1_round_wire_en	sim/tb/altera_mf.v	/^    tri1 addnsub1_round_wire_en;$/;"	n	module:altmult_add
addnsub1_z	sim/tb/altera_mf.v	/^    tri1 addnsub1_z;$/;"	n	module:altmult_add
addnsub3	sim/tb/altera_mf.v	/^    input addnsub3;$/;"	p	module:altmult_add
addnsub3_round	sim/tb/altera_mf.v	/^    input addnsub3_round;$/;"	p	module:altmult_add
addnsub3_round_aclr	sim/tb/altera_mf.v	/^    parameter addnsub3_round_aclr                   = "ACLR3";$/;"	c	module:altmult_add
addnsub3_round_pipe_reg	sim/tb/altera_mf.v	/^    reg addnsub3_round_pipe_reg;$/;"	r	module:altmult_add
addnsub3_round_pipe_wire	sim/tb/altera_mf.v	/^    wire addnsub3_round_pipe_wire;$/;"	n	module:altmult_add
addnsub3_round_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire addnsub3_round_pipe_wire_clk;$/;"	n	module:altmult_add
addnsub3_round_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 addnsub3_round_pipe_wire_clr;$/;"	n	module:altmult_add
addnsub3_round_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 addnsub3_round_pipe_wire_en;$/;"	n	module:altmult_add
addnsub3_round_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter addnsub3_round_pipeline_aclr          = "ACLR3";$/;"	c	module:altmult_add
addnsub3_round_pipeline_register	sim/tb/altera_mf.v	/^    parameter addnsub3_round_pipeline_register      = "CLOCK0";$/;"	c	module:altmult_add
addnsub3_round_pre	sim/tb/altera_mf.v	/^    wire addnsub3_round_pre;$/;"	n	module:altmult_add
addnsub3_round_reg	sim/tb/altera_mf.v	/^    reg addnsub3_round_reg;$/;"	r	module:altmult_add
addnsub3_round_register	sim/tb/altera_mf.v	/^    parameter addnsub3_round_register               = "CLOCK0";$/;"	c	module:altmult_add
addnsub3_round_wire	sim/tb/altera_mf.v	/^    wire addnsub3_round_wire;$/;"	n	module:altmult_add
addnsub3_round_wire_clk	sim/tb/altera_mf.v	/^    wire addnsub3_round_wire_clk;$/;"	n	module:altmult_add
addnsub3_round_wire_clr	sim/tb/altera_mf.v	/^    tri0 addnsub3_round_wire_clr;$/;"	n	module:altmult_add
addnsub3_round_wire_en	sim/tb/altera_mf.v	/^    tri1 addnsub3_round_wire_en;$/;"	n	module:altmult_add
addnsub3_z	sim/tb/altera_mf.v	/^    tri1 addnsub3_z; $/;"	n	module:altmult_add
addnsub_aclr	sim/tb/altera_mf.v	/^    parameter addnsub_aclr              = "ACLR3";$/;"	c	module:altmult_accum
addnsub_multiplier_aclr1	sim/tb/altera_mf.v	/^    parameter addnsub_multiplier_aclr1              = "ACLR3";$/;"	c	module:altmult_add
addnsub_multiplier_aclr3	sim/tb/altera_mf.v	/^    parameter addnsub_multiplier_aclr3              = "ACLR3";$/;"	c	module:altmult_add
addnsub_multiplier_pipeline_aclr1	sim/tb/altera_mf.v	/^    parameter addnsub_multiplier_pipeline_aclr1     = "ACLR3";$/;"	c	module:altmult_add
addnsub_multiplier_pipeline_aclr3	sim/tb/altera_mf.v	/^    parameter addnsub_multiplier_pipeline_aclr3     = "ACLR3";$/;"	c	module:altmult_add
addnsub_multiplier_pipeline_register1	sim/tb/altera_mf.v	/^    parameter addnsub_multiplier_pipeline_register1 = "CLOCK0";$/;"	c	module:altmult_add
addnsub_multiplier_pipeline_register3	sim/tb/altera_mf.v	/^    parameter addnsub_multiplier_pipeline_register3 = "CLOCK0";$/;"	c	module:altmult_add
addnsub_multiplier_register1	sim/tb/altera_mf.v	/^    parameter addnsub_multiplier_register1          = "CLOCK0";$/;"	c	module:altmult_add
addnsub_multiplier_register3	sim/tb/altera_mf.v	/^    parameter addnsub_multiplier_register3          = "CLOCK0";$/;"	c	module:altmult_add
addnsub_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter addnsub_pipeline_aclr     = "ACLR3";$/;"	c	module:altmult_accum
addnsub_pipeline_reg	sim/tb/altera_mf.v	/^    parameter addnsub_pipeline_reg      = "CLOCK0";$/;"	c	module:altmult_accum
addnsub_reg	sim/tb/altera_mf.v	/^    parameter addnsub_reg               = "CLOCK0";$/;"	c	module:altmult_accum
addr_t	rtl/ov5640/i2c_dri.v	/^reg    [15:0]  addr_t      ;                     \/\/ 地址$/;"	r	module:i2c_dri
addr_width	sim/tb/altera_mf.v	/^    parameter    addr_width    =    20;$/;"	c	module:altparallel_flash_loader
address	sim/tb/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
address_a	sim/tb/altera_mf.v	/^    input  [widthad_a-1:0] address_a; \/\/ Port A address input$/;"	p	module:altsyncram
address_aclr_a	sim/tb/altera_mf.v	/^    parameter address_aclr_a   = "NONE";$/;"	c	module:altsyncram
address_aclr_b	sim/tb/altera_mf.v	/^    parameter address_aclr_b            = "NONE";$/;"	c	module:altsyncram
address_b	sim/tb/altera_mf.v	/^    input  [widthad_b-1:0] address_b; \/\/ Port B address input$/;"	p	module:altsyncram
address_radix	sim/tb/altera_mf.v	/^    reg [24 : 1] address_radix, data_radix;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
address_radix_found	sim/tb/altera_mf.v	/^    reg address_radix_found;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
address_reg_b	sim/tb/altera_mf.v	/^    parameter address_reg_b             = "CLOCK1";$/;"	c	module:altsyncram
addressstall_a	sim/tb/altera_mf.v	/^    input addressstall_a;$/;"	p	module:altsyncram
addressstall_a	sim/tb/altera_mf.v	/^    tri0 addressstall_a;$/;"	n	module:altsyncram
addressstall_b	sim/tb/altera_mf.v	/^    input addressstall_b;$/;"	p	module:altsyncram
addressstall_b	sim/tb/altera_mf.v	/^    tri0 addressstall_b;$/;"	n	module:altsyncram
addsub1_clr	sim/tb/altera_mf.v	/^    parameter addsub1_clr = ((port_addnsub1 == "PORT_USED") || ((port_addnsub1 == "PORT_CONNECTI/;"	c	module:altmult_add
addsub1_int	sim/tb/altera_mf.v	/^    wire addsub1_int;$/;"	n	module:altmult_add
addsub1_pipe_reg	sim/tb/altera_mf.v	/^    reg addsub1_pipe_reg;$/;"	r	module:altmult_add
addsub1_pipe_wire	sim/tb/altera_mf.v	/^    wire addsub1_pipe_wire;$/;"	n	module:altmult_add
addsub1_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire addsub1_pipe_wire_clk;$/;"	n	module:altmult_add
addsub1_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 addsub1_pipe_wire_clr;$/;"	n	module:altmult_add
addsub1_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 addsub1_pipe_wire_en;$/;"	n	module:altmult_add
addsub1_reg	sim/tb/altera_mf.v	/^    reg addsub1_reg;$/;"	r	module:altmult_add
addsub1_reg_wire_clk	sim/tb/altera_mf.v	/^    wire addsub1_reg_wire_clk;$/;"	n	module:altmult_add
addsub1_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 addsub1_reg_wire_clr;$/;"	n	module:altmult_add
addsub1_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 addsub1_reg_wire_en;$/;"	n	module:altmult_add
addsub1_wire	sim/tb/altera_mf.v	/^    wire addsub1_wire;$/;"	n	module:altmult_add
addsub3_clr	sim/tb/altera_mf.v	/^    parameter addsub3_clr = ((port_addnsub3 == "PORT_USED") || ((port_addnsub3 == "PORT_CONNECTI/;"	c	module:altmult_add
addsub3_int	sim/tb/altera_mf.v	/^    wire addsub3_int;$/;"	n	module:altmult_add
addsub3_pipe_reg	sim/tb/altera_mf.v	/^    reg addsub3_pipe_reg;  $/;"	r	module:altmult_add
addsub3_pipe_wire	sim/tb/altera_mf.v	/^    wire addsub3_pipe_wire;$/;"	n	module:altmult_add
addsub3_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire addsub3_pipe_wire_clk;$/;"	n	module:altmult_add
addsub3_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 addsub3_pipe_wire_clr;$/;"	n	module:altmult_add
addsub3_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 addsub3_pipe_wire_en;$/;"	n	module:altmult_add
addsub3_reg	sim/tb/altera_mf.v	/^    reg addsub3_reg;$/;"	r	module:altmult_add
addsub3_reg_wire_clk	sim/tb/altera_mf.v	/^    wire addsub3_reg_wire_clk;$/;"	n	module:altmult_add
addsub3_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 addsub3_reg_wire_clr;$/;"	n	module:altmult_add
addsub3_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 addsub3_reg_wire_en;$/;"	n	module:altmult_add
addsub3_wire	sim/tb/altera_mf.v	/^    wire addsub3_wire;$/;"	n	module:altmult_add
addsub_int	sim/tb/altera_mf.v	/^    wire addsub_int;$/;"	n	module:altmult_accum
addsub_latent	sim/tb/altera_mf.v	/^    wire addsub_latent;$/;"	n	module:altmult_accum
addsub_pipe_reg	sim/tb/altera_mf.v	/^    reg addsub_pipe_reg;$/;"	r	module:altmult_accum
addsub_pipe_wire	sim/tb/altera_mf.v	/^    wire addsub_pipe_wire;$/;"	n	module:altmult_accum
addsub_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire addsub_pipe_wire_clk;$/;"	n	module:altmult_accum
addsub_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 addsub_pipe_wire_clr;$/;"	n	module:altmult_accum
addsub_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 addsub_pipe_wire_en;$/;"	n	module:altmult_accum
addsub_reg	sim/tb/altera_mf.v	/^    reg addsub_reg;$/;"	r	module:altmult_accum
addsub_wire	sim/tb/altera_mf.v	/^    wire addsub_wire;$/;"	n	module:altmult_accum
addsub_wire_clk	sim/tb/altera_mf.v	/^    wire addsub_wire_clk;$/;"	n	module:altmult_accum
addsub_wire_clr	sim/tb/altera_mf.v	/^    tri0 addsub_wire_clr;$/;"	n	module:altmult_accum
addsub_wire_en	sim/tb/altera_mf.v	/^    tri1 addsub_wire_en;$/;"	n	module:altmult_accum
aligned_result	sim/tb/altera_mf.v	/^    wire [widthr-1:0] aligned_result;$/;"	n	module:parallel_add
all_0	sim/tb/altera_mf.v	/^        reg all_0;  \/\/temporary storage to indicate whether all the currently$/;"	r	function:altfp_mult.bit_all_0
all_channels	sim/tb/altera_mf.v	/^  input                             all_channels,$/;"	p	module:alt_aeq_s4
all_scans_loop	sim/tb/altera_mf.v	/^                    begin : all_scans_loop$/;"	b	block:signal_gen.sim_model.execute
allow_rwcycle_when_full	sim/tb/altera_mf.v	/^    parameter allow_rwcycle_when_full = "OFF";$/;"	c	module:scfifo
almost_empty	sim/tb/altera_mf.v	/^    output almost_empty;$/;"	p	module:scfifo
almost_empty_flag	sim/tb/altera_mf.v	/^    reg almost_empty_flag;$/;"	r	module:scfifo
almost_empty_value	sim/tb/altera_mf.v	/^    parameter almost_empty_value      = 0;$/;"	c	module:scfifo
almost_full	sim/tb/altera_mf.v	/^    output almost_full;$/;"	p	module:scfifo
almost_full_flag	sim/tb/altera_mf.v	/^    reg almost_full_flag;$/;"	r	module:scfifo
almost_full_value	sim/tb/altera_mf.v	/^    parameter almost_full_value       = 0;$/;"	c	module:scfifo
almostfull	sim/tb/altera_mf.v	/^    integer almostfull;$/;"	r	module:dcfifo_fefifo
alpha_tolower	sim/tb/altera_mf.v	/^    function [8*`CYCIIIGL_PLL_WORD_LENGTH:1] alpha_tolower;$/;"	f	module:MF_cycloneiiigl_pll
alpha_tolower	sim/tb/altera_mf.v	/^    function [8*`CYCIII_PLL_WORD_LENGTH:1] alpha_tolower;$/;"	f	module:MF_cycloneiii_pll
alpha_tolower	sim/tb/altera_mf.v	/^    function [8*`STXIII_PLL_WORD_LENGTH:1] alpha_tolower;$/;"	f	module:MF_stratixiii_pll
alpha_tolower	sim/tb/altera_mf.v	/^    function [8*`STXII_PLL_WORD_LENGTH:1] alpha_tolower;$/;"	f	module:MF_stratixii_pll
alpha_tolower	sim/tb/altera_mf.v	/^    function [8*`STX_PLL_WORD_LENGTH:1] alpha_tolower;$/;"	f	module:MF_stratix_pll
alpha_tolower	sim/tb/altera_mf.v	/^function [8*`STR_LENGTH:1] alpha_tolower;$/;"	f	module:altpll
alt3pram	sim/tb/altera_mf.v	/^module alt3pram (wren, data, wraddress, inclock, inclocken, $/;"	m
alt_aeq_s4	sim/tb/altera_mf.v	/^module alt_aeq_s4$/;"	m
alt_cal	sim/tb/altera_mf.v	/^module  alt_cal$/;"	m
alt_cal_av	sim/tb/altera_mf.v	/^module  alt_cal_av$/;"	m
alt_cal_c3gxb	sim/tb/altera_mf.v	/^module  alt_cal_c3gxb$/;"	m
alt_cal_mm	sim/tb/altera_mf.v	/^module  alt_cal_mm$/;"	m
alt_cal_sv	sim/tb/altera_mf.v	/^module  alt_cal_sv$/;"	m
alt_dfe	sim/tb/altera_mf.v	/^module alt_dfe $/;"	m
alt_eyemon	sim/tb/altera_mf.v	/^module alt_eyemon $/;"	m
altaccumulate	sim/tb/altera_mf.v	/^module altaccumulate (cin, data, add_sub, clock, sload, clken, sign_data, aclr,$/;"	m
altclklock	sim/tb/altera_mf.v	/^module altclklock ($/;"	m
altddio_bidir	sim/tb/altera_mf.v	/^module altddio_bidir ($/;"	m
altddio_in	sim/tb/altera_mf.v	/^module altddio_in ($/;"	m
altddio_out	sim/tb/altera_mf.v	/^module altddio_out ($/;"	m
altdpram	sim/tb/altera_mf.v	/^module altdpram (wren, data, wraddress, inclock, inclocken, rden, rdaddress,$/;"	m
altera_mf.v	sim/tb/altera_mf.v	1;"	F
altera_mult_add_block	sim/tb/altera_mf.v	/^	wire altera_mult_add_block;$/;"	n	module:altmult_add
altera_std_synchronizer	sim/tb/altera_mf.v	/^module altera_std_synchronizer ($/;"	m
altera_std_synchronizer_bundle	sim/tb/altera_mf.v	/^module altera_std_synchronizer_bundle  ($/;"	m
altfp_mult	sim/tb/altera_mf.v	/^module altfp_mult ($/;"	m
altlvds_rx	sim/tb/altera_mf.v	/^module altlvds_rx ($/;"	m
altlvds_tx	sim/tb/altera_mf.v	/^module altlvds_tx ($/;"	m
altmult_accum	sim/tb/altera_mf.v	/^module altmult_accum (  dataa, $/;"	m
altmult_add	sim/tb/altera_mf.v	/^module altmult_add (    dataa, $/;"	m
altparallel_flash_loader	sim/tb/altera_mf.v	/^module    altparallel_flash_loader    ($/;"	m
altpll	sim/tb/altera_mf.v	/^module altpll ($/;"	m
altserial_flash_loader	sim/tb/altera_mf.v	/^module    altserial_flash_loader    ($/;"	m
altshift_taps	sim/tb/altera_mf.v	/^module altshift_taps (shiftin, clock, clken, aclr, shiftout, taps);$/;"	m
altsource_probe	sim/tb/altera_mf.v	/^module    altsource_probe    ($/;"	m
altsqrt	sim/tb/altera_mf.v	/^module altsqrt ($/;"	m
altsquare	sim/tb/altera_mf.v	/^module altsquare ($/;"	m
altstratixii_oct	sim/tb/altera_mf.v	/^module    altstratixii_oct    ($/;"	m
altsyncram	sim/tb/altera_mf.v	/^module altsyncram   ($/;"	m
and_sign_wire	sim/tb/altera_mf.v	/^    reg and_sign_wire;$/;"	r	module:altmult_add
areset	par/db/pll_altpll.v	/^	input   areset;$/;"	p	module:pll_altpll
areset	par/db/pll_altpll.v	/^	tri0   areset;$/;"	n	module:pll_altpll
areset	rtl/pll.v	/^	input	  areset;$/;"	p	module:pll
areset	rtl/pll.v	/^	tri0	  areset;$/;"	n	module:pll
areset	rtl/pll_bb.v	/^	input	  areset;$/;"	p	module:pll
areset	rtl/pll_bb.v	/^	tri0	  areset;$/;"	n	module:pll
areset	rtl/sdram/pll.v	/^	input	  areset;$/;"	p	module:pll
areset	rtl/sdram/pll.v	/^	tri0	  areset;$/;"	n	module:pll
areset	rtl/sdram/pll_bb.v	/^	input	  areset;$/;"	p	module:pll
areset	rtl/sdram/pll_bb.v	/^	tri0	  areset;$/;"	n	module:pll
areset	sim/tb/altera_mf.v	/^    input areset;$/;"	p	module:MF_cycloneiii_pll
areset	sim/tb/altera_mf.v	/^    input areset;$/;"	p	module:MF_cycloneiiigl_pll
areset	sim/tb/altera_mf.v	/^    input areset;$/;"	p	module:MF_stratix_pll
areset	sim/tb/altera_mf.v	/^    input areset;$/;"	p	module:MF_stratixii_pll
areset	sim/tb/altera_mf.v	/^    input areset;$/;"	p	module:MF_stratixiii_pll
areset	sim/tb/altera_mf.v	/^input       areset;$/;"	p	module:altpll
areset_ipd	sim/tb/altera_mf.v	/^    wire areset_ipd;$/;"	n	module:MF_cycloneiiigl_pll
areset_ipd	sim/tb/altera_mf.v	/^    wire areset_ipd;$/;"	n	module:MF_stratix_pll
areset_ipd	sim/tb/altera_mf.v	/^    wire areset_ipd;$/;"	n	module:MF_stratixii_pll
areset_ipd_last_value	sim/tb/altera_mf.v	/^    reg areset_ipd_last_value;$/;"	r	module:MF_cycloneiiigl_pll
areset_ipd_last_value	sim/tb/altera_mf.v	/^    reg areset_ipd_last_value;$/;"	r	module:MF_stratix_pll
areset_ipd_last_value	sim/tb/altera_mf.v	/^    reg areset_ipd_last_value;$/;"	r	module:MF_stratixii_pll
areset_last_value	sim/tb/altera_mf.v	/^    reg areset_last_value;$/;"	r	module:MF_cycloneiii_pll
areset_last_value	sim/tb/altera_mf.v	/^    reg areset_last_value;$/;"	r	module:MF_stratixiii_pll
areset_pulldown	sim/tb/altera_mf.v	/^tri0 areset_pulldown;$/;"	n	module:altpll
arm_m_cntr	sim/tb/altera_mf.v	/^module arm_m_cntr   ( clk,$/;"	m
arm_n_cntr	sim/tb/altera_mf.v	/^module arm_n_cntr   ( clk,$/;"	m
arm_scale_cntr	sim/tb/altera_mf.v	/^module arm_scale_cntr   ( clk,$/;"	m
aset	sim/tb/altera_mf.v	/^input aset;$/;"	p	module:altddio_bidir
aset	sim/tb/altera_mf.v	/^input aset;$/;"	p	module:altddio_in
aset	sim/tb/altera_mf.v	/^input aset;$/;"	p	module:altddio_out
aset	sim/tb/altera_mf.v	/^tri0 aset; \/\/ default aset to 0$/;"	n	module:altddio_in
aset	sim/tb/altera_mf.v	/^tri0 aset; \/\/ default aset to 0$/;"	n	module:altddio_out
aset	sim/tb/altera_mf.v	/^tri0 aset;$/;"	n	module:altddio_bidir
asmi_access_granted	sim/tb/altera_mf.v	/^    input    asmi_access_granted;$/;"	p	module:altserial_flash_loader
asmi_access_request	sim/tb/altera_mf.v	/^    output    asmi_access_request;$/;"	p	module:altserial_flash_loader
auto_restart	sim/tb/altera_mf.v	/^    parameter    auto_restart    =    "OFF";$/;"	c	module:altparallel_flash_loader
auto_settings	sim/tb/altera_mf.v	/^parameter auto_settings = "true";$/;"	c	module:MF_cycloneiii_pll
auto_settings	sim/tb/altera_mf.v	/^parameter auto_settings = "true";$/;"	c	module:MF_cycloneiiigl_pll
auto_settings	sim/tb/altera_mf.v	/^parameter auto_settings = "true";$/;"	c	module:MF_stratixiii_pll
avmm_master_addr_width	sim/tb/altera_mf.v	/^  parameter avmm_master_addr_width = 16,$/;"	c	module:alt_dfe
avmm_master_addr_width	sim/tb/altera_mf.v	/^  parameter avmm_master_addr_width = 16,$/;"	c	module:alt_eyemon
avmm_master_rdata_width	sim/tb/altera_mf.v	/^  parameter avmm_master_rdata_width = 16,$/;"	c	module:alt_dfe
avmm_master_rdata_width	sim/tb/altera_mf.v	/^  parameter avmm_master_rdata_width = 16,$/;"	c	module:alt_eyemon
avmm_master_wdata_width	sim/tb/altera_mf.v	/^  parameter avmm_master_wdata_width = 16,$/;"	c	module:alt_dfe
avmm_master_wdata_width	sim/tb/altera_mf.v	/^  parameter avmm_master_wdata_width = 16,$/;"	c	module:alt_eyemon
avmm_slave_addr_width	sim/tb/altera_mf.v	/^  parameter avmm_slave_addr_width = 16, \/\/ tbd$/;"	c	module:alt_dfe
avmm_slave_addr_width	sim/tb/altera_mf.v	/^  parameter avmm_slave_addr_width = 16, \/\/ tbd$/;"	c	module:alt_eyemon
avmm_slave_rdata_width	sim/tb/altera_mf.v	/^  parameter avmm_slave_rdata_width = 16,$/;"	c	module:alt_dfe
avmm_slave_rdata_width	sim/tb/altera_mf.v	/^  parameter avmm_slave_rdata_width = 16,$/;"	c	module:alt_eyemon
avmm_slave_wdata_width	sim/tb/altera_mf.v	/^  parameter avmm_slave_wdata_width = 16,$/;"	c	module:alt_dfe
avmm_slave_wdata_width	sim/tb/altera_mf.v	/^  parameter avmm_slave_wdata_width = 16,$/;"	c	module:alt_eyemon
bandwidth	sim/tb/altera_mf.v	/^    parameter bandwidth                            = 0;$/;"	c	module:MF_cycloneiii_pll
bandwidth	sim/tb/altera_mf.v	/^    parameter bandwidth                            = 0;$/;"	c	module:MF_cycloneiiigl_pll
bandwidth	sim/tb/altera_mf.v	/^    parameter bandwidth                            = 0;$/;"	c	module:MF_stratixii_pll
bandwidth	sim/tb/altera_mf.v	/^    parameter bandwidth                            = 0;$/;"	c	module:MF_stratixiii_pll
bandwidth	sim/tb/altera_mf.v	/^    parameter bandwidth = 0;$/;"	c	module:MF_stratix_pll
bandwidth	sim/tb/altera_mf.v	/^parameter   bandwidth                 = 0;$/;"	c	module:altpll
bandwidth_type	sim/tb/altera_mf.v	/^    parameter bandwidth_type                       = "auto";$/;"	c	module:MF_cycloneiii_pll
bandwidth_type	sim/tb/altera_mf.v	/^    parameter bandwidth_type                       = "auto";$/;"	c	module:MF_cycloneiiigl_pll
bandwidth_type	sim/tb/altera_mf.v	/^    parameter bandwidth_type                       = "auto";$/;"	c	module:MF_stratixii_pll
bandwidth_type	sim/tb/altera_mf.v	/^    parameter bandwidth_type                       = "auto";$/;"	c	module:MF_stratixiii_pll
bandwidth_type	sim/tb/altera_mf.v	/^    parameter bandwidth_type = "auto";$/;"	c	module:MF_stratix_pll
bandwidth_type	sim/tb/altera_mf.v	/^parameter   bandwidth_type            = "UNUSED";$/;"	c	module:altpll
base_number	sim/tb/altera_mf.v	/^        input base_number;$/;"	p	function:altfp_mult.exponential_value
base_number	sim/tb/altera_mf.v	/^        integer base_number;$/;"	r	function:altfp_mult.exponential_value
best_result_width	sim/tb/altera_mf.v	/^    integer best_result_width;$/;"	r	module:parallel_add
bit_all_0	sim/tb/altera_mf.v	/^    function bit_all_0;$/;"	f	module:altfp_mult
bit_ctrl	rtl/ov5640/i2c_dri.v	/^          input                bit_ctrl   ,      \/\/ 字地址位控制(16b\/8b)$/;"	p	module:i2c_dri
bit_position	sim/tb/altera_mf.v	/^    parameter bit_position = accum_width - lsb_position - extra_sign_bit_width - 1;$/;"	c	module:altmult_add
bits_to_round	sim/tb/altera_mf.v	/^    parameter bits_to_round = (((multiplier_rounding == "NO") && (accumulator_rounding == "NO"))/;"	c	module:altmult_accum
bitslip_count	sim/tb/altera_mf.v	/^    reg [3 : 0] bitslip_count [number_of_channels -1 : 0];$/;"	r	module:stratixgx_dpa_lvds_rx
bitslip_count	sim/tb/altera_mf.v	/^    reg [3 : 0] bitslip_count [number_of_channels -1 : 0];$/;"	r	module:stratixii_lvds_rx
bitslip_count	sim/tb/altera_mf.v	/^    reg [3 : 0] bitslip_count;$/;"	r	module:stratixiii_lvds_rx_channel
bitslip_count	sim/tb/altera_mf.v	/^    reg[4:0] bitslip_count [number_of_channels -1 :0];$/;"	r	module:flexible_lvds_rx
bitslip_count_pre	sim/tb/altera_mf.v	/^    reg [3 : 0] bitslip_count_pre [number_of_channels -1 : 0];$/;"	r	module:stratixgx_dpa_lvds_rx
bitslip_count_reg	sim/tb/altera_mf.v	/^    integer bitslip_count_reg [number_of_channels -1: 0];$/;"	r	module:stratixgx_dpa_lvds_rx
bitslip_mux_out	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] bitslip_mux_out;$/;"	r	module:stratixii_lvds_rx
bitslip_mux_out	sim/tb/altera_mf.v	/^    reg bitslip_mux_out;$/;"	r	module:stratixiii_lvds_rx_channel
borrow	sim/tb/altera_mf.v	/^    reg borrow;$/;"	r	module:altaccumulate
buffer	sim/tb/altera_mf.v	/^    reg [`MAX_NAME_SZ*8 : 1] buffer;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
buffer_implementation	sim/tb/altera_mf.v	/^    parameter buffer_implementation = "RAM";$/;"	c	module:altlvds_rx
buffer_implementation	sim/tb/altera_mf.v	/^    parameter buffer_implementation = "RAM";$/;"	c	module:flexible_lvds_rx
burst_mode	sim/tb/altera_mf.v	/^    parameter    burst_mode    =    0;$/;"	c	module:altparallel_flash_loader
burst_mode_intel	sim/tb/altera_mf.v	/^    parameter    burst_mode_intel    =    0;$/;"	c	module:altparallel_flash_loader
burst_mode_numonyx	sim/tb/altera_mf.v	/^    parameter    burst_mode_numonyx    =    0;$/;"	c	module:altparallel_flash_loader
burst_mode_spansion	sim/tb/altera_mf.v	/^    parameter    burst_mode_spansion    =    0;$/;"	c	module:altparallel_flash_loader
busy	sim/tb/altera_mf.v	/^        output   busy;$/;"	p	module:alt_cal
busy	sim/tb/altera_mf.v	/^        output   busy;$/;"	p	module:alt_cal_av
busy	sim/tb/altera_mf.v	/^        output   busy;$/;"	p	module:alt_cal_c3gxb
busy	sim/tb/altera_mf.v	/^        output   busy;$/;"	p	module:alt_cal_mm
busy	sim/tb/altera_mf.v	/^        output   busy;$/;"	p	module:alt_cal_sv
busy	sim/tb/altera_mf.v	/^  output                            busy,$/;"	p	module:alt_aeq_s4
busy_counter	sim/tb/altera_mf.v	/^  reg [5:0] busy_counter;$/;"	r	module:alt_dfe
busy_counter	sim/tb/altera_mf.v	/^  reg [5:0] busy_counter;$/;"	r	module:alt_eyemon
busy_counter	sim/tb/altera_mf.v	/^  reg [7:0] busy_counter; \/\/ 256 cycles$/;"	r	module:alt_aeq_s4
busy_sim	sim/tb/altera_mf.v	/^        wire  [0:0]  busy_sim;$/;"	n	module:alt_cal
busy_sim	sim/tb/altera_mf.v	/^        wire  [0:0]  busy_sim;$/;"	n	module:alt_cal_av
busy_sim	sim/tb/altera_mf.v	/^        wire  [0:0]  busy_sim;$/;"	n	module:alt_cal_c3gxb
busy_sim	sim/tb/altera_mf.v	/^        wire  [0:0]  busy_sim;$/;"	n	module:alt_cal_mm
busy_sim	sim/tb/altera_mf.v	/^        wire  [0:0]  busy_sim;$/;"	n	module:alt_cal_sv
bypass_serializer	sim/tb/altera_mf.v	/^    parameter bypass_serializer = "FALSE";$/;"	c	module:stratix_tx_outclk
bypass_serializer	sim/tb/altera_mf.v	/^    parameter bypass_serializer = "FALSE";$/;"	c	module:stratixii_tx_outclk
byte_count	sim/tb/altera_mf.v	/^    integer byte_count;$/;"	r	function:MF_cycloneiii_pll.alpha_tolower
byte_count	sim/tb/altera_mf.v	/^    integer byte_count;$/;"	r	function:MF_cycloneiiigl_pll.alpha_tolower
byte_count	sim/tb/altera_mf.v	/^    integer byte_count;$/;"	r	function:MF_stratix_pll.alpha_tolower
byte_count	sim/tb/altera_mf.v	/^    integer byte_count;$/;"	r	function:MF_stratixii_pll.alpha_tolower
byte_count	sim/tb/altera_mf.v	/^    integer byte_count;$/;"	r	function:MF_stratixiii_pll.alpha_tolower
byte_count	sim/tb/altera_mf.v	/^integer byte_count;$/;"	r	function:altpll.alpha_tolower
byte_flag	rtl/ov5640/OV5640_capture_data.v	/^reg             byte_flag      ;             $/;"	r	module:OV5640_capture_data
byte_flag_d0	rtl/ov5640/OV5640_capture_data.v	/^reg             byte_flag_d0   ;$/;"	r	module:OV5640_capture_data
byte_size	sim/tb/altera_mf.v	/^    parameter byte_size                          = 0;$/;"	c	module:altsyncram
byte_size	sim/tb/altera_mf.v	/^    parameter byte_size = 0;$/;"	c	module:altdpram
byteena	sim/tb/altera_mf.v	/^    input  [i_width_byteena-1:0] byteena; \/\/ Byteena mask input$/;"	p	module:altdpram
byteena_a	sim/tb/altera_mf.v	/^    input [width_byteena_a-1:0] byteena_a; \/\/ Port A byte enable input$/;"	p	module:altsyncram
byteena_aclr_a	sim/tb/altera_mf.v	/^    parameter byteena_aclr_a   = "NONE";$/;"	c	module:altsyncram
byteena_aclr_b	sim/tb/altera_mf.v	/^    parameter byteena_aclr_b            = "NONE";$/;"	c	module:altsyncram
byteena_b	sim/tb/altera_mf.v	/^    input [width_byteena_b-1:0] byteena_b; \/\/ Port B byte enable input$/;"	p	module:altsyncram
byteena_reg_b	sim/tb/altera_mf.v	/^    parameter byteena_reg_b             = "CLOCK1";$/;"	c	module:altsyncram
byteena_tmp	sim/tb/altera_mf.v	/^    wire [width-1:0] byteena_tmp;$/;"	n	module:altdpram
c	sim/tb/altera_mf.v	/^    reg [8 : 1] c;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
c	sim/tb/altera_mf.v	/^    reg [8:1] c;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
c0	rtl/pll.v	/^	output	  c0;$/;"	p	module:pll
c0	rtl/pll.v	/^	wire  c0 = sub_wire3;$/;"	n	module:pll
c0	rtl/pll_bb.v	/^	output	  c0;$/;"	p	module:pll
c0	rtl/sdram/pll.v	/^	output	  c0;$/;"	p	module:pll
c0	rtl/sdram/pll.v	/^	wire  c0 = sub_wire3;$/;"	n	module:pll
c0	rtl/sdram/pll_bb.v	/^	output	  c0;$/;"	p	module:pll
c0_clk	sim/tb/altera_mf.v	/^    wire c0_clk;$/;"	n	module:MF_cycloneiii_pll
c0_clk	sim/tb/altera_mf.v	/^    wire c0_clk;$/;"	n	module:MF_cycloneiiigl_pll
c0_clk	sim/tb/altera_mf.v	/^    wire c0_clk;$/;"	n	module:MF_stratixii_pll
c0_clk	sim/tb/altera_mf.v	/^    wire c0_clk;$/;"	n	module:MF_stratixiii_pll
c0_count	sim/tb/altera_mf.v	/^    integer c0_count;$/;"	r	module:MF_stratixii_pll
c0_got_first_rising_edge	sim/tb/altera_mf.v	/^    reg c0_got_first_rising_edge;$/;"	r	module:MF_stratixii_pll
c0_high	sim/tb/altera_mf.v	/^    parameter c0_high = 1;$/;"	c	module:MF_cycloneiii_pll
c0_high	sim/tb/altera_mf.v	/^    parameter c0_high = 1;$/;"	c	module:MF_cycloneiiigl_pll
c0_high	sim/tb/altera_mf.v	/^    parameter c0_high = 1;$/;"	c	module:MF_stratixii_pll
c0_high	sim/tb/altera_mf.v	/^    parameter c0_high = 1;$/;"	c	module:MF_stratixiii_pll
c0_high	sim/tb/altera_mf.v	/^parameter   c0_high             = 1;$/;"	c	module:altpll
c0_initial	sim/tb/altera_mf.v	/^    parameter c0_initial = 1;$/;"	c	module:MF_cycloneiii_pll
c0_initial	sim/tb/altera_mf.v	/^    parameter c0_initial = 1;$/;"	c	module:MF_cycloneiiigl_pll
c0_initial	sim/tb/altera_mf.v	/^    parameter c0_initial = 1;$/;"	c	module:MF_stratixii_pll
c0_initial	sim/tb/altera_mf.v	/^    parameter c0_initial = 1;$/;"	c	module:MF_stratixiii_pll
c0_initial	sim/tb/altera_mf.v	/^parameter   c0_initial          = 1;$/;"	c	module:altpll
c0_initial_count	sim/tb/altera_mf.v	/^    integer c0_initial_count;$/;"	r	module:MF_stratixii_pll
c0_low	sim/tb/altera_mf.v	/^    parameter c0_low = 1;$/;"	c	module:MF_cycloneiii_pll
c0_low	sim/tb/altera_mf.v	/^    parameter c0_low = 1;$/;"	c	module:MF_cycloneiiigl_pll
c0_low	sim/tb/altera_mf.v	/^    parameter c0_low = 1;$/;"	c	module:MF_stratixii_pll
c0_low	sim/tb/altera_mf.v	/^    parameter c0_low = 1;$/;"	c	module:MF_stratixiii_pll
c0_low	sim/tb/altera_mf.v	/^parameter   c0_low              = 1;$/;"	c	module:altpll
c0_mode	sim/tb/altera_mf.v	/^    parameter c0_mode = "bypass";$/;"	c	module:MF_cycloneiii_pll
c0_mode	sim/tb/altera_mf.v	/^    parameter c0_mode = "bypass";$/;"	c	module:MF_cycloneiiigl_pll
c0_mode	sim/tb/altera_mf.v	/^    parameter c0_mode = "bypass";$/;"	c	module:MF_stratixii_pll
c0_mode	sim/tb/altera_mf.v	/^    parameter c0_mode = "bypass";$/;"	c	module:MF_stratixiii_pll
c0_mode	sim/tb/altera_mf.v	/^parameter   c0_mode             = "bypass";$/;"	c	module:altpll
c0_ph	sim/tb/altera_mf.v	/^    parameter c0_ph = 0;$/;"	c	module:MF_cycloneiii_pll
c0_ph	sim/tb/altera_mf.v	/^    parameter c0_ph = 0;$/;"	c	module:MF_cycloneiiigl_pll
c0_ph	sim/tb/altera_mf.v	/^    parameter c0_ph = 0;$/;"	c	module:MF_stratixii_pll
c0_ph	sim/tb/altera_mf.v	/^    parameter c0_ph = 0;$/;"	c	module:MF_stratixiii_pll
c0_ph	sim/tb/altera_mf.v	/^parameter   c0_ph               = 0;$/;"	c	module:altpll
c0_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c0_rising_edge_transfer_done;$/;"	r	module:MF_cycloneiii_pll
c0_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c0_rising_edge_transfer_done;$/;"	r	module:MF_cycloneiiigl_pll
c0_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c0_rising_edge_transfer_done;$/;"	r	module:MF_stratixii_pll
c0_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c0_rising_edge_transfer_done;$/;"	r	module:MF_stratixiii_pll
c0_test_source	sim/tb/altera_mf.v	/^    parameter c0_test_source = -1;$/;"	c	module:MF_cycloneiii_pll
c0_test_source	sim/tb/altera_mf.v	/^    parameter c0_test_source = -1;$/;"	c	module:MF_cycloneiiigl_pll
c0_test_source	sim/tb/altera_mf.v	/^    parameter c0_test_source = -1;$/;"	c	module:MF_stratixiii_pll
c0_test_source	sim/tb/altera_mf.v	/^    parameter c0_test_source = 5;$/;"	c	module:MF_stratixii_pll
c0_test_source	sim/tb/altera_mf.v	/^parameter   c0_test_source      = 5;$/;"	c	module:altpll
c0_tmp	sim/tb/altera_mf.v	/^    reg c0_tmp;$/;"	r	module:MF_stratixii_pll
c1	rtl/pll.v	/^	output	  c1;$/;"	p	module:pll
c1	rtl/pll.v	/^	wire  c1 = sub_wire1;$/;"	n	module:pll
c1	rtl/pll_bb.v	/^	output	  c1;$/;"	p	module:pll
c1	rtl/sdram/pll.v	/^	output	  c1;$/;"	p	module:pll
c1	rtl/sdram/pll.v	/^	wire  c1 = sub_wire1;$/;"	n	module:pll
c1	rtl/sdram/pll_bb.v	/^	output	  c1;$/;"	p	module:pll
c1_clk	sim/tb/altera_mf.v	/^    wire c1_clk;$/;"	n	module:MF_cycloneiii_pll
c1_clk	sim/tb/altera_mf.v	/^    wire c1_clk;$/;"	n	module:MF_cycloneiiigl_pll
c1_clk	sim/tb/altera_mf.v	/^    wire c1_clk;$/;"	n	module:MF_stratixii_pll
c1_clk	sim/tb/altera_mf.v	/^    wire c1_clk;$/;"	n	module:MF_stratixiii_pll
c1_count	sim/tb/altera_mf.v	/^    integer c1_count;$/;"	r	module:MF_stratixii_pll
c1_got_first_rising_edge	sim/tb/altera_mf.v	/^    reg c1_got_first_rising_edge;$/;"	r	module:MF_stratixii_pll
c1_high	sim/tb/altera_mf.v	/^    parameter c1_high = 1;$/;"	c	module:MF_cycloneiii_pll
c1_high	sim/tb/altera_mf.v	/^    parameter c1_high = 1;$/;"	c	module:MF_cycloneiiigl_pll
c1_high	sim/tb/altera_mf.v	/^    parameter c1_high = 1;$/;"	c	module:MF_stratixii_pll
c1_high	sim/tb/altera_mf.v	/^    parameter c1_high = 1;$/;"	c	module:MF_stratixiii_pll
c1_high	sim/tb/altera_mf.v	/^parameter   c1_high             = 1;$/;"	c	module:altpll
c1_initial	sim/tb/altera_mf.v	/^    parameter c1_initial = 1;$/;"	c	module:MF_cycloneiii_pll
c1_initial	sim/tb/altera_mf.v	/^    parameter c1_initial = 1;$/;"	c	module:MF_cycloneiiigl_pll
c1_initial	sim/tb/altera_mf.v	/^    parameter c1_initial = 1;$/;"	c	module:MF_stratixii_pll
c1_initial	sim/tb/altera_mf.v	/^    parameter c1_initial = 1;$/;"	c	module:MF_stratixiii_pll
c1_initial	sim/tb/altera_mf.v	/^parameter   c1_initial          = 1;$/;"	c	module:altpll
c1_initial_count	sim/tb/altera_mf.v	/^    integer c1_initial_count;$/;"	r	module:MF_stratixii_pll
c1_low	sim/tb/altera_mf.v	/^    parameter c1_low = 1;$/;"	c	module:MF_cycloneiii_pll
c1_low	sim/tb/altera_mf.v	/^    parameter c1_low = 1;$/;"	c	module:MF_cycloneiiigl_pll
c1_low	sim/tb/altera_mf.v	/^    parameter c1_low = 1;$/;"	c	module:MF_stratixii_pll
c1_low	sim/tb/altera_mf.v	/^    parameter c1_low = 1;$/;"	c	module:MF_stratixiii_pll
c1_low	sim/tb/altera_mf.v	/^parameter   c1_low              = 1;$/;"	c	module:altpll
c1_mode	sim/tb/altera_mf.v	/^    parameter c1_mode = "bypass";$/;"	c	module:MF_cycloneiii_pll
c1_mode	sim/tb/altera_mf.v	/^    parameter c1_mode = "bypass";$/;"	c	module:MF_cycloneiiigl_pll
c1_mode	sim/tb/altera_mf.v	/^    parameter c1_mode = "bypass";$/;"	c	module:MF_stratixii_pll
c1_mode	sim/tb/altera_mf.v	/^    parameter c1_mode = "bypass";$/;"	c	module:MF_stratixiii_pll
c1_mode	sim/tb/altera_mf.v	/^parameter   c1_mode             = "bypass";$/;"	c	module:altpll
c1_ph	sim/tb/altera_mf.v	/^    parameter c1_ph = 0;$/;"	c	module:MF_cycloneiii_pll
c1_ph	sim/tb/altera_mf.v	/^    parameter c1_ph = 0;$/;"	c	module:MF_cycloneiiigl_pll
c1_ph	sim/tb/altera_mf.v	/^    parameter c1_ph = 0;$/;"	c	module:MF_stratixii_pll
c1_ph	sim/tb/altera_mf.v	/^    parameter c1_ph = 0;$/;"	c	module:MF_stratixiii_pll
c1_ph	sim/tb/altera_mf.v	/^parameter   c1_ph               = 0;$/;"	c	module:altpll
c1_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c1_rising_edge_transfer_done;$/;"	r	module:MF_cycloneiii_pll
c1_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c1_rising_edge_transfer_done;$/;"	r	module:MF_cycloneiiigl_pll
c1_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c1_rising_edge_transfer_done;$/;"	r	module:MF_stratixii_pll
c1_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c1_rising_edge_transfer_done;$/;"	r	module:MF_stratixiii_pll
c1_test_source	sim/tb/altera_mf.v	/^    parameter c1_test_source = -1;$/;"	c	module:MF_cycloneiii_pll
c1_test_source	sim/tb/altera_mf.v	/^    parameter c1_test_source = -1;$/;"	c	module:MF_cycloneiiigl_pll
c1_test_source	sim/tb/altera_mf.v	/^    parameter c1_test_source = -1;$/;"	c	module:MF_stratixiii_pll
c1_test_source	sim/tb/altera_mf.v	/^    parameter c1_test_source = 5;$/;"	c	module:MF_stratixii_pll
c1_test_source	sim/tb/altera_mf.v	/^parameter   c1_test_source      = 5;$/;"	c	module:altpll
c1_tmp	sim/tb/altera_mf.v	/^    reg c1_tmp;$/;"	r	module:MF_stratixii_pll
c1_use_casc_in	sim/tb/altera_mf.v	/^    parameter c1_use_casc_in = "off";$/;"	c	module:MF_cycloneiii_pll
c1_use_casc_in	sim/tb/altera_mf.v	/^    parameter c1_use_casc_in = "off";$/;"	c	module:MF_cycloneiiigl_pll
c1_use_casc_in	sim/tb/altera_mf.v	/^    parameter c1_use_casc_in = "off";$/;"	c	module:MF_stratixii_pll
c1_use_casc_in	sim/tb/altera_mf.v	/^    parameter c1_use_casc_in = "off";$/;"	c	module:MF_stratixiii_pll
c1_use_casc_in	sim/tb/altera_mf.v	/^parameter   c1_use_casc_in      = "off";$/;"	c	module:altpll
c2	rtl/pll.v	/^	output	  c2;$/;"	p	module:pll
c2	rtl/pll.v	/^	wire  c2 = sub_wire4;$/;"	n	module:pll
c2	rtl/pll_bb.v	/^	output	  c2;$/;"	p	module:pll
c2	rtl/sdram/pll.v	/^	output	  c2;$/;"	p	module:pll
c2	rtl/sdram/pll.v	/^	wire  c2 = sub_wire4;$/;"	n	module:pll
c2	rtl/sdram/pll_bb.v	/^	output	  c2;$/;"	p	module:pll
c2_clk	sim/tb/altera_mf.v	/^    wire c2_clk;$/;"	n	module:MF_cycloneiii_pll
c2_clk	sim/tb/altera_mf.v	/^    wire c2_clk;$/;"	n	module:MF_cycloneiiigl_pll
c2_clk	sim/tb/altera_mf.v	/^    wire c2_clk;$/;"	n	module:MF_stratixii_pll
c2_clk	sim/tb/altera_mf.v	/^    wire c2_clk;$/;"	n	module:MF_stratixiii_pll
c2_high	sim/tb/altera_mf.v	/^    parameter c2_high = 1;$/;"	c	module:MF_cycloneiii_pll
c2_high	sim/tb/altera_mf.v	/^    parameter c2_high = 1;$/;"	c	module:MF_cycloneiiigl_pll
c2_high	sim/tb/altera_mf.v	/^    parameter c2_high = 1;$/;"	c	module:MF_stratixii_pll
c2_high	sim/tb/altera_mf.v	/^    parameter c2_high = 1;$/;"	c	module:MF_stratixiii_pll
c2_high	sim/tb/altera_mf.v	/^parameter   c2_high             = 1;$/;"	c	module:altpll
c2_initial	sim/tb/altera_mf.v	/^    parameter c2_initial = 1;$/;"	c	module:MF_cycloneiii_pll
c2_initial	sim/tb/altera_mf.v	/^    parameter c2_initial = 1;$/;"	c	module:MF_cycloneiiigl_pll
c2_initial	sim/tb/altera_mf.v	/^    parameter c2_initial = 1;$/;"	c	module:MF_stratixii_pll
c2_initial	sim/tb/altera_mf.v	/^    parameter c2_initial = 1;$/;"	c	module:MF_stratixiii_pll
c2_initial	sim/tb/altera_mf.v	/^parameter   c2_initial          = 1;$/;"	c	module:altpll
c2_low	sim/tb/altera_mf.v	/^    parameter c2_low = 1;$/;"	c	module:MF_cycloneiii_pll
c2_low	sim/tb/altera_mf.v	/^    parameter c2_low = 1;$/;"	c	module:MF_cycloneiiigl_pll
c2_low	sim/tb/altera_mf.v	/^    parameter c2_low = 1;$/;"	c	module:MF_stratixii_pll
c2_low	sim/tb/altera_mf.v	/^    parameter c2_low = 1;$/;"	c	module:MF_stratixiii_pll
c2_low	sim/tb/altera_mf.v	/^parameter   c2_low              = 1;$/;"	c	module:altpll
c2_mode	sim/tb/altera_mf.v	/^    parameter c2_mode = "bypass";$/;"	c	module:MF_cycloneiii_pll
c2_mode	sim/tb/altera_mf.v	/^    parameter c2_mode = "bypass";$/;"	c	module:MF_cycloneiiigl_pll
c2_mode	sim/tb/altera_mf.v	/^    parameter c2_mode = "bypass";$/;"	c	module:MF_stratixii_pll
c2_mode	sim/tb/altera_mf.v	/^    parameter c2_mode = "bypass";$/;"	c	module:MF_stratixiii_pll
c2_mode	sim/tb/altera_mf.v	/^parameter   c2_mode             = "bypass";$/;"	c	module:altpll
c2_ph	sim/tb/altera_mf.v	/^    parameter c2_ph = 0;$/;"	c	module:MF_cycloneiii_pll
c2_ph	sim/tb/altera_mf.v	/^    parameter c2_ph = 0;$/;"	c	module:MF_cycloneiiigl_pll
c2_ph	sim/tb/altera_mf.v	/^    parameter c2_ph = 0;$/;"	c	module:MF_stratixii_pll
c2_ph	sim/tb/altera_mf.v	/^    parameter c2_ph = 0;$/;"	c	module:MF_stratixiii_pll
c2_ph	sim/tb/altera_mf.v	/^parameter   c2_ph               = 0;$/;"	c	module:altpll
c2_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c2_rising_edge_transfer_done;$/;"	r	module:MF_cycloneiii_pll
c2_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c2_rising_edge_transfer_done;$/;"	r	module:MF_cycloneiiigl_pll
c2_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c2_rising_edge_transfer_done;$/;"	r	module:MF_stratixii_pll
c2_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c2_rising_edge_transfer_done;$/;"	r	module:MF_stratixiii_pll
c2_test_source	sim/tb/altera_mf.v	/^    parameter c2_test_source = -1;$/;"	c	module:MF_cycloneiii_pll
c2_test_source	sim/tb/altera_mf.v	/^    parameter c2_test_source = -1;$/;"	c	module:MF_cycloneiiigl_pll
c2_test_source	sim/tb/altera_mf.v	/^    parameter c2_test_source = -1;$/;"	c	module:MF_stratixiii_pll
c2_test_source	sim/tb/altera_mf.v	/^    parameter c2_test_source = 5;$/;"	c	module:MF_stratixii_pll
c2_test_source	sim/tb/altera_mf.v	/^parameter   c2_test_source      = 5;$/;"	c	module:altpll
c2_use_casc_in	sim/tb/altera_mf.v	/^    parameter c2_use_casc_in = "off";$/;"	c	module:MF_cycloneiii_pll
c2_use_casc_in	sim/tb/altera_mf.v	/^    parameter c2_use_casc_in = "off";$/;"	c	module:MF_cycloneiiigl_pll
c2_use_casc_in	sim/tb/altera_mf.v	/^    parameter c2_use_casc_in = "off";$/;"	c	module:MF_stratixii_pll
c2_use_casc_in	sim/tb/altera_mf.v	/^    parameter c2_use_casc_in = "off";$/;"	c	module:MF_stratixiii_pll
c2_use_casc_in	sim/tb/altera_mf.v	/^parameter   c2_use_casc_in      = "off";$/;"	c	module:altpll
c3_clk	sim/tb/altera_mf.v	/^    wire c3_clk;$/;"	n	module:MF_cycloneiii_pll
c3_clk	sim/tb/altera_mf.v	/^    wire c3_clk;$/;"	n	module:MF_cycloneiiigl_pll
c3_clk	sim/tb/altera_mf.v	/^    wire c3_clk;$/;"	n	module:MF_stratixii_pll
c3_clk	sim/tb/altera_mf.v	/^    wire c3_clk;$/;"	n	module:MF_stratixiii_pll
c3_high	sim/tb/altera_mf.v	/^    parameter c3_high = 1;$/;"	c	module:MF_cycloneiii_pll
c3_high	sim/tb/altera_mf.v	/^    parameter c3_high = 1;$/;"	c	module:MF_cycloneiiigl_pll
c3_high	sim/tb/altera_mf.v	/^    parameter c3_high = 1;$/;"	c	module:MF_stratixii_pll
c3_high	sim/tb/altera_mf.v	/^    parameter c3_high = 1;$/;"	c	module:MF_stratixiii_pll
c3_high	sim/tb/altera_mf.v	/^parameter   c3_high             = 1;$/;"	c	module:altpll
c3_initial	sim/tb/altera_mf.v	/^    parameter c3_initial = 1;$/;"	c	module:MF_cycloneiii_pll
c3_initial	sim/tb/altera_mf.v	/^    parameter c3_initial = 1;$/;"	c	module:MF_cycloneiiigl_pll
c3_initial	sim/tb/altera_mf.v	/^    parameter c3_initial = 1;$/;"	c	module:MF_stratixii_pll
c3_initial	sim/tb/altera_mf.v	/^    parameter c3_initial = 1;$/;"	c	module:MF_stratixiii_pll
c3_initial	sim/tb/altera_mf.v	/^parameter   c3_initial          = 1;$/;"	c	module:altpll
c3_low	sim/tb/altera_mf.v	/^    parameter c3_low = 1;$/;"	c	module:MF_cycloneiii_pll
c3_low	sim/tb/altera_mf.v	/^    parameter c3_low = 1;$/;"	c	module:MF_cycloneiiigl_pll
c3_low	sim/tb/altera_mf.v	/^    parameter c3_low = 1;$/;"	c	module:MF_stratixii_pll
c3_low	sim/tb/altera_mf.v	/^    parameter c3_low = 1;$/;"	c	module:MF_stratixiii_pll
c3_low	sim/tb/altera_mf.v	/^parameter   c3_low              = 1;$/;"	c	module:altpll
c3_mode	sim/tb/altera_mf.v	/^    parameter c3_mode = "bypass";$/;"	c	module:MF_cycloneiii_pll
c3_mode	sim/tb/altera_mf.v	/^    parameter c3_mode = "bypass";$/;"	c	module:MF_cycloneiiigl_pll
c3_mode	sim/tb/altera_mf.v	/^    parameter c3_mode = "bypass";$/;"	c	module:MF_stratixii_pll
c3_mode	sim/tb/altera_mf.v	/^    parameter c3_mode = "bypass";$/;"	c	module:MF_stratixiii_pll
c3_mode	sim/tb/altera_mf.v	/^parameter   c3_mode             = "bypass";$/;"	c	module:altpll
c3_ph	sim/tb/altera_mf.v	/^    parameter c3_ph = 0;$/;"	c	module:MF_cycloneiii_pll
c3_ph	sim/tb/altera_mf.v	/^    parameter c3_ph = 0;$/;"	c	module:MF_cycloneiiigl_pll
c3_ph	sim/tb/altera_mf.v	/^    parameter c3_ph = 0;$/;"	c	module:MF_stratixii_pll
c3_ph	sim/tb/altera_mf.v	/^    parameter c3_ph = 0;$/;"	c	module:MF_stratixiii_pll
c3_ph	sim/tb/altera_mf.v	/^parameter   c3_ph               = 0;$/;"	c	module:altpll
c3_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c3_rising_edge_transfer_done;$/;"	r	module:MF_cycloneiii_pll
c3_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c3_rising_edge_transfer_done;$/;"	r	module:MF_cycloneiiigl_pll
c3_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c3_rising_edge_transfer_done;$/;"	r	module:MF_stratixii_pll
c3_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c3_rising_edge_transfer_done;$/;"	r	module:MF_stratixiii_pll
c3_test_source	sim/tb/altera_mf.v	/^    parameter c3_test_source = -1;$/;"	c	module:MF_cycloneiii_pll
c3_test_source	sim/tb/altera_mf.v	/^    parameter c3_test_source = -1;$/;"	c	module:MF_cycloneiiigl_pll
c3_test_source	sim/tb/altera_mf.v	/^    parameter c3_test_source = -1;$/;"	c	module:MF_stratixiii_pll
c3_test_source	sim/tb/altera_mf.v	/^    parameter c3_test_source = 5;$/;"	c	module:MF_stratixii_pll
c3_test_source	sim/tb/altera_mf.v	/^parameter   c3_test_source      = 5;$/;"	c	module:altpll
c3_use_casc_in	sim/tb/altera_mf.v	/^    parameter c3_use_casc_in = "off";$/;"	c	module:MF_cycloneiii_pll
c3_use_casc_in	sim/tb/altera_mf.v	/^    parameter c3_use_casc_in = "off";$/;"	c	module:MF_cycloneiiigl_pll
c3_use_casc_in	sim/tb/altera_mf.v	/^    parameter c3_use_casc_in = "off";$/;"	c	module:MF_stratixii_pll
c3_use_casc_in	sim/tb/altera_mf.v	/^    parameter c3_use_casc_in = "off";$/;"	c	module:MF_stratixiii_pll
c3_use_casc_in	sim/tb/altera_mf.v	/^parameter   c3_use_casc_in      = "off";$/;"	c	module:altpll
c4_clk	sim/tb/altera_mf.v	/^    wire c4_clk;$/;"	n	module:MF_cycloneiii_pll
c4_clk	sim/tb/altera_mf.v	/^    wire c4_clk;$/;"	n	module:MF_cycloneiiigl_pll
c4_clk	sim/tb/altera_mf.v	/^    wire c4_clk;$/;"	n	module:MF_stratixii_pll
c4_clk	sim/tb/altera_mf.v	/^    wire c4_clk;$/;"	n	module:MF_stratixiii_pll
c4_high	sim/tb/altera_mf.v	/^    parameter c4_high = 1;$/;"	c	module:MF_cycloneiii_pll
c4_high	sim/tb/altera_mf.v	/^    parameter c4_high = 1;$/;"	c	module:MF_cycloneiiigl_pll
c4_high	sim/tb/altera_mf.v	/^    parameter c4_high = 1;$/;"	c	module:MF_stratixii_pll
c4_high	sim/tb/altera_mf.v	/^    parameter c4_high = 1;$/;"	c	module:MF_stratixiii_pll
c4_high	sim/tb/altera_mf.v	/^parameter   c4_high             = 1;$/;"	c	module:altpll
c4_initial	sim/tb/altera_mf.v	/^    parameter c4_initial = 1;$/;"	c	module:MF_cycloneiii_pll
c4_initial	sim/tb/altera_mf.v	/^    parameter c4_initial = 1;$/;"	c	module:MF_cycloneiiigl_pll
c4_initial	sim/tb/altera_mf.v	/^    parameter c4_initial = 1;$/;"	c	module:MF_stratixii_pll
c4_initial	sim/tb/altera_mf.v	/^    parameter c4_initial = 1;$/;"	c	module:MF_stratixiii_pll
c4_initial	sim/tb/altera_mf.v	/^parameter   c4_initial          = 1;$/;"	c	module:altpll
c4_low	sim/tb/altera_mf.v	/^    parameter c4_low = 1;$/;"	c	module:MF_cycloneiii_pll
c4_low	sim/tb/altera_mf.v	/^    parameter c4_low = 1;$/;"	c	module:MF_cycloneiiigl_pll
c4_low	sim/tb/altera_mf.v	/^    parameter c4_low = 1;$/;"	c	module:MF_stratixii_pll
c4_low	sim/tb/altera_mf.v	/^    parameter c4_low = 1;$/;"	c	module:MF_stratixiii_pll
c4_low	sim/tb/altera_mf.v	/^parameter   c4_low              = 1;$/;"	c	module:altpll
c4_mode	sim/tb/altera_mf.v	/^    parameter c4_mode = "bypass";$/;"	c	module:MF_cycloneiii_pll
c4_mode	sim/tb/altera_mf.v	/^    parameter c4_mode = "bypass";$/;"	c	module:MF_cycloneiiigl_pll
c4_mode	sim/tb/altera_mf.v	/^    parameter c4_mode = "bypass";$/;"	c	module:MF_stratixii_pll
c4_mode	sim/tb/altera_mf.v	/^    parameter c4_mode = "bypass";$/;"	c	module:MF_stratixiii_pll
c4_mode	sim/tb/altera_mf.v	/^parameter   c4_mode             = "bypass";$/;"	c	module:altpll
c4_ph	sim/tb/altera_mf.v	/^    parameter c4_ph = 0;$/;"	c	module:MF_cycloneiii_pll
c4_ph	sim/tb/altera_mf.v	/^    parameter c4_ph = 0;$/;"	c	module:MF_cycloneiiigl_pll
c4_ph	sim/tb/altera_mf.v	/^    parameter c4_ph = 0;$/;"	c	module:MF_stratixii_pll
c4_ph	sim/tb/altera_mf.v	/^    parameter c4_ph = 0;$/;"	c	module:MF_stratixiii_pll
c4_ph	sim/tb/altera_mf.v	/^parameter   c4_ph               = 0;$/;"	c	module:altpll
c4_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c4_rising_edge_transfer_done;$/;"	r	module:MF_cycloneiii_pll
c4_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c4_rising_edge_transfer_done;$/;"	r	module:MF_cycloneiiigl_pll
c4_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c4_rising_edge_transfer_done;$/;"	r	module:MF_stratixii_pll
c4_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c4_rising_edge_transfer_done;$/;"	r	module:MF_stratixiii_pll
c4_test_source	sim/tb/altera_mf.v	/^    parameter c4_test_source = -1;$/;"	c	module:MF_cycloneiii_pll
c4_test_source	sim/tb/altera_mf.v	/^    parameter c4_test_source = -1;$/;"	c	module:MF_cycloneiiigl_pll
c4_test_source	sim/tb/altera_mf.v	/^    parameter c4_test_source = -1;$/;"	c	module:MF_stratixiii_pll
c4_test_source	sim/tb/altera_mf.v	/^    parameter c4_test_source = 5;$/;"	c	module:MF_stratixii_pll
c4_test_source	sim/tb/altera_mf.v	/^parameter   c4_test_source      = 5;$/;"	c	module:altpll
c4_use_casc_in	sim/tb/altera_mf.v	/^    parameter c4_use_casc_in = "off";$/;"	c	module:MF_cycloneiii_pll
c4_use_casc_in	sim/tb/altera_mf.v	/^    parameter c4_use_casc_in = "off";$/;"	c	module:MF_cycloneiiigl_pll
c4_use_casc_in	sim/tb/altera_mf.v	/^    parameter c4_use_casc_in = "off";$/;"	c	module:MF_stratixii_pll
c4_use_casc_in	sim/tb/altera_mf.v	/^    parameter c4_use_casc_in = "off";$/;"	c	module:MF_stratixiii_pll
c4_use_casc_in	sim/tb/altera_mf.v	/^parameter   c4_use_casc_in      = "off";$/;"	c	module:altpll
c5_clk	sim/tb/altera_mf.v	/^    wire c5_clk;$/;"	n	module:MF_stratixii_pll
c5_clk	sim/tb/altera_mf.v	/^    wire c5_clk;$/;"	n	module:MF_stratixiii_pll
c5_high	sim/tb/altera_mf.v	/^    parameter c5_high = 1;$/;"	c	module:MF_stratixii_pll
c5_high	sim/tb/altera_mf.v	/^    parameter c5_high = 1;$/;"	c	module:MF_stratixiii_pll
c5_high	sim/tb/altera_mf.v	/^parameter   c5_high             = 1;$/;"	c	module:altpll
c5_initial	sim/tb/altera_mf.v	/^    parameter c5_initial = 1;$/;"	c	module:MF_stratixii_pll
c5_initial	sim/tb/altera_mf.v	/^    parameter c5_initial = 1;$/;"	c	module:MF_stratixiii_pll
c5_initial	sim/tb/altera_mf.v	/^parameter   c5_initial          = 1;$/;"	c	module:altpll
c5_low	sim/tb/altera_mf.v	/^    parameter c5_low = 1;$/;"	c	module:MF_stratixii_pll
c5_low	sim/tb/altera_mf.v	/^    parameter c5_low = 1;$/;"	c	module:MF_stratixiii_pll
c5_low	sim/tb/altera_mf.v	/^parameter   c5_low              = 1;$/;"	c	module:altpll
c5_mode	sim/tb/altera_mf.v	/^    parameter c5_mode = "bypass";$/;"	c	module:MF_stratixii_pll
c5_mode	sim/tb/altera_mf.v	/^    parameter c5_mode = "bypass";$/;"	c	module:MF_stratixiii_pll
c5_mode	sim/tb/altera_mf.v	/^parameter   c5_mode             = "bypass";$/;"	c	module:altpll
c5_ph	sim/tb/altera_mf.v	/^    parameter c5_ph = 0;$/;"	c	module:MF_stratixii_pll
c5_ph	sim/tb/altera_mf.v	/^    parameter c5_ph = 0;$/;"	c	module:MF_stratixiii_pll
c5_ph	sim/tb/altera_mf.v	/^parameter   c5_ph               = 0;$/;"	c	module:altpll
c5_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c5_rising_edge_transfer_done;$/;"	r	module:MF_stratixii_pll
c5_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c5_rising_edge_transfer_done;$/;"	r	module:MF_stratixiii_pll
c5_test_source	sim/tb/altera_mf.v	/^    parameter c5_test_source = -1;$/;"	c	module:MF_stratixiii_pll
c5_test_source	sim/tb/altera_mf.v	/^    parameter c5_test_source = 5;$/;"	c	module:MF_stratixii_pll
c5_test_source	sim/tb/altera_mf.v	/^parameter   c5_test_source      = 5;$/;"	c	module:altpll
c5_use_casc_in	sim/tb/altera_mf.v	/^    parameter c5_use_casc_in = "off";$/;"	c	module:MF_stratixii_pll
c5_use_casc_in	sim/tb/altera_mf.v	/^    parameter c5_use_casc_in = "off";$/;"	c	module:MF_stratixiii_pll
c5_use_casc_in	sim/tb/altera_mf.v	/^parameter   c5_use_casc_in      = "off";$/;"	c	module:altpll
c6_clk	sim/tb/altera_mf.v	/^    wire c6_clk;$/;"	n	module:MF_stratixiii_pll
c6_high	sim/tb/altera_mf.v	/^    parameter c6_high = 1;$/;"	c	module:MF_stratixiii_pll
c6_high	sim/tb/altera_mf.v	/^parameter   c6_high             = 1;$/;"	c	module:altpll
c6_initial	sim/tb/altera_mf.v	/^    parameter c6_initial = 1;$/;"	c	module:MF_stratixiii_pll
c6_initial	sim/tb/altera_mf.v	/^parameter   c6_initial          = 1;$/;"	c	module:altpll
c6_low	sim/tb/altera_mf.v	/^    parameter c6_low = 1;$/;"	c	module:MF_stratixiii_pll
c6_low	sim/tb/altera_mf.v	/^parameter   c6_low              = 1;$/;"	c	module:altpll
c6_mode	sim/tb/altera_mf.v	/^    parameter c6_mode = "bypass";$/;"	c	module:MF_stratixiii_pll
c6_mode	sim/tb/altera_mf.v	/^parameter   c6_mode             = "bypass";$/;"	c	module:altpll
c6_ph	sim/tb/altera_mf.v	/^    parameter c6_ph = 0;$/;"	c	module:MF_stratixiii_pll
c6_ph	sim/tb/altera_mf.v	/^parameter   c6_ph               = 0;$/;"	c	module:altpll
c6_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c6_rising_edge_transfer_done;$/;"	r	module:MF_stratixiii_pll
c6_test_source	sim/tb/altera_mf.v	/^    parameter c6_test_source = -1;$/;"	c	module:MF_stratixiii_pll
c6_test_source	sim/tb/altera_mf.v	/^parameter   c6_test_source      = 5;$/;"	c	module:altpll
c6_use_casc_in	sim/tb/altera_mf.v	/^    parameter c6_use_casc_in = "off";$/;"	c	module:MF_stratixiii_pll
c6_use_casc_in	sim/tb/altera_mf.v	/^parameter   c6_use_casc_in      = "off";$/;"	c	module:altpll
c7_clk	sim/tb/altera_mf.v	/^    wire c7_clk;$/;"	n	module:MF_stratixiii_pll
c7_high	sim/tb/altera_mf.v	/^    parameter c7_high = 1;$/;"	c	module:MF_stratixiii_pll
c7_high	sim/tb/altera_mf.v	/^parameter   c7_high             = 1;$/;"	c	module:altpll
c7_initial	sim/tb/altera_mf.v	/^    parameter c7_initial = 1;$/;"	c	module:MF_stratixiii_pll
c7_initial	sim/tb/altera_mf.v	/^parameter   c7_initial          = 1;$/;"	c	module:altpll
c7_low	sim/tb/altera_mf.v	/^    parameter c7_low = 1;$/;"	c	module:MF_stratixiii_pll
c7_low	sim/tb/altera_mf.v	/^parameter   c7_low              = 1;$/;"	c	module:altpll
c7_mode	sim/tb/altera_mf.v	/^    parameter c7_mode = "bypass";$/;"	c	module:MF_stratixiii_pll
c7_mode	sim/tb/altera_mf.v	/^parameter   c7_mode             = "bypass";$/;"	c	module:altpll
c7_ph	sim/tb/altera_mf.v	/^    parameter c7_ph = 0;$/;"	c	module:MF_stratixiii_pll
c7_ph	sim/tb/altera_mf.v	/^parameter   c7_ph               = 0;$/;"	c	module:altpll
c7_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c7_rising_edge_transfer_done;$/;"	r	module:MF_stratixiii_pll
c7_test_source	sim/tb/altera_mf.v	/^    parameter c7_test_source = -1;$/;"	c	module:MF_stratixiii_pll
c7_test_source	sim/tb/altera_mf.v	/^parameter   c7_test_source      = 5;$/;"	c	module:altpll
c7_use_casc_in	sim/tb/altera_mf.v	/^    parameter c7_use_casc_in = "off";$/;"	c	module:MF_stratixiii_pll
c7_use_casc_in	sim/tb/altera_mf.v	/^parameter   c7_use_casc_in      = "off";$/;"	c	module:altpll
c8_clk	sim/tb/altera_mf.v	/^    wire c8_clk;$/;"	n	module:MF_stratixiii_pll
c8_high	sim/tb/altera_mf.v	/^    parameter c8_high = 1;$/;"	c	module:MF_stratixiii_pll
c8_high	sim/tb/altera_mf.v	/^parameter   c8_high             = 1;$/;"	c	module:altpll
c8_initial	sim/tb/altera_mf.v	/^    parameter c8_initial = 1;$/;"	c	module:MF_stratixiii_pll
c8_initial	sim/tb/altera_mf.v	/^parameter   c8_initial          = 1;$/;"	c	module:altpll
c8_low	sim/tb/altera_mf.v	/^    parameter c8_low = 1;$/;"	c	module:MF_stratixiii_pll
c8_low	sim/tb/altera_mf.v	/^parameter   c8_low              = 1;$/;"	c	module:altpll
c8_mode	sim/tb/altera_mf.v	/^    parameter c8_mode = "bypass";$/;"	c	module:MF_stratixiii_pll
c8_mode	sim/tb/altera_mf.v	/^parameter   c8_mode             = "bypass";$/;"	c	module:altpll
c8_ph	sim/tb/altera_mf.v	/^    parameter c8_ph = 0;$/;"	c	module:MF_stratixiii_pll
c8_ph	sim/tb/altera_mf.v	/^parameter   c8_ph               = 0;$/;"	c	module:altpll
c8_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c8_rising_edge_transfer_done;$/;"	r	module:MF_stratixiii_pll
c8_test_source	sim/tb/altera_mf.v	/^    parameter c8_test_source = -1;$/;"	c	module:MF_stratixiii_pll
c8_test_source	sim/tb/altera_mf.v	/^parameter   c8_test_source      = 5;$/;"	c	module:altpll
c8_use_casc_in	sim/tb/altera_mf.v	/^    parameter c8_use_casc_in = "off";$/;"	c	module:MF_stratixiii_pll
c8_use_casc_in	sim/tb/altera_mf.v	/^parameter   c8_use_casc_in      = "off";$/;"	c	module:altpll
c9_clk	sim/tb/altera_mf.v	/^    wire c9_clk;$/;"	n	module:MF_stratixiii_pll
c9_high	sim/tb/altera_mf.v	/^    parameter c9_high = 1;$/;"	c	module:MF_stratixiii_pll
c9_high	sim/tb/altera_mf.v	/^parameter   c9_high             = 1;$/;"	c	module:altpll
c9_initial	sim/tb/altera_mf.v	/^    parameter c9_initial = 1;$/;"	c	module:MF_stratixiii_pll
c9_initial	sim/tb/altera_mf.v	/^parameter   c9_initial          = 1;$/;"	c	module:altpll
c9_low	sim/tb/altera_mf.v	/^    parameter c9_low = 1;$/;"	c	module:MF_stratixiii_pll
c9_low	sim/tb/altera_mf.v	/^parameter   c9_low              = 1;$/;"	c	module:altpll
c9_mode	sim/tb/altera_mf.v	/^    parameter c9_mode = "bypass";$/;"	c	module:MF_stratixiii_pll
c9_mode	sim/tb/altera_mf.v	/^parameter   c9_mode             = "bypass";$/;"	c	module:altpll
c9_ph	sim/tb/altera_mf.v	/^    parameter c9_ph = 0;$/;"	c	module:MF_stratixiii_pll
c9_ph	sim/tb/altera_mf.v	/^parameter   c9_ph               = 0;$/;"	c	module:altpll
c9_rising_edge_transfer_done	sim/tb/altera_mf.v	/^    reg c9_rising_edge_transfer_done;$/;"	r	module:MF_stratixiii_pll
c9_test_source	sim/tb/altera_mf.v	/^    parameter c9_test_source = -1;$/;"	c	module:MF_stratixiii_pll
c9_test_source	sim/tb/altera_mf.v	/^parameter   c9_test_source      = 5;$/;"	c	module:altpll
c9_use_casc_in	sim/tb/altera_mf.v	/^    parameter c9_use_casc_in = "off";$/;"	c	module:MF_stratixiii_pll
c9_use_casc_in	sim/tb/altera_mf.v	/^parameter   c9_use_casc_in      = "off";$/;"	c	module:altpll
cState	sim/tb/altera_mf.v	/^    reg [ 4 : 0 ] cState;$/;"	r	module:jtag_tap_controller
cState_tmp	sim/tb/altera_mf.v	/^    wire [ 4 : 0 ] cState_tmp;$/;"	n	module:jtag_tap_controller
c_high_val	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val[0:5];$/;"	r	module:MF_stratixii_pll
c_high_val	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val[0:9];$/;"	r	module:MF_cycloneiii_pll
c_high_val	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_high_val	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val[0:9];$/;"	r	module:MF_stratixiii_pll
c_high_val_hold	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_hold[0:5];$/;"	r	module:MF_stratixii_pll
c_high_val_hold	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_hold[0:9];$/;"	r	module:MF_cycloneiii_pll
c_high_val_hold	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_hold[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_high_val_hold	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_hold[0:9];$/;"	r	module:MF_stratixiii_pll
c_high_val_old	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_old[0:5];$/;"	r	module:MF_stratixii_pll
c_high_val_old	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_old[0:9];$/;"	r	module:MF_cycloneiii_pll
c_high_val_old	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_old[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_high_val_old	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_old[0:9];$/;"	r	module:MF_stratixiii_pll
c_high_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_tmp[0:5];$/;"	r	module:MF_stratixii_pll
c_high_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_tmp[0:9];$/;"	r	module:MF_cycloneiii_pll
c_high_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_tmp[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_high_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] c_high_val_tmp[0:9];$/;"	r	module:MF_stratixiii_pll
c_hval	sim/tb/altera_mf.v	/^    reg [31:0] c_hval[0:9];$/;"	r	module:MF_cycloneiii_pll
c_hval	sim/tb/altera_mf.v	/^    reg [31:0] c_hval[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_hval	sim/tb/altera_mf.v	/^    reg [31:0] c_hval[0:9];$/;"	r	module:MF_stratixiii_pll
c_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] c_initial_val[0:5];$/;"	r	module:MF_stratixii_pll
c_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] c_initial_val[0:9];$/;"	r	module:MF_cycloneiii_pll
c_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] c_initial_val[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] c_initial_val[0:9];$/;"	r	module:MF_stratixiii_pll
c_low_val	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val[0:5];$/;"	r	module:MF_stratixii_pll
c_low_val	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val[0:9];$/;"	r	module:MF_cycloneiii_pll
c_low_val	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_low_val	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val[0:9];$/;"	r	module:MF_stratixiii_pll
c_low_val_hold	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_hold[0:5];$/;"	r	module:MF_stratixii_pll
c_low_val_hold	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_hold[0:9];$/;"	r	module:MF_cycloneiii_pll
c_low_val_hold	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_hold[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_low_val_hold	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_hold[0:9];$/;"	r	module:MF_stratixiii_pll
c_low_val_old	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_old[0:5];$/;"	r	module:MF_stratixii_pll
c_low_val_old	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_old[0:9];$/;"	r	module:MF_cycloneiii_pll
c_low_val_old	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_old[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_low_val_old	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_old[0:9];$/;"	r	module:MF_stratixiii_pll
c_low_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_tmp[0:5];$/;"	r	module:MF_stratixii_pll
c_low_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_tmp[0:9];$/;"	r	module:MF_cycloneiii_pll
c_low_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_tmp[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_low_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] c_low_val_tmp[0:9];$/;"	r	module:MF_stratixiii_pll
c_lval	sim/tb/altera_mf.v	/^    reg [31:0] c_lval[0:9];$/;"	r	module:MF_cycloneiii_pll
c_lval	sim/tb/altera_mf.v	/^    reg [31:0] c_lval[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_lval	sim/tb/altera_mf.v	/^    reg [31:0] c_lval[0:9];$/;"	r	module:MF_stratixiii_pll
c_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val[0:5];$/;"	r	module:MF_stratixii_pll
c_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val[0:9];$/;"	r	module:MF_cycloneiii_pll
c_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val[0:9];$/;"	r	module:MF_stratixiii_pll
c_mode_val_hold	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_hold[0:5];$/;"	r	module:MF_stratixii_pll
c_mode_val_hold	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_hold[0:9];$/;"	r	module:MF_cycloneiii_pll
c_mode_val_hold	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_hold[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_mode_val_hold	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_hold[0:9];$/;"	r	module:MF_stratixiii_pll
c_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_old[0:5];$/;"	r	module:MF_stratixii_pll
c_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_old[0:9];$/;"	r	module:MF_cycloneiii_pll
c_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_old[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_old[0:9];$/;"	r	module:MF_stratixiii_pll
c_mode_val_tmp	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_tmp[0:5];$/;"	r	module:MF_stratixii_pll
c_mode_val_tmp	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_tmp[0:9];$/;"	r	module:MF_cycloneiii_pll
c_mode_val_tmp	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_tmp[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_mode_val_tmp	sim/tb/altera_mf.v	/^    reg [8*6:1] c_mode_val_tmp[0:9];$/;"	r	module:MF_stratixiii_pll
c_ph_val	sim/tb/altera_mf.v	/^    integer c_ph_val[0:5];$/;"	r	module:MF_stratixii_pll
c_ph_val	sim/tb/altera_mf.v	/^    integer c_ph_val[0:9];$/;"	r	module:MF_cycloneiii_pll
c_ph_val	sim/tb/altera_mf.v	/^    integer c_ph_val[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_ph_val	sim/tb/altera_mf.v	/^    integer c_ph_val[0:9];$/;"	r	module:MF_stratixiii_pll
c_ph_val_hold	sim/tb/altera_mf.v	/^    integer c_ph_val_hold[0:5];$/;"	r	module:MF_stratixii_pll
c_ph_val_hold	sim/tb/altera_mf.v	/^    integer c_ph_val_hold[0:9];$/;"	r	module:MF_cycloneiii_pll
c_ph_val_hold	sim/tb/altera_mf.v	/^    integer c_ph_val_hold[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_ph_val_hold	sim/tb/altera_mf.v	/^    integer c_ph_val_hold[0:9];$/;"	r	module:MF_stratixiii_pll
c_ph_val_old	sim/tb/altera_mf.v	/^    integer c_ph_val_old[0:5];$/;"	r	module:MF_stratixii_pll
c_ph_val_old	sim/tb/altera_mf.v	/^    integer c_ph_val_old[0:9];$/;"	r	module:MF_cycloneiii_pll
c_ph_val_old	sim/tb/altera_mf.v	/^    integer c_ph_val_old[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_ph_val_old	sim/tb/altera_mf.v	/^    integer c_ph_val_old[0:9];$/;"	r	module:MF_stratixiii_pll
c_ph_val_orig	sim/tb/altera_mf.v	/^    integer c_ph_val_orig[0:5];$/;"	r	module:MF_stratixii_pll
c_ph_val_orig	sim/tb/altera_mf.v	/^    integer c_ph_val_orig[0:9];$/;"	r	module:MF_cycloneiii_pll
c_ph_val_orig	sim/tb/altera_mf.v	/^    integer c_ph_val_orig[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_ph_val_orig	sim/tb/altera_mf.v	/^    integer c_ph_val_orig[0:9];$/;"	r	module:MF_stratixiii_pll
c_ph_val_tmp	sim/tb/altera_mf.v	/^    integer c_ph_val_tmp[0:5];$/;"	r	module:MF_stratixii_pll
c_ph_val_tmp	sim/tb/altera_mf.v	/^    integer c_ph_val_tmp[0:9];$/;"	r	module:MF_cycloneiii_pll
c_ph_val_tmp	sim/tb/altera_mf.v	/^    integer c_ph_val_tmp[0:9];$/;"	r	module:MF_cycloneiiigl_pll
c_ph_val_tmp	sim/tb/altera_mf.v	/^    integer c_ph_val_tmp[0:9];$/;"	r	module:MF_stratixiii_pll
c_state	sim/tb/altera_mf.v	/^    reg [2 : 0]                             c_state;$/;"	r	module:signal_gen
c_val	sim/tb/altera_mf.v	/^    reg [31:0] c_val; \/\/ placeholder for c_high,c_low values$/;"	r	module:MF_cycloneiii_pll
c_val	sim/tb/altera_mf.v	/^    reg [31:0] c_val; \/\/ placeholder for c_high,c_low values$/;"	r	module:MF_cycloneiiigl_pll
c_val	sim/tb/altera_mf.v	/^    reg [31:0] c_val; \/\/ placeholder for c_high,c_low values$/;"	r	module:MF_stratixiii_pll
cal_error	sim/tb/altera_mf.v	/^        output   [(number_of_channels-1):0]  cal_error;$/;"	p	module:alt_cal
cal_error	sim/tb/altera_mf.v	/^        output   [(number_of_channels-1):0]  cal_error;$/;"	p	module:alt_cal_c3gxb
cal_error	sim/tb/altera_mf.v	/^        output   [(number_of_channels-1):0]  cal_error;$/;"	p	module:alt_cal_mm
cal_pd_wr	sim/tb/altera_mf.v	/^	parameter cal_pd_wr		= 5'd5;$/;"	c	module:alt_cal_mm
cal_rx_rd	sim/tb/altera_mf.v	/^	parameter cal_rx_rd		= 5'd6;$/;"	c	module:alt_cal_mm
cal_rx_wr	sim/tb/altera_mf.v	/^	parameter cal_rx_wr		= 5'd7;$/;"	c	module:alt_cal_mm
calibrate	sim/tb/altera_mf.v	/^  input                             calibrate, \/\/ 'start'$/;"	p	module:alt_aeq_s4
cam0_data	rtl/dual_ov5640_lcd.v	/^    input  [7:0]  cam0_data  ,  \/\/cmos 数据  $/;"	p	module:dual_ov5640_lcd
cam0_href	rtl/dual_ov5640_lcd.v	/^    input         cam0_href  ,  \/\/cmos 行同步信号$/;"	p	module:dual_ov5640_lcd
cam0_init_done	rtl/dual_ov5640_lcd.v	/^wire        cam0_init_done ;$/;"	n	module:dual_ov5640_lcd
cam0_pclk	rtl/dual_ov5640_lcd.v	/^    input         cam0_pclk  ,  \/\/cmos 数据像素时钟$/;"	p	module:dual_ov5640_lcd
cam0_pwdn	rtl/dual_ov5640_lcd.v	/^    output        cam0_pwdn  ,  \/\/cmos 电源休眠模式选择信号$/;"	p	module:dual_ov5640_lcd
cam0_rst_n	rtl/dual_ov5640_lcd.v	/^    output        cam0_rst_n ,  \/\/cmos 复位信号，低电平有效$/;"	p	module:dual_ov5640_lcd
cam0_scl	rtl/dual_ov5640_lcd.v	/^    output        cam0_scl   ,  \/\/cmos SCCB_SCL线$/;"	p	module:dual_ov5640_lcd
cam0_sda	rtl/dual_ov5640_lcd.v	/^    inout         cam0_sda   ,  \/\/cmos SCCB_SDA线$/;"	p	module:dual_ov5640_lcd
cam0_vsync	rtl/dual_ov5640_lcd.v	/^    input         cam0_vsync ,  \/\/cmos 场同步信号$/;"	p	module:dual_ov5640_lcd
cam1_data	rtl/dual_ov5640_lcd.v	/^    input  [7:0]  cam1_data  ,  \/\/cmos 数据  $/;"	p	module:dual_ov5640_lcd
cam1_href	rtl/dual_ov5640_lcd.v	/^    input         cam1_href  ,  \/\/cmos 行同步信号$/;"	p	module:dual_ov5640_lcd
cam1_init_done	rtl/dual_ov5640_lcd.v	/^wire        cam1_init_done ;$/;"	n	module:dual_ov5640_lcd
cam1_pclk	rtl/dual_ov5640_lcd.v	/^    input         cam1_pclk  ,  \/\/cmos 数据像素时钟$/;"	p	module:dual_ov5640_lcd
cam1_pwdn	rtl/dual_ov5640_lcd.v	/^    output        cam1_pwdn  ,  \/\/cmos 电源休眠模式选择信号$/;"	p	module:dual_ov5640_lcd
cam1_rst_n	rtl/dual_ov5640_lcd.v	/^    output        cam1_rst_n ,  \/\/cmos 复位信号，低电平有效$/;"	p	module:dual_ov5640_lcd
cam1_scl	rtl/dual_ov5640_lcd.v	/^    output        cam1_scl   ,  \/\/cmos SCCB_SCL线$/;"	p	module:dual_ov5640_lcd
cam1_sda	rtl/dual_ov5640_lcd.v	/^    inout         cam1_sda   ,  \/\/cmos SCCB_SDA线    $/;"	p	module:dual_ov5640_lcd
cam1_vsync	rtl/dual_ov5640_lcd.v	/^    input         cam1_vsync ,  \/\/cmos 场同步信号$/;"	p	module:dual_ov5640_lcd
cam_data	rtl/ov5640/OV5640_capture_data.v	/^    input        [7:0]    cam_data        ,  \/\/cmos 数据                             $/;"	p	module:OV5640_capture_data
cam_data	rtl/ov5640/ov5640_dri.v	/^    input    [7:0]  cam_data        ,  \/\/cmos 数据  $/;"	p	module:ov5640_dri
cam_data_d0	rtl/ov5640/OV5640_capture_data.v	/^reg    [7:0]    cam_data_d0    ;             $/;"	r	module:OV5640_capture_data
cam_href	rtl/ov5640/OV5640_capture_data.v	/^    input                 cam_href        ,  \/\/cmos 行同步信号$/;"	p	module:OV5640_capture_data
cam_href	rtl/ov5640/ov5640_dri.v	/^    input           cam_href        ,  \/\/cmos 行同步信号$/;"	p	module:ov5640_dri
cam_href_d0	rtl/ov5640/OV5640_capture_data.v	/^reg             cam_href_d0    ;$/;"	r	module:OV5640_capture_data
cam_href_d1	rtl/ov5640/OV5640_capture_data.v	/^reg             cam_href_d1    ;$/;"	r	module:OV5640_capture_data
cam_init_done	rtl/ov5640/ov5640_dri.v	/^    output          cam_init_done   ,  \/\/摄像头初始化完成$/;"	p	module:ov5640_dri
cam_pclk	rtl/ov5640/OV5640_capture_data.v	/^    input                 cam_pclk        ,  \/\/cmos 数据像素时钟$/;"	p	module:OV5640_capture_data
cam_pclk	rtl/ov5640/ov5640_dri.v	/^    input           cam_pclk        ,  \/\/cmos 数据像素时钟$/;"	p	module:ov5640_dri
cam_pwdn	rtl/ov5640/ov5640_dri.v	/^    output          cam_pwdn        ,  \/\/cmos 电源休眠模式选择信号$/;"	p	module:ov5640_dri
cam_rst_n	rtl/ov5640/ov5640_dri.v	/^    output          cam_rst_n       ,  \/\/cmos 复位信号，低电平有效$/;"	p	module:ov5640_dri
cam_scl	rtl/ov5640/ov5640_dri.v	/^    output          cam_scl         ,  \/\/cmos SCCB_SCL线$/;"	p	module:ov5640_dri
cam_sda	rtl/ov5640/ov5640_dri.v	/^    inout           cam_sda         ,  \/\/cmos SCCB_SDA线$/;"	p	module:ov5640_dri
cam_vsync	rtl/ov5640/OV5640_capture_data.v	/^    input                 cam_vsync       ,  \/\/cmos 场同步信号$/;"	p	module:OV5640_capture_data
cam_vsync	rtl/ov5640/ov5640_dri.v	/^    input           cam_vsync       ,  \/\/cmos 场同步信号$/;"	p	module:ov5640_dri
cam_vsync_d0	rtl/ov5640/OV5640_capture_data.v	/^reg             cam_vsync_d0   ;$/;"	r	module:OV5640_capture_data
cam_vsync_d1	rtl/ov5640/OV5640_capture_data.v	/^reg             cam_vsync_d1   ;$/;"	r	module:OV5640_capture_data
capture_ir	sim/tb/altera_mf.v	/^    reg   capture_ir;    \/\/ signals force_ir_capture instruction$/;"	r	module:dummy_hub
capture_ir_logic	sim/tb/altera_mf.v	/^        begin : capture_ir_logic$/;"	b	module:dummy_hub
capture_start	rtl/ov5640/ov5640_dri.v	/^    input           capture_start   ,  \/\/图像采集开始信号$/;"	p	module:ov5640_dri
capture_virtual_ir_out	sim/tb/altera_mf.v	/^                                begin : capture_virtual_ir_out$/;"	b	block:dummy_hub.simulation_logic.rising_edge_jtag_tck
carry	sim/tb/altera_mf.v	/^    reg carry;$/;"	r	module:altfp_mult
cc	sim/tb/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
cc	sim/tb/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
cda_m_cntr	sim/tb/altera_mf.v	/^module cda_m_cntr   ( clk,$/;"	m
cda_n_cntr	sim/tb/altera_mf.v	/^module cda_n_cntr   ( clk,$/;"	m
cda_scale_cntr	sim/tb/altera_mf.v	/^module cda_scale_cntr   ( clk,$/;"	m
cds_mode	sim/tb/altera_mf.v	/^    parameter cds_mode = "UNUSED";$/;"	c	module:altlvds_rx
ceil_log2	sim/tb/altera_mf.v	/^    function integer ceil_log2;$/;"	f	module:parallel_add
center_align_msb	sim/tb/altera_mf.v	/^    parameter center_align_msb = "OFF";$/;"	c	module:altlvds_tx
ch_adv	sim/tb/altera_mf.v	/^	parameter ch_adv		= 5'd12;$/;"	c	module:alt_cal_mm
ch_wait	sim/tb/altera_mf.v	/^	parameter ch_wait		= 5'd1;$/;"	c	module:alt_cal_mm
chainin	sim/tb/altera_mf.v	/^    input [width_chainin - 1 : 0] chainin;$/;"	p	module:altmult_add
chainin_int	sim/tb/altera_mf.v	/^    tri0 [width_chainin - 1 : 0] chainin_int;$/;"	n	module:altmult_add
chainin_reg	sim/tb/altera_mf.v	/^    reg  [(width_chainin) -1:0] chainin_reg;$/;"	r	module:altmult_add
chainin_register1	sim/tb/altera_mf.v	/^    wire  [(width_chainin) -1:0] chainin_register1;$/;"	n	module:altmult_add
chainout_aclr	sim/tb/altera_mf.v	/^    parameter chainout_aclr = "ACLR3";$/;"	c	module:altmult_add
chainout_add_result	sim/tb/altera_mf.v	/^    wire [int_width_result: 0] chainout_add_result;$/;"	n	module:altmult_add
chainout_adder	sim/tb/altera_mf.v	/^    parameter chainout_adder = "NO";$/;"	c	module:altmult_add
chainout_adder_in_wire	sim/tb/altera_mf.v	/^    wire [int_width_result - 1: 0] chainout_adder_in_wire;$/;"	n	module:altmult_add
chainout_final_out	sim/tb/altera_mf.v	/^    reg [int_width_result: 0] chainout_final_out;$/;"	r	module:altmult_add
chainout_input_a	sim/tb/altera_mf.v	/^    parameter chainout_input_a = (width_a < 18) ? (18 - width_a) : $/;"	c	module:altmult_add
chainout_input_b	sim/tb/altera_mf.v	/^    parameter chainout_input_b = (width_b < 18) ? (18 - width_b) : $/;"	c	module:altmult_add
chainout_new_dataa_int	sim/tb/altera_mf.v	/^    tri0  [4 * int_width_a -1 : 0] chainout_new_dataa_int;$/;"	n	module:altmult_add
chainout_new_dataa_temp	sim/tb/altera_mf.v	/^    wire [chainout_input_a + width_a - 1 :0] chainout_new_dataa_temp;$/;"	n	module:altmult_add
chainout_new_dataa_temp2	sim/tb/altera_mf.v	/^    wire [chainout_input_a + width_a - 1 :0] chainout_new_dataa_temp2;$/;"	n	module:altmult_add
chainout_new_dataa_temp3	sim/tb/altera_mf.v	/^    wire [chainout_input_a + width_a - 1 :0] chainout_new_dataa_temp3;$/;"	n	module:altmult_add
chainout_new_dataa_temp4	sim/tb/altera_mf.v	/^    wire [chainout_input_a + width_a - 1 :0] chainout_new_dataa_temp4;$/;"	n	module:altmult_add
chainout_new_datab_int	sim/tb/altera_mf.v	/^    tri0  [4 * int_width_b -1 : 0] chainout_new_datab_int;$/;"	n	module:altmult_add
chainout_new_datab_temp	sim/tb/altera_mf.v	/^    wire [chainout_input_b + width_b +width_coef - 1 :0] chainout_new_datab_temp;$/;"	n	module:altmult_add
chainout_new_datab_temp2	sim/tb/altera_mf.v	/^    wire [chainout_input_b + width_b +width_coef - 1 :0] chainout_new_datab_temp2;$/;"	n	module:altmult_add
chainout_new_datab_temp3	sim/tb/altera_mf.v	/^    wire [chainout_input_b + width_b +width_coef - 1 :0] chainout_new_datab_temp3;$/;"	n	module:altmult_add
chainout_new_datab_temp4	sim/tb/altera_mf.v	/^    wire [chainout_input_b + width_b +width_coef - 1 :0] chainout_new_datab_temp4;$/;"	n	module:altmult_add
chainout_output_reg	sim/tb/altera_mf.v	/^    reg [int_width_result: 0] chainout_output_reg;$/;"	r	module:altmult_add
chainout_output_wire	sim/tb/altera_mf.v	/^    wire [int_width_result: 0] chainout_output_wire;$/;"	n	module:altmult_add
chainout_overflow_stat_reg	sim/tb/altera_mf.v	/^    reg chainout_overflow_stat_reg;$/;"	r	module:altmult_add
chainout_overflow_status	sim/tb/altera_mf.v	/^    reg chainout_overflow_status;$/;"	r	module:altmult_add
chainout_reg_wire_clk	sim/tb/altera_mf.v	/^    wire chainout_reg_wire_clk;$/;"	n	module:altmult_add
chainout_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 chainout_reg_wire_clr;$/;"	n	module:altmult_add
chainout_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 chainout_reg_wire_en;$/;"	n	module:altmult_add
chainout_register	sim/tb/altera_mf.v	/^    parameter chainout_register = "UNREGISTERED";$/;"	c	module:altmult_add
chainout_rnd_sat_blk_res	sim/tb/altera_mf.v	/^    reg [int_width_result: 0] chainout_rnd_sat_blk_res;$/;"	r	module:altmult_add
chainout_round	sim/tb/altera_mf.v	/^    input chainout_round;$/;"	p	module:altmult_add
chainout_round_aclr	sim/tb/altera_mf.v	/^    parameter chainout_round_aclr = "NONE";$/;"	c	module:altmult_add
chainout_round_block_result	sim/tb/altera_mf.v	/^    reg [int_width_result: 0] chainout_round_block_result;$/;"	r	module:altmult_add
chainout_round_int	sim/tb/altera_mf.v	/^    tri0 chainout_round_int;$/;"	n	module:altmult_add
chainout_round_out_reg	sim/tb/altera_mf.v	/^    reg chainout_round_out_reg;$/;"	r	module:altmult_add
chainout_round_out_reg_wire_clk	sim/tb/altera_mf.v	/^    wire chainout_round_out_reg_wire_clk;$/;"	n	module:altmult_add
chainout_round_out_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 chainout_round_out_reg_wire_clr;$/;"	n	module:altmult_add
chainout_round_out_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 chainout_round_out_reg_wire_en;$/;"	n	module:altmult_add
chainout_round_out_wire	sim/tb/altera_mf.v	/^    wire chainout_round_out_wire;$/;"	n	module:altmult_add
chainout_round_output_aclr	sim/tb/altera_mf.v	/^    parameter chainout_round_output_aclr = "NONE";$/;"	c	module:altmult_add
chainout_round_output_register	sim/tb/altera_mf.v	/^    parameter chainout_round_output_register = "UNREGISTERED";$/;"	c	module:altmult_add
chainout_round_pipe_reg	sim/tb/altera_mf.v	/^    reg chainout_round_pipe_reg;$/;"	r	module:altmult_add
chainout_round_pipe_wire	sim/tb/altera_mf.v	/^    wire chainout_round_pipe_wire;$/;"	n	module:altmult_add
chainout_round_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire chainout_round_pipe_wire_clk;$/;"	n	module:altmult_add
chainout_round_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 chainout_round_pipe_wire_clr;$/;"	n	module:altmult_add
chainout_round_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 chainout_round_pipe_wire_en;$/;"	n	module:altmult_add
chainout_round_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter chainout_round_pipeline_aclr = "NONE";$/;"	c	module:altmult_add
chainout_round_pipeline_register	sim/tb/altera_mf.v	/^    parameter chainout_round_pipeline_register = "UNREGISTERED";$/;"	c	module:altmult_add
chainout_round_position	sim/tb/altera_mf.v	/^    parameter chainout_round_position = ((chainout_rounding != "NO") || (output_saturate_type ==/;"	c	module:altmult_add
chainout_round_reg	sim/tb/altera_mf.v	/^    reg chainout_round_reg;$/;"	r	module:altmult_add
chainout_round_reg_wire_clk	sim/tb/altera_mf.v	/^    wire chainout_round_reg_wire_clk;$/;"	n	module:altmult_add
chainout_round_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 chainout_round_reg_wire_clr;$/;"	n	module:altmult_add
chainout_round_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 chainout_round_reg_wire_en;$/;"	n	module:altmult_add
chainout_round_register	sim/tb/altera_mf.v	/^    parameter chainout_round_register = "UNREGISTERED";$/;"	c	module:altmult_add
chainout_round_wire	sim/tb/altera_mf.v	/^    wire chainout_round_wire;$/;"	n	module:altmult_add
chainout_rounding	sim/tb/altera_mf.v	/^    parameter chainout_rounding = "NO";$/;"	c	module:altmult_add
chainout_sat_block_result	sim/tb/altera_mf.v	/^    reg [int_width_result: 0] chainout_sat_block_result;$/;"	r	module:altmult_add
chainout_sat_int	sim/tb/altera_mf.v	/^    tri0 chainout_sat_int;$/;"	n	module:altmult_add
chainout_sat_msb	sim/tb/altera_mf.v	/^    parameter chainout_sat_msb = (int_width_result - 1);$/;"	c	module:altmult_add
chainout_sat_out_reg	sim/tb/altera_mf.v	/^    reg chainout_sat_out_reg;$/;"	r	module:altmult_add
chainout_sat_out_reg_wire_clk	sim/tb/altera_mf.v	/^    wire chainout_sat_out_reg_wire_clk;$/;"	n	module:altmult_add
chainout_sat_out_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 chainout_sat_out_reg_wire_clr;$/;"	n	module:altmult_add
chainout_sat_out_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 chainout_sat_out_reg_wire_en;$/;"	n	module:altmult_add
chainout_sat_out_wire	sim/tb/altera_mf.v	/^    wire chainout_sat_out_wire;$/;"	n	module:altmult_add
chainout_sat_overflow	sim/tb/altera_mf.v	/^    output chainout_sat_overflow;$/;"	p	module:altmult_add
chainout_sat_pipe_reg	sim/tb/altera_mf.v	/^    reg chainout_sat_pipe_reg;$/;"	r	module:altmult_add
chainout_sat_pipe_wire	sim/tb/altera_mf.v	/^    wire chainout_sat_pipe_wire;$/;"	n	module:altmult_add
chainout_sat_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire chainout_sat_pipe_wire_clk;$/;"	n	module:altmult_add
chainout_sat_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 chainout_sat_pipe_wire_clr;$/;"	n	module:altmult_add
chainout_sat_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 chainout_sat_pipe_wire_en;$/;"	n	module:altmult_add
chainout_sat_reg	sim/tb/altera_mf.v	/^    reg chainout_sat_reg;$/;"	r	module:altmult_add
chainout_sat_reg_wire_clk	sim/tb/altera_mf.v	/^    wire chainout_sat_reg_wire_clk;$/;"	n	module:altmult_add
chainout_sat_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 chainout_sat_reg_wire_clr;$/;"	n	module:altmult_add
chainout_sat_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 chainout_sat_reg_wire_en;$/;"	n	module:altmult_add
chainout_sat_wire	sim/tb/altera_mf.v	/^    wire chainout_sat_wire;$/;"	n	module:altmult_add
chainout_saturate	sim/tb/altera_mf.v	/^    input chainout_saturate;$/;"	p	module:altmult_add
chainout_saturate_aclr	sim/tb/altera_mf.v	/^    parameter chainout_saturate_aclr = "NONE";$/;"	c	module:altmult_add
chainout_saturate_output_aclr	sim/tb/altera_mf.v	/^    parameter chainout_saturate_output_aclr = "NONE";$/;"	c	module:altmult_add
chainout_saturate_output_register	sim/tb/altera_mf.v	/^    parameter chainout_saturate_output_register = "UNREGISTERED";$/;"	c	module:altmult_add
chainout_saturate_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter chainout_saturate_pipeline_aclr = "NONE";$/;"	c	module:altmult_add
chainout_saturate_pipeline_register	sim/tb/altera_mf.v	/^    parameter chainout_saturate_pipeline_register = "UNREGISTERED";$/;"	c	module:altmult_add
chainout_saturate_register	sim/tb/altera_mf.v	/^    parameter chainout_saturate_register = "UNREGISTERED";$/;"	c	module:altmult_add
chainout_saturation	sim/tb/altera_mf.v	/^    parameter chainout_saturation = "NO";$/;"	c	module:altmult_add
chainout_saturation_position	sim/tb/altera_mf.v	/^    parameter chainout_saturation_position = (chainout_saturation != "NO") ?$/;"	c	module:altmult_add
channel_address_width	sim/tb/altera_mf.v	/^        parameter channel_address_width = 1;$/;"	c	module:alt_cal
channel_address_width	sim/tb/altera_mf.v	/^        parameter channel_address_width = 1;$/;"	c	module:alt_cal_av
channel_address_width	sim/tb/altera_mf.v	/^        parameter channel_address_width = 1;$/;"	c	module:alt_cal_c3gxb
channel_address_width	sim/tb/altera_mf.v	/^        parameter channel_address_width = 1;$/;"	c	module:alt_cal_mm
channel_address_width	sim/tb/altera_mf.v	/^        parameter channel_address_width = 1;$/;"	c	module:alt_cal_sv
channel_address_width	sim/tb/altera_mf.v	/^  parameter channel_address_width = 3,$/;"	c	module:alt_aeq_s4
channel_address_width	sim/tb/altera_mf.v	/^  parameter channel_address_width = 3,$/;"	c	module:alt_dfe
channel_address_width	sim/tb/altera_mf.v	/^  parameter channel_address_width = 3,$/;"	c	module:alt_eyemon
char0	rtl/lcd/lcd_disply.v	/^reg  [63:0]  char0[15:0];                       \/\/字符数组0$/;"	r	module:lcd_disply
char1	rtl/lcd/lcd_disply.v	/^reg  [63:0]  char1[15:0];                       \/\/字符数组1$/;"	r	module:lcd_disply
char2	rtl/lcd/lcd_disply.v	/^reg  [127:0] char2[32:0];                       \/\/字符数组2$/;"	r	module:lcd_disply
char3	rtl/lcd/lcd_disply.v	/^reg  [127:0] char3[32:0];                       \/\/字符数组3$/;"	r	module:lcd_disply
char_idx	sim/tb/altera_mf.v	/^    integer   char_idx;       \/\/ character_loop index$/;"	r	module:signal_gen
character	sim/tb/altera_mf.v	/^        input [7 : 0] character;$/;"	p	function:signal_gen.hexToBits
character_count	sim/tb/altera_mf.v	/^    integer character_count;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
character_loop	sim/tb/altera_mf.v	/^                begin : character_loop$/;"	b	block:signal_gen.sim_model
charge_pump_curr_arr	sim/tb/altera_mf.v	/^    integer charge_pump_curr_arr[0:15];$/;"	r	module:MF_cycloneiii_pll
charge_pump_curr_arr	sim/tb/altera_mf.v	/^    integer charge_pump_curr_arr[0:15];$/;"	r	module:MF_cycloneiiigl_pll
charge_pump_curr_arr	sim/tb/altera_mf.v	/^    integer charge_pump_curr_arr[0:15];$/;"	r	module:MF_stratixii_pll
charge_pump_curr_arr	sim/tb/altera_mf.v	/^    integer charge_pump_curr_arr[0:15];$/;"	r	module:MF_stratixiii_pll
charge_pump_current	sim/tb/altera_mf.v	/^    parameter charge_pump_current = 0;$/;"	c	module:MF_stratix_pll
charge_pump_current	sim/tb/altera_mf.v	/^    parameter charge_pump_current = 10;$/;"	c	module:MF_cycloneiii_pll
charge_pump_current	sim/tb/altera_mf.v	/^    parameter charge_pump_current = 10;$/;"	c	module:MF_cycloneiiigl_pll
charge_pump_current	sim/tb/altera_mf.v	/^    parameter charge_pump_current = 10;$/;"	c	module:MF_stratixiii_pll
charge_pump_current	sim/tb/altera_mf.v	/^    parameter charge_pump_current = 52;$/;"	c	module:MF_stratixii_pll
charge_pump_current	sim/tb/altera_mf.v	/^parameter   charge_pump_current = 2;$/;"	c	module:altpll
charge_pump_current_bits	sim/tb/altera_mf.v	/^parameter charge_pump_current_bits = 0;$/;"	c	module:MF_cycloneiii_pll
charge_pump_current_bits	sim/tb/altera_mf.v	/^parameter charge_pump_current_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
charge_pump_current_bits	sim/tb/altera_mf.v	/^parameter charge_pump_current_bits = 0;$/;"	c	module:MF_stratixiii_pll
charge_pump_current_bits	sim/tb/altera_mf.v	/^parameter charge_pump_current_bits = 9999;$/;"	c	module:altpll
check_simultaneous_read_write	sim/tb/altera_mf.v	/^    parameter check_simultaneous_read_write =   (((operation_mode == "BIDIR_DUAL_PORT") || (oper/;"	c	module:altsyncram
cho_rnd_bit_cnt	sim/tb/altera_mf.v	/^    integer cho_rnd_bit_cnt;$/;"	r	module:altmult_add
cho_round_happen	sim/tb/altera_mf.v	/^    reg cho_round_happen;$/;"	r	module:altmult_add
cho_sat_all_bit_cnt	sim/tb/altera_mf.v	/^    integer cho_sat_all_bit_cnt;$/;"	r	module:altmult_add
cho_sat_bit_cnt	sim/tb/altera_mf.v	/^    integer cho_sat_bit_cnt;$/;"	r	module:altmult_add
cho_sat_bits_or	sim/tb/altera_mf.v	/^    reg cho_sat_bits_or;$/;"	r	module:altmult_add
cho_stick_bits_or	sim/tb/altera_mf.v	/^    reg cho_stick_bits_or;$/;"	r	module:altmult_add
chout_shftrot_reg	sim/tb/altera_mf.v	/^    reg [int_width_result: 0] chout_shftrot_reg;$/;"	r	module:altmult_add
cin	sim/tb/altera_mf.v	/^    input cin;$/;"	p	module:altaccumulate
cin_int	sim/tb/altera_mf.v	/^    reg cin_int;$/;"	r	module:altaccumulate
clk	par/db/pll_altpll.v	/^	output   [4:0]  clk;$/;"	p	module:pll_altpll
clk	rtl/lcd/clk_div.v	/^    input                 clk    ,$/;"	p	module:clk_div
clk	rtl/lcd/lcd.v	/^    input              clk     ,$/;"	p	module:lcd
clk	rtl/lcd/rd_id.v	/^    input              clk    ,   \/\/时钟$/;"	p	module:rd_id
clk	rtl/ov5640/i2c_dri.v	/^          input                clk        ,      \/\/ i2c_dri模块的驱动时钟(CLK_FREQ)$/;"	p	module:i2c_dri
clk	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    input                clk      ,     \/\/时钟信号$/;"	p	module:i2c_ov5640_rgb565_cfg
clk	rtl/ov5640/ov5640_dri.v	/^    input           clk             ,  \/\/时钟$/;"	p	module:ov5640_dri
clk	rtl/sdram/sdram_cmd.v	/^    input             clk,              \/\/系统时钟$/;"	p	module:sdram_cmd
clk	rtl/sdram/sdram_controller.v	/^    input         clk,              \/\/SDRAM控制器时钟，100MHz$/;"	p	module:sdram_controller
clk	rtl/sdram/sdram_ctrl.v	/^    input            clk,			    \/\/系统时钟$/;"	p	module:sdram_ctrl
clk	rtl/sdram/sdram_data.v	/^    input             clk,              \/\/系统时钟$/;"	p	module:sdram_data
clk	sim/tb/altera_mf.v	/^    input   clk;$/;"	p	module:altera_std_synchronizer
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:MF_cycloneiiigl_m_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:MF_cycloneiiigl_n_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:MF_cycloneiiigl_scale_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:MF_pll_reg
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:altera_std_synchronizer_bundle
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:altsqrt
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:arm_m_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:arm_n_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:arm_scale_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:cda_m_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:cda_n_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:cda_scale_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:cycloneiiigl_post_divider
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:dffp
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:stx_m_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:stx_n_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:stx_scale_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:ttn_m_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:ttn_n_cntr
clk	sim/tb/altera_mf.v	/^    input clk;$/;"	p	module:ttn_scale_cntr
clk	sim/tb/altera_mf.v	/^    output [4:0] clk;$/;"	p	module:MF_cycloneiii_pll
clk	sim/tb/altera_mf.v	/^    output [4:0] clk;$/;"	p	module:MF_cycloneiiigl_pll
clk	sim/tb/altera_mf.v	/^    output [5:0] clk;$/;"	p	module:MF_stratix_pll
clk	sim/tb/altera_mf.v	/^    output [5:0] clk;$/;"	p	module:MF_stratixii_pll
clk	sim/tb/altera_mf.v	/^    output [9:0] clk;$/;"	p	module:MF_stratixiii_pll
clk	sim/tb/altera_mf.v	/^    tri1 clk;$/;"	n	module:altsqrt
clk	sim/tb/altera_mf.v	/^output        [width_clock-1:0] clk;$/;"	p	module:altpll
clk	sim/tb/lcd/clk_div.v	/^    input                 clk    ,$/;"	p	module:clk_div
clk	sim/tb/lcd/lcd.v	/^    input              clk     ,$/;"	p	module:lcd
clk	sim/tb/lcd/rd_id.v	/^    input              clk    ,$/;"	p	module:rd_id
clk0	sim/tb/altera_mf.v	/^    wire clk0;$/;"	n	module:MF_stratix_pll
clk0_count	sim/tb/altera_mf.v	/^    integer clk0_count;$/;"	r	module:MF_cycloneiii_pll
clk0_count	sim/tb/altera_mf.v	/^    integer clk0_count;$/;"	r	module:MF_cycloneiiigl_pll
clk0_count	sim/tb/altera_mf.v	/^    integer clk0_count;$/;"	r	module:MF_stratix_pll
clk0_count	sim/tb/altera_mf.v	/^    integer clk0_count;$/;"	r	module:MF_stratixii_pll
clk0_count	sim/tb/altera_mf.v	/^    integer clk0_count;$/;"	r	module:MF_stratixiii_pll
clk0_counter	sim/tb/altera_mf.v	/^    parameter clk0_counter = "c0";$/;"	c	module:MF_stratixii_pll
clk0_counter	sim/tb/altera_mf.v	/^    parameter clk0_counter = "g0";$/;"	c	module:MF_stratix_pll
clk0_counter	sim/tb/altera_mf.v	/^    parameter clk0_counter = "unused";$/;"	c	module:MF_cycloneiii_pll
clk0_counter	sim/tb/altera_mf.v	/^    parameter clk0_counter = "unused";$/;"	c	module:MF_cycloneiiigl_pll
clk0_counter	sim/tb/altera_mf.v	/^    parameter clk0_counter = "unused";$/;"	c	module:MF_stratixiii_pll
clk0_counter	sim/tb/altera_mf.v	/^parameter   clk0_counter        = "g0" ;$/;"	c	module:altpll
clk0_cycles_per_sync_period	sim/tb/altera_mf.v	/^integer clk0_cycles_per_sync_period;$/;"	r	module:altclklock
clk0_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk0_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk0_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk0_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk0_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk0_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk0_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk0_div_factor_diff;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk0_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk0_div_factor_diff;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk0_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk0_div_factor_diff;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk0_div_factor_int	sim/tb/altera_mf.v	/^        integer clk0_div_factor_int;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk0_div_factor_int	sim/tb/altera_mf.v	/^        integer clk0_div_factor_int;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk0_div_factor_int	sim/tb/altera_mf.v	/^        integer clk0_div_factor_int;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk0_div_factor_real	sim/tb/altera_mf.v	/^        real    clk0_div_factor_real;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk0_div_factor_real	sim/tb/altera_mf.v	/^        real    clk0_div_factor_real;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk0_div_factor_real	sim/tb/altera_mf.v	/^        real    clk0_div_factor_real;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk0_divide_by	sim/tb/altera_mf.v	/^    parameter clk0_divide_by                       = 0;$/;"	c	module:MF_cycloneiii_pll
clk0_divide_by	sim/tb/altera_mf.v	/^    parameter clk0_divide_by                       = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk0_divide_by	sim/tb/altera_mf.v	/^    parameter clk0_divide_by                       = 0;$/;"	c	module:MF_stratixiii_pll
clk0_divide_by	sim/tb/altera_mf.v	/^    parameter clk0_divide_by                       = 1;$/;"	c	module:MF_stratixii_pll
clk0_divide_by	sim/tb/altera_mf.v	/^    parameter clk0_divide_by = 1;$/;"	c	module:MF_stratix_pll
clk0_divide_by	sim/tb/altera_mf.v	/^parameter   clk0_divide_by          = 1;$/;"	c	module:altpll
clk0_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk0_duty_cycle                      = 50;$/;"	c	module:MF_cycloneiii_pll
clk0_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk0_duty_cycle                      = 50;$/;"	c	module:MF_cycloneiiigl_pll
clk0_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk0_duty_cycle                      = 50;$/;"	c	module:MF_stratixii_pll
clk0_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk0_duty_cycle                      = 50;$/;"	c	module:MF_stratixiii_pll
clk0_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk0_duty_cycle = 50;$/;"	c	module:MF_stratix_pll
clk0_duty_cycle	sim/tb/altera_mf.v	/^parameter   clk0_duty_cycle         = 50;$/;"	c	module:altpll
clk0_is_bad	sim/tb/altera_mf.v	/^    reg clk0_is_bad;$/;"	r	module:MF_cycloneiii_pll
clk0_is_bad	sim/tb/altera_mf.v	/^    reg clk0_is_bad;$/;"	r	module:MF_cycloneiiigl_pll
clk0_is_bad	sim/tb/altera_mf.v	/^    reg clk0_is_bad;$/;"	r	module:MF_stratix_pll
clk0_is_bad	sim/tb/altera_mf.v	/^    reg clk0_is_bad;$/;"	r	module:MF_stratixii_pll
clk0_is_bad	sim/tb/altera_mf.v	/^    reg clk0_is_bad;$/;"	r	module:MF_stratixiii_pll
clk0_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk0_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk0_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk0_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk0_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk0_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk0_multiply_by	sim/tb/altera_mf.v	/^    parameter clk0_multiply_by                     = 0;$/;"	c	module:MF_cycloneiii_pll
clk0_multiply_by	sim/tb/altera_mf.v	/^    parameter clk0_multiply_by                     = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk0_multiply_by	sim/tb/altera_mf.v	/^    parameter clk0_multiply_by                     = 0;$/;"	c	module:MF_stratixiii_pll
clk0_multiply_by	sim/tb/altera_mf.v	/^    parameter clk0_multiply_by                     = 1;$/;"	c	module:MF_stratixii_pll
clk0_multiply_by	sim/tb/altera_mf.v	/^    parameter clk0_multiply_by = 1;$/;"	c	module:MF_stratix_pll
clk0_multiply_by	sim/tb/altera_mf.v	/^parameter   clk0_multiply_by        = 1;$/;"	c	module:altpll
clk0_on_ecc_pipeline_reg_rise_gen	sim/tb/altera_mf.v	/^	begin: clk0_on_ecc_pipeline_reg_rise_gen$/;"	b	module:altsyncram
clk0_on_outa_gen	sim/tb/altera_mf.v	/^        begin: clk0_on_outa_gen$/;"	b	module:altsyncram
clk0_on_outb_fall_gen	sim/tb/altera_mf.v	/^        begin: clk0_on_outb_fall_gen$/;"	b	module:altsyncram
clk0_on_outb_rise_gen	sim/tb/altera_mf.v	/^        begin: clk0_on_outb_rise_gen$/;"	b	module:altsyncram
clk0_output_frequency	sim/tb/altera_mf.v	/^    parameter clk0_output_frequency                = 0;$/;"	c	module:MF_cycloneiii_pll
clk0_output_frequency	sim/tb/altera_mf.v	/^    parameter clk0_output_frequency                = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk0_output_frequency	sim/tb/altera_mf.v	/^    parameter clk0_output_frequency                = 0;$/;"	c	module:MF_stratixii_pll
clk0_output_frequency	sim/tb/altera_mf.v	/^    parameter clk0_output_frequency                = 0;$/;"	c	module:MF_stratixiii_pll
clk0_output_frequency	sim/tb/altera_mf.v	/^parameter   clk0_output_frequency   = 0;$/;"	c	module:altpll
clk0_phase_delay	sim/tb/altera_mf.v	/^time clk0_phase_delay;$/;"	r	module:altclklock
clk0_phase_shift	sim/tb/altera_mf.v	/^    parameter clk0_phase_shift                     = "0";$/;"	c	module:MF_cycloneiii_pll
clk0_phase_shift	sim/tb/altera_mf.v	/^    parameter clk0_phase_shift                     = "0";$/;"	c	module:MF_cycloneiiigl_pll
clk0_phase_shift	sim/tb/altera_mf.v	/^    parameter clk0_phase_shift                     = "0";$/;"	c	module:MF_stratixii_pll
clk0_phase_shift	sim/tb/altera_mf.v	/^    parameter clk0_phase_shift                     = "0";$/;"	c	module:MF_stratixiii_pll
clk0_phase_shift	sim/tb/altera_mf.v	/^    parameter clk0_phase_shift = 0;$/;"	c	module:MF_stratix_pll
clk0_phase_shift	sim/tb/altera_mf.v	/^parameter   clk0_phase_shift        = "0";$/;"	c	module:altpll
clk0_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk0_phase_shift_num = 0;$/;"	c	module:MF_cycloneiii_pll
clk0_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk0_phase_shift_num = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk0_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk0_phase_shift_num = 0;$/;"	c	module:MF_stratix_pll
clk0_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk0_phase_shift_num = 0;$/;"	c	module:MF_stratixii_pll
clk0_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk0_phase_shift_num = 0;$/;"	c	module:MF_stratixiii_pll
clk0_synchronizing_period	sim/tb/altera_mf.v	/^time clk0_synchronizing_period;$/;"	r	module:altclklock
clk0_time_delay	sim/tb/altera_mf.v	/^    parameter clk0_time_delay = 0;$/;"	c	module:MF_stratix_pll
clk0_time_delay	sim/tb/altera_mf.v	/^parameter   clk0_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c	module:altpll
clk0_tmp	sim/tb/altera_mf.v	/^    wire clk0_tmp;$/;"	n	module:MF_stratix_pll
clk0_tmp	sim/tb/altera_mf.v	/^reg clk0_tmp;$/;"	r	module:altclklock
clk0_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk0_use_even_counter_mode = "off";$/;"	c	module:MF_cycloneiii_pll
clk0_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk0_use_even_counter_mode = "off";$/;"	c	module:MF_cycloneiiigl_pll
clk0_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk0_use_even_counter_mode = "off";$/;"	c	module:MF_stratix_pll
clk0_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk0_use_even_counter_mode = "off";$/;"	c	module:MF_stratixii_pll
clk0_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk0_use_even_counter_mode = "off";$/;"	c	module:MF_stratixiii_pll
clk0_use_even_counter_mode	sim/tb/altera_mf.v	/^parameter   clk0_use_even_counter_mode    = "OFF";$/;"	c	module:altpll
clk0_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk0_use_even_counter_value = "off";$/;"	c	module:MF_cycloneiii_pll
clk0_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk0_use_even_counter_value = "off";$/;"	c	module:MF_cycloneiiigl_pll
clk0_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk0_use_even_counter_value = "off";$/;"	c	module:MF_stratix_pll
clk0_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk0_use_even_counter_value = "off";$/;"	c	module:MF_stratixii_pll
clk0_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk0_use_even_counter_value = "off";$/;"	c	module:MF_stratixiii_pll
clk0_use_even_counter_value	sim/tb/altera_mf.v	/^parameter   clk0_use_even_counter_value   = "OFF";$/;"	c	module:altpll
clk0_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk0_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk0_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk0_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk0_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk0_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk1	sim/tb/altera_mf.v	/^    wire clk1;$/;"	n	module:MF_stratix_pll
clk1_count	sim/tb/altera_mf.v	/^    integer clk1_count;$/;"	r	module:MF_cycloneiii_pll
clk1_count	sim/tb/altera_mf.v	/^    integer clk1_count;$/;"	r	module:MF_cycloneiiigl_pll
clk1_count	sim/tb/altera_mf.v	/^    integer clk1_count;$/;"	r	module:MF_stratix_pll
clk1_count	sim/tb/altera_mf.v	/^    integer clk1_count;$/;"	r	module:MF_stratixii_pll
clk1_count	sim/tb/altera_mf.v	/^    integer clk1_count;$/;"	r	module:MF_stratixiii_pll
clk1_counter	sim/tb/altera_mf.v	/^    parameter clk1_counter = "c1";$/;"	c	module:MF_stratixii_pll
clk1_counter	sim/tb/altera_mf.v	/^    parameter clk1_counter = "g1";$/;"	c	module:MF_stratix_pll
clk1_counter	sim/tb/altera_mf.v	/^    parameter clk1_counter = "unused";$/;"	c	module:MF_cycloneiii_pll
clk1_counter	sim/tb/altera_mf.v	/^    parameter clk1_counter = "unused";$/;"	c	module:MF_cycloneiiigl_pll
clk1_counter	sim/tb/altera_mf.v	/^    parameter clk1_counter = "unused";$/;"	c	module:MF_stratixiii_pll
clk1_counter	sim/tb/altera_mf.v	/^parameter   clk1_counter        = "g1" ;$/;"	c	module:altpll
clk1_cycles_per_sync_period	sim/tb/altera_mf.v	/^integer clk1_cycles_per_sync_period;$/;"	r	module:altclklock
clk1_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk1_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk1_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk1_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk1_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk1_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk1_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk1_div_factor_diff;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk1_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk1_div_factor_diff;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk1_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk1_div_factor_diff;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk1_div_factor_int	sim/tb/altera_mf.v	/^        integer clk1_div_factor_int;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk1_div_factor_int	sim/tb/altera_mf.v	/^        integer clk1_div_factor_int;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk1_div_factor_int	sim/tb/altera_mf.v	/^        integer clk1_div_factor_int;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk1_div_factor_real	sim/tb/altera_mf.v	/^        real    clk1_div_factor_real;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk1_div_factor_real	sim/tb/altera_mf.v	/^        real    clk1_div_factor_real;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk1_div_factor_real	sim/tb/altera_mf.v	/^        real    clk1_div_factor_real;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk1_divide_by	sim/tb/altera_mf.v	/^    parameter clk1_divide_by                       = 0;$/;"	c	module:MF_cycloneiii_pll
clk1_divide_by	sim/tb/altera_mf.v	/^    parameter clk1_divide_by                       = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk1_divide_by	sim/tb/altera_mf.v	/^    parameter clk1_divide_by                       = 0;$/;"	c	module:MF_stratixiii_pll
clk1_divide_by	sim/tb/altera_mf.v	/^    parameter clk1_divide_by                       = 1;$/;"	c	module:MF_stratixii_pll
clk1_divide_by	sim/tb/altera_mf.v	/^    parameter clk1_divide_by = 1;$/;"	c	module:MF_stratix_pll
clk1_divide_by	sim/tb/altera_mf.v	/^parameter   clk1_divide_by          = 1;$/;"	c	module:altpll
clk1_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk1_duty_cycle                      = 50;$/;"	c	module:MF_cycloneiii_pll
clk1_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk1_duty_cycle                      = 50;$/;"	c	module:MF_cycloneiiigl_pll
clk1_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk1_duty_cycle                      = 50;$/;"	c	module:MF_stratixii_pll
clk1_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk1_duty_cycle                      = 50;$/;"	c	module:MF_stratixiii_pll
clk1_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk1_duty_cycle = 50;$/;"	c	module:MF_stratix_pll
clk1_duty_cycle	sim/tb/altera_mf.v	/^parameter   clk1_duty_cycle         = 50;$/;"	c	module:altpll
clk1_is_bad	sim/tb/altera_mf.v	/^    reg clk1_is_bad;$/;"	r	module:MF_cycloneiii_pll
clk1_is_bad	sim/tb/altera_mf.v	/^    reg clk1_is_bad;$/;"	r	module:MF_cycloneiiigl_pll
clk1_is_bad	sim/tb/altera_mf.v	/^    reg clk1_is_bad;$/;"	r	module:MF_stratix_pll
clk1_is_bad	sim/tb/altera_mf.v	/^    reg clk1_is_bad;$/;"	r	module:MF_stratixii_pll
clk1_is_bad	sim/tb/altera_mf.v	/^    reg clk1_is_bad;$/;"	r	module:MF_stratixiii_pll
clk1_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk1_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk1_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk1_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk1_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk1_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk1_multiply_by	sim/tb/altera_mf.v	/^    parameter clk1_multiply_by                     = 0;$/;"	c	module:MF_cycloneiii_pll
clk1_multiply_by	sim/tb/altera_mf.v	/^    parameter clk1_multiply_by                     = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk1_multiply_by	sim/tb/altera_mf.v	/^    parameter clk1_multiply_by                     = 0;$/;"	c	module:MF_stratixiii_pll
clk1_multiply_by	sim/tb/altera_mf.v	/^    parameter clk1_multiply_by                     = 1;$/;"	c	module:MF_stratixii_pll
clk1_multiply_by	sim/tb/altera_mf.v	/^    parameter clk1_multiply_by = 1;$/;"	c	module:MF_stratix_pll
clk1_multiply_by	sim/tb/altera_mf.v	/^parameter   clk1_multiply_by        = 1;$/;"	c	module:altpll
clk1_on_outa_gen	sim/tb/altera_mf.v	/^        begin: clk1_on_outa_gen$/;"	b	module:altsyncram
clk1_on_outb_fall_gen	sim/tb/altera_mf.v	/^        begin: clk1_on_outb_fall_gen$/;"	b	module:altsyncram
clk1_on_outb_rise_gen	sim/tb/altera_mf.v	/^        begin: clk1_on_outb_rise_gen$/;"	b	module:altsyncram
clk1_output_frequency	sim/tb/altera_mf.v	/^    parameter clk1_output_frequency                = 0;$/;"	c	module:MF_cycloneiii_pll
clk1_output_frequency	sim/tb/altera_mf.v	/^    parameter clk1_output_frequency                = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk1_output_frequency	sim/tb/altera_mf.v	/^    parameter clk1_output_frequency                = 0;$/;"	c	module:MF_stratixii_pll
clk1_output_frequency	sim/tb/altera_mf.v	/^    parameter clk1_output_frequency                = 0;$/;"	c	module:MF_stratixiii_pll
clk1_output_frequency	sim/tb/altera_mf.v	/^parameter   clk1_output_frequency   = 0;$/;"	c	module:altpll
clk1_phase_delay	sim/tb/altera_mf.v	/^time clk1_phase_delay;$/;"	r	module:altclklock
clk1_phase_shift	sim/tb/altera_mf.v	/^    parameter clk1_phase_shift                     = "0";$/;"	c	module:MF_cycloneiii_pll
clk1_phase_shift	sim/tb/altera_mf.v	/^    parameter clk1_phase_shift                     = "0";$/;"	c	module:MF_cycloneiiigl_pll
clk1_phase_shift	sim/tb/altera_mf.v	/^    parameter clk1_phase_shift                     = "0";$/;"	c	module:MF_stratixii_pll
clk1_phase_shift	sim/tb/altera_mf.v	/^    parameter clk1_phase_shift                     = "0";$/;"	c	module:MF_stratixiii_pll
clk1_phase_shift	sim/tb/altera_mf.v	/^    parameter clk1_phase_shift = 0;$/;"	c	module:MF_stratix_pll
clk1_phase_shift	sim/tb/altera_mf.v	/^parameter   clk1_phase_shift        = "0";$/;"	c	module:altpll
clk1_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk1_phase_shift_num = 0;$/;"	c	module:MF_cycloneiii_pll
clk1_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk1_phase_shift_num = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk1_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk1_phase_shift_num = 0;$/;"	c	module:MF_stratix_pll
clk1_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk1_phase_shift_num = 0;$/;"	c	module:MF_stratixii_pll
clk1_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk1_phase_shift_num = 0;$/;"	c	module:MF_stratixiii_pll
clk1_synchronizing_period	sim/tb/altera_mf.v	/^time clk1_synchronizing_period;$/;"	r	module:altclklock
clk1_time_delay	sim/tb/altera_mf.v	/^    parameter clk1_time_delay = 0;$/;"	c	module:MF_stratix_pll
clk1_time_delay	sim/tb/altera_mf.v	/^parameter   clk1_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c	module:altpll
clk1_tmp	sim/tb/altera_mf.v	/^    wire clk1_tmp;$/;"	n	module:MF_stratix_pll
clk1_tmp	sim/tb/altera_mf.v	/^reg clk1_tmp;$/;"	r	module:altclklock
clk1_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk1_use_even_counter_mode = "off";$/;"	c	module:MF_cycloneiii_pll
clk1_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk1_use_even_counter_mode = "off";$/;"	c	module:MF_cycloneiiigl_pll
clk1_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk1_use_even_counter_mode = "off";$/;"	c	module:MF_stratix_pll
clk1_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk1_use_even_counter_mode = "off";$/;"	c	module:MF_stratixii_pll
clk1_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk1_use_even_counter_mode = "off";$/;"	c	module:MF_stratixiii_pll
clk1_use_even_counter_mode	sim/tb/altera_mf.v	/^parameter   clk1_use_even_counter_mode    = "OFF";$/;"	c	module:altpll
clk1_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk1_use_even_counter_value = "off";$/;"	c	module:MF_cycloneiii_pll
clk1_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk1_use_even_counter_value = "off";$/;"	c	module:MF_cycloneiiigl_pll
clk1_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk1_use_even_counter_value = "off";$/;"	c	module:MF_stratix_pll
clk1_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk1_use_even_counter_value = "off";$/;"	c	module:MF_stratixii_pll
clk1_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk1_use_even_counter_value = "off";$/;"	c	module:MF_stratixiii_pll
clk1_use_even_counter_value	sim/tb/altera_mf.v	/^parameter   clk1_use_even_counter_value   = "OFF";$/;"	c	module:altpll
clk1_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk1_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk1_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk1_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk1_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk1_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk2	sim/tb/altera_mf.v	/^    wire clk2;$/;"	n	module:MF_stratix_pll
clk2_counter	sim/tb/altera_mf.v	/^    parameter clk2_counter = "c2";$/;"	c	module:MF_stratixii_pll
clk2_counter	sim/tb/altera_mf.v	/^    parameter clk2_counter = "g2";$/;"	c	module:MF_stratix_pll
clk2_counter	sim/tb/altera_mf.v	/^    parameter clk2_counter = "unused";$/;"	c	module:MF_cycloneiii_pll
clk2_counter	sim/tb/altera_mf.v	/^    parameter clk2_counter = "unused";$/;"	c	module:MF_cycloneiiigl_pll
clk2_counter	sim/tb/altera_mf.v	/^    parameter clk2_counter = "unused";$/;"	c	module:MF_stratixiii_pll
clk2_counter	sim/tb/altera_mf.v	/^parameter   clk2_counter        = "g2" ;$/;"	c	module:altpll
clk2_cycles_per_sync_period	sim/tb/altera_mf.v	/^integer clk2_cycles_per_sync_period;$/;"	r	module:altclklock
clk2_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk2_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk2_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk2_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk2_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk2_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk2_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk2_div_factor_diff;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk2_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk2_div_factor_diff;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk2_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk2_div_factor_diff;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk2_div_factor_int	sim/tb/altera_mf.v	/^        integer clk2_div_factor_int;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk2_div_factor_int	sim/tb/altera_mf.v	/^        integer clk2_div_factor_int;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk2_div_factor_int	sim/tb/altera_mf.v	/^        integer clk2_div_factor_int;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk2_div_factor_real	sim/tb/altera_mf.v	/^        real    clk2_div_factor_real;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk2_div_factor_real	sim/tb/altera_mf.v	/^        real    clk2_div_factor_real;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk2_div_factor_real	sim/tb/altera_mf.v	/^        real    clk2_div_factor_real;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk2_divide_by	sim/tb/altera_mf.v	/^    parameter clk2_divide_by                       = 0;$/;"	c	module:MF_cycloneiii_pll
clk2_divide_by	sim/tb/altera_mf.v	/^    parameter clk2_divide_by                       = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk2_divide_by	sim/tb/altera_mf.v	/^    parameter clk2_divide_by                       = 0;$/;"	c	module:MF_stratixiii_pll
clk2_divide_by	sim/tb/altera_mf.v	/^    parameter clk2_divide_by                       = 1;$/;"	c	module:MF_stratixii_pll
clk2_divide_by	sim/tb/altera_mf.v	/^    parameter clk2_divide_by = 1;$/;"	c	module:MF_stratix_pll
clk2_divide_by	sim/tb/altera_mf.v	/^parameter   clk2_divide_by          = 1;$/;"	c	module:altpll
clk2_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk2_duty_cycle                      = 50;$/;"	c	module:MF_cycloneiii_pll
clk2_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk2_duty_cycle                      = 50;$/;"	c	module:MF_cycloneiiigl_pll
clk2_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk2_duty_cycle                      = 50;$/;"	c	module:MF_stratixii_pll
clk2_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk2_duty_cycle                      = 50;$/;"	c	module:MF_stratixiii_pll
clk2_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk2_duty_cycle = 50;$/;"	c	module:MF_stratix_pll
clk2_duty_cycle	sim/tb/altera_mf.v	/^parameter   clk2_duty_cycle         = 50;$/;"	c	module:altpll
clk2_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk2_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk2_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk2_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk2_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk2_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk2_multiply_by	sim/tb/altera_mf.v	/^    parameter clk2_multiply_by                     = 0;$/;"	c	module:MF_cycloneiii_pll
clk2_multiply_by	sim/tb/altera_mf.v	/^    parameter clk2_multiply_by                     = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk2_multiply_by	sim/tb/altera_mf.v	/^    parameter clk2_multiply_by                     = 0;$/;"	c	module:MF_stratixiii_pll
clk2_multiply_by	sim/tb/altera_mf.v	/^    parameter clk2_multiply_by                     = 1;$/;"	c	module:MF_stratixii_pll
clk2_multiply_by	sim/tb/altera_mf.v	/^    parameter clk2_multiply_by = 1;$/;"	c	module:MF_stratix_pll
clk2_multiply_by	sim/tb/altera_mf.v	/^parameter   clk2_multiply_by        = 1;$/;"	c	module:altpll
clk2_output_frequency	sim/tb/altera_mf.v	/^    parameter clk2_output_frequency                = 0;$/;"	c	module:MF_cycloneiii_pll
clk2_output_frequency	sim/tb/altera_mf.v	/^    parameter clk2_output_frequency                = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk2_output_frequency	sim/tb/altera_mf.v	/^    parameter clk2_output_frequency                = 0;$/;"	c	module:MF_stratixii_pll
clk2_output_frequency	sim/tb/altera_mf.v	/^    parameter clk2_output_frequency                = 0;$/;"	c	module:MF_stratixiii_pll
clk2_output_frequency	sim/tb/altera_mf.v	/^parameter   clk2_output_frequency   = 0;$/;"	c	module:altpll
clk2_phase_delay	sim/tb/altera_mf.v	/^time clk2_phase_delay;$/;"	r	module:altclklock
clk2_phase_shift	sim/tb/altera_mf.v	/^    parameter clk2_phase_shift                     = "0";$/;"	c	module:MF_cycloneiii_pll
clk2_phase_shift	sim/tb/altera_mf.v	/^    parameter clk2_phase_shift                     = "0";$/;"	c	module:MF_cycloneiiigl_pll
clk2_phase_shift	sim/tb/altera_mf.v	/^    parameter clk2_phase_shift                     = "0";$/;"	c	module:MF_stratixii_pll
clk2_phase_shift	sim/tb/altera_mf.v	/^    parameter clk2_phase_shift                     = "0";$/;"	c	module:MF_stratixiii_pll
clk2_phase_shift	sim/tb/altera_mf.v	/^    parameter clk2_phase_shift = 0;$/;"	c	module:MF_stratix_pll
clk2_phase_shift	sim/tb/altera_mf.v	/^parameter   clk2_phase_shift        = "0";$/;"	c	module:altpll
clk2_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk2_phase_shift_num = 0;$/;"	c	module:MF_cycloneiii_pll
clk2_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk2_phase_shift_num = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk2_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk2_phase_shift_num = 0;$/;"	c	module:MF_stratix_pll
clk2_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk2_phase_shift_num = 0;$/;"	c	module:MF_stratixii_pll
clk2_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk2_phase_shift_num = 0;$/;"	c	module:MF_stratixiii_pll
clk2_synchronizing_period	sim/tb/altera_mf.v	/^time clk2_synchronizing_period;$/;"	r	module:altclklock
clk2_time_delay	sim/tb/altera_mf.v	/^    parameter clk2_time_delay = 0;$/;"	c	module:MF_stratix_pll
clk2_time_delay	sim/tb/altera_mf.v	/^parameter   clk2_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c	module:altpll
clk2_tmp	sim/tb/altera_mf.v	/^    wire clk2_tmp;$/;"	n	module:MF_stratix_pll
clk2_tmp	sim/tb/altera_mf.v	/^reg clk2_tmp;$/;"	r	module:altclklock
clk2_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk2_use_even_counter_mode = "off";$/;"	c	module:MF_cycloneiii_pll
clk2_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk2_use_even_counter_mode = "off";$/;"	c	module:MF_cycloneiiigl_pll
clk2_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk2_use_even_counter_mode = "off";$/;"	c	module:MF_stratix_pll
clk2_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk2_use_even_counter_mode = "off";$/;"	c	module:MF_stratixii_pll
clk2_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk2_use_even_counter_mode = "off";$/;"	c	module:MF_stratixiii_pll
clk2_use_even_counter_mode	sim/tb/altera_mf.v	/^parameter   clk2_use_even_counter_mode    = "OFF";$/;"	c	module:altpll
clk2_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk2_use_even_counter_value = "off";$/;"	c	module:MF_cycloneiii_pll
clk2_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk2_use_even_counter_value = "off";$/;"	c	module:MF_cycloneiiigl_pll
clk2_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk2_use_even_counter_value = "off";$/;"	c	module:MF_stratix_pll
clk2_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk2_use_even_counter_value = "off";$/;"	c	module:MF_stratixii_pll
clk2_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk2_use_even_counter_value = "off";$/;"	c	module:MF_stratixiii_pll
clk2_use_even_counter_value	sim/tb/altera_mf.v	/^parameter   clk2_use_even_counter_value   = "OFF";$/;"	c	module:altpll
clk2_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk2_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk2_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk2_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk2_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk2_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk3	sim/tb/altera_mf.v	/^    wire clk3;$/;"	n	module:MF_stratix_pll
clk3_counter	sim/tb/altera_mf.v	/^    parameter clk3_counter = "c3";$/;"	c	module:MF_stratixii_pll
clk3_counter	sim/tb/altera_mf.v	/^    parameter clk3_counter = "g3";$/;"	c	module:MF_stratix_pll
clk3_counter	sim/tb/altera_mf.v	/^    parameter clk3_counter = "unused";$/;"	c	module:MF_cycloneiii_pll
clk3_counter	sim/tb/altera_mf.v	/^    parameter clk3_counter = "unused";$/;"	c	module:MF_cycloneiiigl_pll
clk3_counter	sim/tb/altera_mf.v	/^    parameter clk3_counter = "unused";$/;"	c	module:MF_stratixiii_pll
clk3_counter	sim/tb/altera_mf.v	/^parameter   clk3_counter        = "g3" ;$/;"	c	module:altpll
clk3_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk3_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk3_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk3_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk3_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk3_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk3_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk3_div_factor_diff;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk3_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk3_div_factor_diff;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk3_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk3_div_factor_diff;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk3_div_factor_int	sim/tb/altera_mf.v	/^        integer clk3_div_factor_int;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk3_div_factor_int	sim/tb/altera_mf.v	/^        integer clk3_div_factor_int;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk3_div_factor_int	sim/tb/altera_mf.v	/^        integer clk3_div_factor_int;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk3_div_factor_real	sim/tb/altera_mf.v	/^        real    clk3_div_factor_real;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk3_div_factor_real	sim/tb/altera_mf.v	/^        real    clk3_div_factor_real;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk3_div_factor_real	sim/tb/altera_mf.v	/^        real    clk3_div_factor_real;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk3_divide_by	sim/tb/altera_mf.v	/^    parameter clk3_divide_by                       = 0;$/;"	c	module:MF_cycloneiii_pll
clk3_divide_by	sim/tb/altera_mf.v	/^    parameter clk3_divide_by                       = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk3_divide_by	sim/tb/altera_mf.v	/^    parameter clk3_divide_by                       = 0;$/;"	c	module:MF_stratixiii_pll
clk3_divide_by	sim/tb/altera_mf.v	/^    parameter clk3_divide_by                       = 1;$/;"	c	module:MF_stratixii_pll
clk3_divide_by	sim/tb/altera_mf.v	/^    parameter clk3_divide_by = 1;$/;"	c	module:MF_stratix_pll
clk3_divide_by	sim/tb/altera_mf.v	/^parameter   clk3_divide_by          = 1;$/;"	c	module:altpll
clk3_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk3_duty_cycle                      = 50;$/;"	c	module:MF_cycloneiii_pll
clk3_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk3_duty_cycle                      = 50;$/;"	c	module:MF_cycloneiiigl_pll
clk3_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk3_duty_cycle                      = 50;$/;"	c	module:MF_stratixii_pll
clk3_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk3_duty_cycle                      = 50;$/;"	c	module:MF_stratixiii_pll
clk3_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk3_duty_cycle = 50;$/;"	c	module:MF_stratix_pll
clk3_duty_cycle	sim/tb/altera_mf.v	/^parameter   clk3_duty_cycle         = 50;$/;"	c	module:altpll
clk3_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk3_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk3_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk3_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk3_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk3_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk3_multiply_by	sim/tb/altera_mf.v	/^    parameter clk3_multiply_by                     = 0;$/;"	c	module:MF_cycloneiii_pll
clk3_multiply_by	sim/tb/altera_mf.v	/^    parameter clk3_multiply_by                     = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk3_multiply_by	sim/tb/altera_mf.v	/^    parameter clk3_multiply_by                     = 0;$/;"	c	module:MF_stratixiii_pll
clk3_multiply_by	sim/tb/altera_mf.v	/^    parameter clk3_multiply_by                     = 1;$/;"	c	module:MF_stratixii_pll
clk3_multiply_by	sim/tb/altera_mf.v	/^    parameter clk3_multiply_by = 1;$/;"	c	module:MF_stratix_pll
clk3_multiply_by	sim/tb/altera_mf.v	/^parameter   clk3_multiply_by        = 1;$/;"	c	module:altpll
clk3_output_frequency	sim/tb/altera_mf.v	/^    parameter clk3_output_frequency                = 0;$/;"	c	module:MF_cycloneiii_pll
clk3_output_frequency	sim/tb/altera_mf.v	/^    parameter clk3_output_frequency                = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk3_output_frequency	sim/tb/altera_mf.v	/^    parameter clk3_output_frequency                = 0;$/;"	c	module:MF_stratixii_pll
clk3_output_frequency	sim/tb/altera_mf.v	/^    parameter clk3_output_frequency                = 0;$/;"	c	module:MF_stratixiii_pll
clk3_phase_shift	sim/tb/altera_mf.v	/^    parameter clk3_phase_shift                     = "0";$/;"	c	module:MF_cycloneiii_pll
clk3_phase_shift	sim/tb/altera_mf.v	/^    parameter clk3_phase_shift                     = "0";$/;"	c	module:MF_cycloneiiigl_pll
clk3_phase_shift	sim/tb/altera_mf.v	/^    parameter clk3_phase_shift                     = "0";$/;"	c	module:MF_stratixii_pll
clk3_phase_shift	sim/tb/altera_mf.v	/^    parameter clk3_phase_shift                     = "0";$/;"	c	module:MF_stratixiii_pll
clk3_phase_shift	sim/tb/altera_mf.v	/^    parameter clk3_phase_shift = 0;$/;"	c	module:MF_stratix_pll
clk3_phase_shift	sim/tb/altera_mf.v	/^parameter   clk3_phase_shift        = "0";$/;"	c	module:altpll
clk3_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk3_phase_shift_num = 0;$/;"	c	module:MF_cycloneiii_pll
clk3_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk3_phase_shift_num = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk3_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk3_phase_shift_num = 0;$/;"	c	module:MF_stratixiii_pll
clk3_time_delay	sim/tb/altera_mf.v	/^    parameter clk3_time_delay = 0;$/;"	c	module:MF_stratix_pll
clk3_time_delay	sim/tb/altera_mf.v	/^parameter   clk3_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c	module:altpll
clk3_tmp	sim/tb/altera_mf.v	/^    wire clk3_tmp;$/;"	n	module:MF_stratix_pll
clk3_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk3_use_even_counter_mode = "off";$/;"	c	module:MF_cycloneiii_pll
clk3_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk3_use_even_counter_mode = "off";$/;"	c	module:MF_cycloneiiigl_pll
clk3_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk3_use_even_counter_mode = "off";$/;"	c	module:MF_stratix_pll
clk3_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk3_use_even_counter_mode = "off";$/;"	c	module:MF_stratixii_pll
clk3_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk3_use_even_counter_mode = "off";$/;"	c	module:MF_stratixiii_pll
clk3_use_even_counter_mode	sim/tb/altera_mf.v	/^parameter   clk3_use_even_counter_mode    = "OFF";$/;"	c	module:altpll
clk3_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk3_use_even_counter_value = "off";$/;"	c	module:MF_cycloneiii_pll
clk3_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk3_use_even_counter_value = "off";$/;"	c	module:MF_cycloneiiigl_pll
clk3_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk3_use_even_counter_value = "off";$/;"	c	module:MF_stratix_pll
clk3_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk3_use_even_counter_value = "off";$/;"	c	module:MF_stratixii_pll
clk3_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk3_use_even_counter_value = "off";$/;"	c	module:MF_stratixiii_pll
clk3_use_even_counter_value	sim/tb/altera_mf.v	/^parameter   clk3_use_even_counter_value   = "OFF";$/;"	c	module:altpll
clk3_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk3_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk3_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk3_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk3_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk3_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk4	sim/tb/altera_mf.v	/^    wire clk4;$/;"	n	module:MF_stratix_pll
clk4_counter	sim/tb/altera_mf.v	/^    parameter clk4_counter = "c4";$/;"	c	module:MF_stratixii_pll
clk4_counter	sim/tb/altera_mf.v	/^    parameter clk4_counter = "l0";$/;"	c	module:MF_stratix_pll
clk4_counter	sim/tb/altera_mf.v	/^    parameter clk4_counter = "unused";$/;"	c	module:MF_cycloneiii_pll
clk4_counter	sim/tb/altera_mf.v	/^    parameter clk4_counter = "unused";$/;"	c	module:MF_cycloneiiigl_pll
clk4_counter	sim/tb/altera_mf.v	/^    parameter clk4_counter = "unused";$/;"	c	module:MF_stratixiii_pll
clk4_counter	sim/tb/altera_mf.v	/^parameter   clk4_counter        = "l0" ;$/;"	c	module:altpll
clk4_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk4_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk4_div	sim/tb/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk4_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk4_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk4_div	sim/tb/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk4_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk4_div_factor_diff;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk4_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk4_div_factor_diff;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk4_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk4_div_factor_diff;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk4_div_factor_int	sim/tb/altera_mf.v	/^        integer clk4_div_factor_int;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk4_div_factor_int	sim/tb/altera_mf.v	/^        integer clk4_div_factor_int;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk4_div_factor_int	sim/tb/altera_mf.v	/^        integer clk4_div_factor_int;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk4_div_factor_real	sim/tb/altera_mf.v	/^        real    clk4_div_factor_real;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk4_div_factor_real	sim/tb/altera_mf.v	/^        real    clk4_div_factor_real;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk4_div_factor_real	sim/tb/altera_mf.v	/^        real    clk4_div_factor_real;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk4_divide_by	sim/tb/altera_mf.v	/^    parameter clk4_divide_by                       = 0;$/;"	c	module:MF_cycloneiii_pll
clk4_divide_by	sim/tb/altera_mf.v	/^    parameter clk4_divide_by                       = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk4_divide_by	sim/tb/altera_mf.v	/^    parameter clk4_divide_by                       = 0;$/;"	c	module:MF_stratixiii_pll
clk4_divide_by	sim/tb/altera_mf.v	/^    parameter clk4_divide_by                       = 1;$/;"	c	module:MF_stratixii_pll
clk4_divide_by	sim/tb/altera_mf.v	/^    parameter clk4_divide_by = 1;$/;"	c	module:MF_stratix_pll
clk4_divide_by	sim/tb/altera_mf.v	/^parameter   clk4_divide_by          = 1;$/;"	c	module:altpll
clk4_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk4_duty_cycle                      = 50;$/;"	c	module:MF_cycloneiii_pll
clk4_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk4_duty_cycle                      = 50;$/;"	c	module:MF_cycloneiiigl_pll
clk4_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk4_duty_cycle                      = 50;$/;"	c	module:MF_stratixii_pll
clk4_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk4_duty_cycle                      = 50;$/;"	c	module:MF_stratixiii_pll
clk4_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk4_duty_cycle = 50;$/;"	c	module:MF_stratix_pll
clk4_duty_cycle	sim/tb/altera_mf.v	/^parameter   clk4_duty_cycle         = 50;$/;"	c	module:altpll
clk4_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk4_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk4_mult	sim/tb/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk4_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk4_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk4_mult	sim/tb/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk4_multiply_by	sim/tb/altera_mf.v	/^    parameter clk4_multiply_by                     = 0;$/;"	c	module:MF_cycloneiii_pll
clk4_multiply_by	sim/tb/altera_mf.v	/^    parameter clk4_multiply_by                     = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk4_multiply_by	sim/tb/altera_mf.v	/^    parameter clk4_multiply_by                     = 0;$/;"	c	module:MF_stratixiii_pll
clk4_multiply_by	sim/tb/altera_mf.v	/^    parameter clk4_multiply_by                     = 1;$/;"	c	module:MF_stratixii_pll
clk4_multiply_by	sim/tb/altera_mf.v	/^    parameter clk4_multiply_by = 1;$/;"	c	module:MF_stratix_pll
clk4_multiply_by	sim/tb/altera_mf.v	/^parameter   clk4_multiply_by        = 1;$/;"	c	module:altpll
clk4_output_frequency	sim/tb/altera_mf.v	/^    parameter clk4_output_frequency                = 0;$/;"	c	module:MF_cycloneiii_pll
clk4_output_frequency	sim/tb/altera_mf.v	/^    parameter clk4_output_frequency                = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk4_output_frequency	sim/tb/altera_mf.v	/^    parameter clk4_output_frequency                = 0;$/;"	c	module:MF_stratixii_pll
clk4_output_frequency	sim/tb/altera_mf.v	/^    parameter clk4_output_frequency                = 0;$/;"	c	module:MF_stratixiii_pll
clk4_phase_shift	sim/tb/altera_mf.v	/^    parameter clk4_phase_shift                     = "0";$/;"	c	module:MF_cycloneiii_pll
clk4_phase_shift	sim/tb/altera_mf.v	/^    parameter clk4_phase_shift                     = "0";$/;"	c	module:MF_cycloneiiigl_pll
clk4_phase_shift	sim/tb/altera_mf.v	/^    parameter clk4_phase_shift                     = "0";$/;"	c	module:MF_stratixii_pll
clk4_phase_shift	sim/tb/altera_mf.v	/^    parameter clk4_phase_shift                     = "0";$/;"	c	module:MF_stratixiii_pll
clk4_phase_shift	sim/tb/altera_mf.v	/^    parameter clk4_phase_shift = 0;$/;"	c	module:MF_stratix_pll
clk4_phase_shift	sim/tb/altera_mf.v	/^parameter   clk4_phase_shift        = "0";$/;"	c	module:altpll
clk4_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk4_phase_shift_num = 0;$/;"	c	module:MF_cycloneiii_pll
clk4_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk4_phase_shift_num = 0;$/;"	c	module:MF_cycloneiiigl_pll
clk4_phase_shift_num	sim/tb/altera_mf.v	/^    parameter clk4_phase_shift_num = 0;$/;"	c	module:MF_stratixiii_pll
clk4_time_delay	sim/tb/altera_mf.v	/^    parameter clk4_time_delay = 0;$/;"	c	module:MF_stratix_pll
clk4_time_delay	sim/tb/altera_mf.v	/^parameter   clk4_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c	module:altpll
clk4_tmp	sim/tb/altera_mf.v	/^    wire clk4_tmp;$/;"	n	module:MF_stratix_pll
clk4_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk4_use_even_counter_mode = "off";$/;"	c	module:MF_cycloneiii_pll
clk4_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk4_use_even_counter_mode = "off";$/;"	c	module:MF_cycloneiiigl_pll
clk4_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk4_use_even_counter_mode = "off";$/;"	c	module:MF_stratix_pll
clk4_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk4_use_even_counter_mode = "off";$/;"	c	module:MF_stratixii_pll
clk4_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk4_use_even_counter_mode = "off";$/;"	c	module:MF_stratixiii_pll
clk4_use_even_counter_mode	sim/tb/altera_mf.v	/^parameter   clk4_use_even_counter_mode    = "OFF";$/;"	c	module:altpll
clk4_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk4_use_even_counter_value = "off";$/;"	c	module:MF_cycloneiii_pll
clk4_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk4_use_even_counter_value = "off";$/;"	c	module:MF_cycloneiiigl_pll
clk4_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk4_use_even_counter_value = "off";$/;"	c	module:MF_stratix_pll
clk4_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk4_use_even_counter_value = "off";$/;"	c	module:MF_stratixii_pll
clk4_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk4_use_even_counter_value = "off";$/;"	c	module:MF_stratixiii_pll
clk4_use_even_counter_value	sim/tb/altera_mf.v	/^parameter   clk4_use_even_counter_value   = "OFF";$/;"	c	module:altpll
clk4_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk4_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk4_used	sim/tb/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk4_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk4_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk4_used	sim/tb/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk5	sim/tb/altera_mf.v	/^    wire clk5;$/;"	n	module:MF_stratix_pll
clk5_counter	sim/tb/altera_mf.v	/^    parameter clk5_counter = "c5";$/;"	c	module:MF_stratixii_pll
clk5_counter	sim/tb/altera_mf.v	/^    parameter clk5_counter = "l1";$/;"	c	module:MF_stratix_pll
clk5_counter	sim/tb/altera_mf.v	/^    parameter clk5_counter = "unused";$/;"	c	module:MF_stratixiii_pll
clk5_counter	sim/tb/altera_mf.v	/^parameter   clk5_counter        = "l1" ;$/;"	c	module:altpll
clk5_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk5_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk5_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk5_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk5_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk5_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk5_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk5_div_factor_diff;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk5_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk5_div_factor_diff;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk5_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk5_div_factor_diff;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk5_div_factor_int	sim/tb/altera_mf.v	/^        integer clk5_div_factor_int;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk5_div_factor_int	sim/tb/altera_mf.v	/^        integer clk5_div_factor_int;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk5_div_factor_int	sim/tb/altera_mf.v	/^        integer clk5_div_factor_int;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk5_div_factor_real	sim/tb/altera_mf.v	/^        real    clk5_div_factor_real;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk5_div_factor_real	sim/tb/altera_mf.v	/^        real    clk5_div_factor_real;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk5_div_factor_real	sim/tb/altera_mf.v	/^        real    clk5_div_factor_real;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk5_divide_by	sim/tb/altera_mf.v	/^    parameter clk5_divide_by                       = 0;$/;"	c	module:MF_stratixiii_pll
clk5_divide_by	sim/tb/altera_mf.v	/^    parameter clk5_divide_by                       = 1;$/;"	c	module:MF_stratixii_pll
clk5_divide_by	sim/tb/altera_mf.v	/^    parameter clk5_divide_by = 1;$/;"	c	module:MF_stratix_pll
clk5_divide_by	sim/tb/altera_mf.v	/^parameter   clk5_divide_by          = 1;$/;"	c	module:altpll
clk5_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk5_duty_cycle                      = 50;$/;"	c	module:MF_stratixii_pll
clk5_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk5_duty_cycle                      = 50;$/;"	c	module:MF_stratixiii_pll
clk5_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk5_duty_cycle = 50;$/;"	c	module:MF_stratix_pll
clk5_duty_cycle	sim/tb/altera_mf.v	/^parameter   clk5_duty_cycle         = 50;$/;"	c	module:altpll
clk5_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk5_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk5_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk5_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk5_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk5_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk5_multiply_by	sim/tb/altera_mf.v	/^    parameter clk5_multiply_by                     = 0;$/;"	c	module:MF_stratixiii_pll
clk5_multiply_by	sim/tb/altera_mf.v	/^    parameter clk5_multiply_by                     = 1;$/;"	c	module:MF_stratixii_pll
clk5_multiply_by	sim/tb/altera_mf.v	/^    parameter clk5_multiply_by = 1;$/;"	c	module:MF_stratix_pll
clk5_multiply_by	sim/tb/altera_mf.v	/^parameter   clk5_multiply_by        = 1;$/;"	c	module:altpll
clk5_output_frequency	sim/tb/altera_mf.v	/^    parameter clk5_output_frequency                = 0;$/;"	c	module:MF_stratixii_pll
clk5_output_frequency	sim/tb/altera_mf.v	/^    parameter clk5_output_frequency                = 0;$/;"	c	module:MF_stratixiii_pll
clk5_phase_shift	sim/tb/altera_mf.v	/^    parameter clk5_phase_shift                     = "0";$/;"	c	module:MF_stratixii_pll
clk5_phase_shift	sim/tb/altera_mf.v	/^    parameter clk5_phase_shift                     = "0";$/;"	c	module:MF_stratixiii_pll
clk5_phase_shift	sim/tb/altera_mf.v	/^    parameter clk5_phase_shift = 0;$/;"	c	module:MF_stratix_pll
clk5_phase_shift	sim/tb/altera_mf.v	/^parameter   clk5_phase_shift        = "0";$/;"	c	module:altpll
clk5_time_delay	sim/tb/altera_mf.v	/^    parameter clk5_time_delay = 0;$/;"	c	module:MF_stratix_pll
clk5_time_delay	sim/tb/altera_mf.v	/^parameter   clk5_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c	module:altpll
clk5_tmp	sim/tb/altera_mf.v	/^    wire clk5_tmp;$/;"	n	module:MF_stratix_pll
clk5_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk5_use_even_counter_mode = "off";$/;"	c	module:MF_stratix_pll
clk5_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk5_use_even_counter_mode = "off";$/;"	c	module:MF_stratixii_pll
clk5_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk5_use_even_counter_mode = "off";$/;"	c	module:MF_stratixiii_pll
clk5_use_even_counter_mode	sim/tb/altera_mf.v	/^parameter   clk5_use_even_counter_mode    = "OFF";$/;"	c	module:altpll
clk5_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk5_use_even_counter_value = "off";$/;"	c	module:MF_stratix_pll
clk5_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk5_use_even_counter_value = "off";$/;"	c	module:MF_stratixii_pll
clk5_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk5_use_even_counter_value = "off";$/;"	c	module:MF_stratixiii_pll
clk5_use_even_counter_value	sim/tb/altera_mf.v	/^parameter   clk5_use_even_counter_value   = "OFF";$/;"	c	module:altpll
clk5_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk5_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk5_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk5_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk5_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk5_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk6_counter	sim/tb/altera_mf.v	/^    parameter clk6_counter = "unused";$/;"	c	module:MF_stratixiii_pll
clk6_counter	sim/tb/altera_mf.v	/^parameter   clk6_counter        = "c6" ;$/;"	c	module:altpll
clk6_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk6_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk6_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk6_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk6_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk6_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk6_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk6_div_factor_diff;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk6_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk6_div_factor_diff;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk6_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk6_div_factor_diff;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk6_div_factor_int	sim/tb/altera_mf.v	/^        integer clk6_div_factor_int;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk6_div_factor_int	sim/tb/altera_mf.v	/^        integer clk6_div_factor_int;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk6_div_factor_int	sim/tb/altera_mf.v	/^        integer clk6_div_factor_int;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk6_div_factor_real	sim/tb/altera_mf.v	/^        real    clk6_div_factor_real;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk6_div_factor_real	sim/tb/altera_mf.v	/^        real    clk6_div_factor_real;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk6_div_factor_real	sim/tb/altera_mf.v	/^        real    clk6_div_factor_real;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk6_divide_by	sim/tb/altera_mf.v	/^    parameter clk6_divide_by                       = 0;$/;"	c	module:MF_stratixiii_pll
clk6_divide_by	sim/tb/altera_mf.v	/^parameter   clk6_divide_by          = 1;$/;"	c	module:altpll
clk6_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk6_duty_cycle                      = 50;$/;"	c	module:MF_stratixiii_pll
clk6_duty_cycle	sim/tb/altera_mf.v	/^parameter   clk6_duty_cycle         = 50;$/;"	c	module:altpll
clk6_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk6_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk6_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk6_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk6_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk6_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk6_multiply_by	sim/tb/altera_mf.v	/^    parameter clk6_multiply_by                     = 0;$/;"	c	module:MF_stratixiii_pll
clk6_multiply_by	sim/tb/altera_mf.v	/^parameter   clk6_multiply_by        = 1;$/;"	c	module:altpll
clk6_output_frequency	sim/tb/altera_mf.v	/^    parameter clk6_output_frequency                = 0;$/;"	c	module:MF_stratixiii_pll
clk6_phase_shift	sim/tb/altera_mf.v	/^    parameter clk6_phase_shift                     = "0";$/;"	c	module:MF_stratixiii_pll
clk6_phase_shift	sim/tb/altera_mf.v	/^parameter   clk6_phase_shift        = "0";$/;"	c	module:altpll
clk6_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk6_use_even_counter_mode = "off";$/;"	c	module:MF_stratixiii_pll
clk6_use_even_counter_mode	sim/tb/altera_mf.v	/^parameter   clk6_use_even_counter_mode    = "OFF";$/;"	c	module:altpll
clk6_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk6_use_even_counter_value = "off";$/;"	c	module:MF_stratixiii_pll
clk6_use_even_counter_value	sim/tb/altera_mf.v	/^parameter   clk6_use_even_counter_value   = "OFF";$/;"	c	module:altpll
clk6_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk6_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk6_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk6_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk6_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk6_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk7_counter	sim/tb/altera_mf.v	/^    parameter clk7_counter = "unused";$/;"	c	module:MF_stratixiii_pll
clk7_counter	sim/tb/altera_mf.v	/^parameter   clk7_counter        = "c7" ;$/;"	c	module:altpll
clk7_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk7_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk7_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk7_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk7_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk7_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk7_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk7_div_factor_diff;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk7_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk7_div_factor_diff;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk7_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk7_div_factor_diff;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk7_div_factor_int	sim/tb/altera_mf.v	/^        integer clk7_div_factor_int;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk7_div_factor_int	sim/tb/altera_mf.v	/^        integer clk7_div_factor_int;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk7_div_factor_int	sim/tb/altera_mf.v	/^        integer clk7_div_factor_int;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk7_div_factor_real	sim/tb/altera_mf.v	/^        real    clk7_div_factor_real;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk7_div_factor_real	sim/tb/altera_mf.v	/^        real    clk7_div_factor_real;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk7_div_factor_real	sim/tb/altera_mf.v	/^        real    clk7_div_factor_real;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk7_divide_by	sim/tb/altera_mf.v	/^    parameter clk7_divide_by                       = 0;$/;"	c	module:MF_stratixiii_pll
clk7_divide_by	sim/tb/altera_mf.v	/^parameter   clk7_divide_by          = 1;$/;"	c	module:altpll
clk7_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk7_duty_cycle                      = 50;$/;"	c	module:MF_stratixiii_pll
clk7_duty_cycle	sim/tb/altera_mf.v	/^parameter   clk7_duty_cycle         = 50;$/;"	c	module:altpll
clk7_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk7_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk7_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk7_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk7_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk7_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk7_multiply_by	sim/tb/altera_mf.v	/^    parameter clk7_multiply_by                     = 0;$/;"	c	module:MF_stratixiii_pll
clk7_multiply_by	sim/tb/altera_mf.v	/^parameter   clk7_multiply_by        = 1;$/;"	c	module:altpll
clk7_output_frequency	sim/tb/altera_mf.v	/^    parameter clk7_output_frequency                = 0;$/;"	c	module:MF_stratixiii_pll
clk7_phase_shift	sim/tb/altera_mf.v	/^    parameter clk7_phase_shift                     = "0";$/;"	c	module:MF_stratixiii_pll
clk7_phase_shift	sim/tb/altera_mf.v	/^parameter   clk7_phase_shift        = "0";$/;"	c	module:altpll
clk7_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk7_use_even_counter_mode = "off";$/;"	c	module:MF_stratixiii_pll
clk7_use_even_counter_mode	sim/tb/altera_mf.v	/^parameter   clk7_use_even_counter_mode    = "OFF";$/;"	c	module:altpll
clk7_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk7_use_even_counter_value = "off";$/;"	c	module:MF_stratixiii_pll
clk7_use_even_counter_value	sim/tb/altera_mf.v	/^parameter   clk7_use_even_counter_value   = "OFF";$/;"	c	module:altpll
clk7_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk7_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk7_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk7_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk7_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk7_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk8_counter	sim/tb/altera_mf.v	/^    parameter clk8_counter = "unused";$/;"	c	module:MF_stratixiii_pll
clk8_counter	sim/tb/altera_mf.v	/^parameter   clk8_counter        = "c8" ;$/;"	c	module:altpll
clk8_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk8_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk8_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk8_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk8_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk8_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk8_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk8_div_factor_diff;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk8_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk8_div_factor_diff;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk8_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk8_div_factor_diff;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk8_div_factor_int	sim/tb/altera_mf.v	/^        integer clk8_div_factor_int;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk8_div_factor_int	sim/tb/altera_mf.v	/^        integer clk8_div_factor_int;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk8_div_factor_int	sim/tb/altera_mf.v	/^        integer clk8_div_factor_int;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk8_div_factor_real	sim/tb/altera_mf.v	/^        real    clk8_div_factor_real;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk8_div_factor_real	sim/tb/altera_mf.v	/^        real    clk8_div_factor_real;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk8_div_factor_real	sim/tb/altera_mf.v	/^        real    clk8_div_factor_real;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk8_divide_by	sim/tb/altera_mf.v	/^    parameter clk8_divide_by                       = 0;$/;"	c	module:MF_stratixiii_pll
clk8_divide_by	sim/tb/altera_mf.v	/^parameter   clk8_divide_by          = 1;$/;"	c	module:altpll
clk8_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk8_duty_cycle                      = 50;$/;"	c	module:MF_stratixiii_pll
clk8_duty_cycle	sim/tb/altera_mf.v	/^parameter   clk8_duty_cycle         = 50;$/;"	c	module:altpll
clk8_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk8_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk8_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk8_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk8_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk8_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk8_multiply_by	sim/tb/altera_mf.v	/^    parameter clk8_multiply_by                     = 0;$/;"	c	module:MF_stratixiii_pll
clk8_multiply_by	sim/tb/altera_mf.v	/^parameter   clk8_multiply_by        = 1;$/;"	c	module:altpll
clk8_output_frequency	sim/tb/altera_mf.v	/^    parameter clk8_output_frequency                = 0;$/;"	c	module:MF_stratixiii_pll
clk8_phase_shift	sim/tb/altera_mf.v	/^    parameter clk8_phase_shift                     = "0";$/;"	c	module:MF_stratixiii_pll
clk8_phase_shift	sim/tb/altera_mf.v	/^parameter   clk8_phase_shift        = "0";$/;"	c	module:altpll
clk8_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk8_use_even_counter_mode = "off";$/;"	c	module:MF_stratixiii_pll
clk8_use_even_counter_mode	sim/tb/altera_mf.v	/^parameter   clk8_use_even_counter_mode    = "OFF";$/;"	c	module:altpll
clk8_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk8_use_even_counter_value = "off";$/;"	c	module:MF_stratixiii_pll
clk8_use_even_counter_value	sim/tb/altera_mf.v	/^parameter   clk8_use_even_counter_value   = "OFF";$/;"	c	module:altpll
clk8_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk8_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk8_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk8_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk8_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk8_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk9_counter	sim/tb/altera_mf.v	/^    parameter clk9_counter = "unused";$/;"	c	module:MF_stratixiii_pll
clk9_counter	sim/tb/altera_mf.v	/^parameter   clk9_counter        = "c9" ;$/;"	c	module:altpll
clk9_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk9_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk9_div	sim/tb/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk9_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk9_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk9_div	sim/tb/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk9_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk9_div_factor_diff;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk9_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk9_div_factor_diff;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk9_div_factor_diff	sim/tb/altera_mf.v	/^        real    clk9_div_factor_diff;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk9_div_factor_int	sim/tb/altera_mf.v	/^        integer clk9_div_factor_int;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk9_div_factor_int	sim/tb/altera_mf.v	/^        integer clk9_div_factor_int;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk9_div_factor_int	sim/tb/altera_mf.v	/^        integer clk9_div_factor_int;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk9_div_factor_real	sim/tb/altera_mf.v	/^        real    clk9_div_factor_real;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk9_div_factor_real	sim/tb/altera_mf.v	/^        real    clk9_div_factor_real;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk9_div_factor_real	sim/tb/altera_mf.v	/^        real    clk9_div_factor_real;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk9_divide_by	sim/tb/altera_mf.v	/^    parameter clk9_divide_by                       = 0;$/;"	c	module:MF_stratixiii_pll
clk9_divide_by	sim/tb/altera_mf.v	/^parameter   clk9_divide_by          = 1;$/;"	c	module:altpll
clk9_duty_cycle	sim/tb/altera_mf.v	/^    parameter clk9_duty_cycle                      = 50;$/;"	c	module:MF_stratixiii_pll
clk9_duty_cycle	sim/tb/altera_mf.v	/^parameter   clk9_duty_cycle         = 50;$/;"	c	module:altpll
clk9_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk9_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk9_mult	sim/tb/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk9_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk9_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk9_mult	sim/tb/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk9_multiply_by	sim/tb/altera_mf.v	/^    parameter clk9_multiply_by                     = 0;$/;"	c	module:MF_stratixiii_pll
clk9_multiply_by	sim/tb/altera_mf.v	/^parameter   clk9_multiply_by        = 1;$/;"	c	module:altpll
clk9_output_frequency	sim/tb/altera_mf.v	/^    parameter clk9_output_frequency                = 0;$/;"	c	module:MF_stratixiii_pll
clk9_phase_shift	sim/tb/altera_mf.v	/^    parameter clk9_phase_shift                     = "0";$/;"	c	module:MF_stratixiii_pll
clk9_phase_shift	sim/tb/altera_mf.v	/^parameter   clk9_phase_shift        = "0";$/;"	c	module:altpll
clk9_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter clk9_use_even_counter_mode = "off";$/;"	c	module:MF_stratixiii_pll
clk9_use_even_counter_mode	sim/tb/altera_mf.v	/^parameter   clk9_use_even_counter_mode    = "OFF";$/;"	c	module:altpll
clk9_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter clk9_use_even_counter_value = "off";$/;"	c	module:MF_stratixiii_pll
clk9_use_even_counter_value	sim/tb/altera_mf.v	/^parameter   clk9_use_even_counter_value   = "OFF";$/;"	c	module:altpll
clk9_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk9_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk9_used	sim/tb/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk9_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
clk9_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
clk9_used	sim/tb/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clk_100m	rtl/dual_ov5640_lcd.v	/^wire        clk_100m       ;  \/\/100mhz时钟,SDRAM操作时钟$/;"	n	module:dual_ov5640_lcd
clk_100m	sim/tb/sdram_tb.v	/^wire        clk_100m       ;  \/\/100mhz时钟,SDRAM操作时钟$/;"	n	module:sdram_tb
clk_100m_lcd	rtl/dual_ov5640_lcd.v	/^wire        clk_100m_lcd   ;  \/\/100mhz时钟,LCD顶层模块时钟$/;"	n	module:dual_ov5640_lcd
clk_100m_lcd	sim/tb/sdram_tb.v	/^wire        clk_100m_lcd   ;  \/\/100mhz时钟,LCD顶层模块时钟$/;"	n	module:sdram_tb
clk_100m_shift	rtl/dual_ov5640_lcd.v	/^wire        clk_100m_shift ;  \/\/100mhz时钟,SDRAM相位偏移时钟$/;"	n	module:dual_ov5640_lcd
clk_100m_shift	sim/tb/sdram_tb.v	/^wire        clk_100m_shift ;  \/\/100mhz时钟,SDRAM相位偏移时钟$/;"	n	module:sdram_tb
clk_10m	rtl/lcd/clk_div.v	/^reg         clk_10m;$/;"	r	module:clk_div
clk_10m	sim/tb/lcd/clk_div.v	/^reg         clk_10m;$/;"	r	module:clk_div
clk_33m	rtl/lcd/clk_div.v	/^wire  clk_33m;$/;"	n	module:clk_div
clk_33m	sim/tb/lcd/clk_div.v	/^wire  clk_33m;$/;"	n	module:clk_div
clk_50m	rtl/lcd/clk_div.v	/^reg         clk_50m;$/;"	r	module:clk_div
clk_50m	sim/tb/lcd/clk_div.v	/^reg         clk_50m;$/;"	r	module:clk_div
clk_check	sim/tb/altera_mf.v	/^reg clk_check;$/;"	r	module:altclklock
clk_cnt	rtl/ov5640/i2c_dri.v	/^reg    [ 9:0]  clk_cnt     ;                     \/\/ 分频时钟计数$/;"	r	module:i2c_dri
clk_cnt0	sim/tb/altera_mf.v	/^integer clk_cnt0;$/;"	r	module:altclklock
clk_cnt1	sim/tb/altera_mf.v	/^integer clk_cnt1;$/;"	r	module:altclklock
clk_cnt2	sim/tb/altera_mf.v	/^integer clk_cnt2;$/;"	r	module:altclklock
clk_cnt_ext	sim/tb/altera_mf.v	/^integer clk_cnt_ext;$/;"	r	module:altclklock
clk_div	rtl/lcd/clk_div.v	/^module clk_div($/;"	m
clk_div	sim/tb/lcd/clk_div.v	/^module clk_div($/;"	m
clk_div.v	rtl/lcd/clk_div.v	1;"	F
clk_div.v	sim/tb/lcd/clk_div.v	1;"	F
clk_divide	rtl/ov5640/i2c_dri.v	/^wire   [8:0]  clk_divide  ;                      \/\/ 模块驱动时钟的分频系数$/;"	n	module:i2c_dri
clk_divide	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_cycloneiii_pll.output_counter_value
clk_divide	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_cycloneiiigl_pll.output_counter_value
clk_divide	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratix_pll.output_counter_value
clk_divide	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratixii_pll.output_counter_value
clk_divide	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratixiii_pll.output_counter_value
clk_divide	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_cycloneiii_pll.output_counter_value
clk_divide	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_cycloneiiigl_pll.output_counter_value
clk_divide	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratix_pll.output_counter_value
clk_divide	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratixii_pll.output_counter_value
clk_divide	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratixiii_pll.output_counter_value
clk_divide_by	sim/tb/altera_mf.v	/^parameter clk_divide_by =1;$/;"	c	module:stratixv_local_clk_divider
clk_divisor	sim/tb/altera_mf.v	/^    parameter    clk_divisor    =    1;$/;"	c	module:altparallel_flash_loader
clk_en	sim/tb/altera_mf.v	/^    input  clk_en;$/;"	p	module:a_graycounter
clk_en	sim/tb/altera_mf.v	/^    input clk_en;$/;"	p	module:altfp_mult
clk_en	sim/tb/altera_mf.v	/^    tri1 clk_en;$/;"	n	module:a_graycounter
clk_en	sim/tb/altera_mf.v	/^    tri1 clk_en;$/;"	n	module:altfp_mult
clk_last_valid_value	sim/tb/altera_mf.v	/^    reg clk_last_valid_value;$/;"	r	module:arm_n_cntr
clk_last_valid_value	sim/tb/altera_mf.v	/^    reg clk_last_valid_value;$/;"	r	module:stx_n_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:MF_cycloneiiigl_m_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:MF_cycloneiiigl_n_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:MF_cycloneiiigl_scale_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:arm_m_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:arm_n_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:arm_scale_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:cda_m_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:cda_n_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:cda_scale_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:cycloneiiigl_post_divider
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:stx_m_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:stx_n_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:stx_scale_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:ttn_m_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:ttn_n_cntr
clk_last_value	sim/tb/altera_mf.v	/^    reg clk_last_value;$/;"	r	module:ttn_scale_cntr
clk_last_value	sim/tb/altera_mf.v	/^reg clk_last_value;$/;"	r	module:altclklock
clk_lcd	rtl/dual_ov5640_lcd.v	/^wire        clk_lcd        ;  $/;"	n	module:dual_ov5640_lcd
clk_lcd	rtl/lcd/clk_div.v	/^    output reg            clk_lcd  \/\/驱动LCD的时钟$/;"	p	module:clk_div
clk_lcd	rtl/lcd/lcd.v	/^    output             clk_lcd,        \/\/LCD 模块时钟$/;"	p	module:lcd
clk_lcd	sim/tb/lcd/clk_div.v	/^    output reg            clk_lcd  \/\/驱动LCD的时钟$/;"	p	module:clk_div
clk_lcd	sim/tb/lcd/lcd.v	/^    output             clk_lcd,$/;"	p	module:lcd
clk_lcd	sim/tb/sdram_tb.v	/^wire        clk_lcd        ;  $/;"	n	module:sdram_tb
clk_mult	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_cycloneiii_pll.output_counter_value
clk_mult	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_cycloneiiigl_pll.output_counter_value
clk_mult	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratix_pll.output_counter_value
clk_mult	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratixii_pll.output_counter_value
clk_mult	sim/tb/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p	function:MF_stratixiii_pll.output_counter_value
clk_mult	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_cycloneiii_pll.output_counter_value
clk_mult	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_cycloneiiigl_pll.output_counter_value
clk_mult	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratix_pll.output_counter_value
clk_mult	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratixii_pll.output_counter_value
clk_mult	sim/tb/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r	function:MF_stratixiii_pll.output_counter_value
clk_num	sim/tb/altera_mf.v	/^    reg [8*6:1] clk_num[0:4];$/;"	r	module:MF_cycloneiii_pll
clk_num	sim/tb/altera_mf.v	/^    reg [8*6:1] clk_num[0:4];$/;"	r	module:MF_cycloneiiigl_pll
clk_num	sim/tb/altera_mf.v	/^    reg [8*6:1] clk_num[0:9];$/;"	r	module:MF_stratixiii_pll
clk_out	sim/tb/altera_mf.v	/^    wire [4:0] clk_out;$/;"	n	module:MF_cycloneiii_pll
clk_out	sim/tb/altera_mf.v	/^    wire [4:0] clk_out;$/;"	n	module:MF_cycloneiiigl_pll
clk_out	sim/tb/altera_mf.v	/^    wire [5:0] clk_out;$/;"	n	module:MF_stratixii_pll
clk_out	sim/tb/altera_mf.v	/^    wire [9:0] clk_out;$/;"	n	module:MF_stratixiii_pll
clk_out_pfd	sim/tb/altera_mf.v	/^    wire [4:0] clk_tmp, clk_out_pfd;$/;"	n	module:MF_cycloneiii_pll
clk_out_pfd	sim/tb/altera_mf.v	/^    wire [4:0] clk_tmp, clk_out_pfd;$/;"	n	module:MF_cycloneiiigl_pll
clk_out_pfd	sim/tb/altera_mf.v	/^    wire [9:0] clk_tmp, clk_out_pfd;$/;"	n	module:MF_stratixiii_pll
clk_per_tolerance	sim/tb/altera_mf.v	/^integer clk_per_tolerance;$/;"	r	module:altclklock
clk_period	sim/tb/altera_mf.v	/^    real clk_period, last_clk_period;$/;"	r	module:stratixiii_lvds_rx_dpa
clk_read	rtl/sdram/new 1.v	/^    input             clk_read,          \/\/读端口FIFO0: 读时钟$/;"	p	module:sdram_fifo_ctrl
clk_read	rtl/sdram/sdram_fifo_ctrl.v	/^    input             clk_read ,         \/\/读端口FIFO: 读时钟$/;"	p	module:sdram_fifo_ctrl
clk_ref	rtl/sdram/new 1.v	/^    input             clk_ref,           \/\/SDRAM控制器时钟$/;"	p	module:sdram_fifo_ctrl
clk_ref	rtl/sdram/sdram_fifo_ctrl.v	/^    input             clk_ref,           \/\/SDRAM控制器时钟$/;"	p	module:sdram_fifo_ctrl
clk_src_is_pll	sim/tb/altera_mf.v	/^    parameter clk_src_is_pll = "off";$/;"	c	module:altlvds_rx
clk_src_is_pll	sim/tb/altera_mf.v	/^    parameter clk_src_is_pll = "off";$/;"	c	module:altlvds_tx
clk_time_delay	sim/tb/altera_mf.v	/^    input clk_time_delay, m_time_delay, n_time_delay;$/;"	p	function:MF_stratix_pll.counter_time_delay
clk_time_delay	sim/tb/altera_mf.v	/^    integer clk_time_delay, m_time_delay, n_time_delay;$/;"	r	function:MF_stratix_pll.counter_time_delay
clk_tmp	sim/tb/altera_mf.v	/^    wire [4:0] clk_tmp, clk_out_pfd;$/;"	n	module:MF_cycloneiii_pll
clk_tmp	sim/tb/altera_mf.v	/^    wire [4:0] clk_tmp, clk_out_pfd;$/;"	n	module:MF_cycloneiiigl_pll
clk_tmp	sim/tb/altera_mf.v	/^    wire [5:0] clk_tmp;$/;"	n	module:MF_stratixii_pll
clk_tmp	sim/tb/altera_mf.v	/^    wire [9:0] clk_tmp, clk_out_pfd;$/;"	n	module:MF_stratixiii_pll
clk_tmp	sim/tb/altera_mf.v	/^wire[9:0] clk_tmp;$/;"	n	module:altpll
clk_wire	sim/tb/altera_mf.v	/^wire[9:0] clk_wire;$/;"	n	module:altpll
clk_write0	rtl/sdram/new 1.v	/^    input             clk_write0,        \/\/写端口FIFO: 写时钟 $/;"	p	module:sdram_fifo_ctrl
clk_write0	rtl/sdram/sdram_fifo_ctrl.v	/^    input             clk_write0,        \/\/写端口FIFO0: 写时钟 $/;"	p	module:sdram_fifo_ctrl
clk_write1	rtl/sdram/new 1.v	/^    input             clk_write1,        \/\/写端口FIFO: 写时钟 $/;"	p	module:sdram_fifo_ctrl
clk_write1	rtl/sdram/sdram_fifo_ctrl.v	/^    input             clk_write1,        \/\/写端口FIFO1: 写时钟 $/;"	p	module:sdram_fifo_ctrl
clkbad	sim/tb/altera_mf.v	/^    output [1:0] clkbad;$/;"	p	module:MF_cycloneiii_pll
clkbad	sim/tb/altera_mf.v	/^    output [1:0] clkbad;$/;"	p	module:MF_cycloneiiigl_pll
clkbad	sim/tb/altera_mf.v	/^    output [1:0] clkbad;$/;"	p	module:MF_stratix_pll
clkbad	sim/tb/altera_mf.v	/^    output [1:0] clkbad;$/;"	p	module:MF_stratixii_pll
clkbad	sim/tb/altera_mf.v	/^    output [1:0] clkbad;$/;"	p	module:MF_stratixiii_pll
clkbad	sim/tb/altera_mf.v	/^output        [1:0] clkbad;$/;"	p	module:altpll
clkbad_wire	sim/tb/altera_mf.v	/^wire[1:0] clkbad_wire;$/;"	n	module:altpll
clken	sim/tb/altera_mf.v	/^    input clken;                    \/\/ Clock enable for the clock port$/;"	p	module:altshift_taps
clken	sim/tb/altera_mf.v	/^    input clken;                \/\/ Default = 1$/;"	p	module:altaccumulate
clken	sim/tb/altera_mf.v	/^    input clken;                \/\/ Default = 1$/;"	p	module:parallel_add
clken	sim/tb/altera_mf.v	/^    tri1 clken;$/;"	n	module:altshift_taps
clken	sim/tb/altera_mf.v	/^    tri1 clken;$/;"	n	module:altsquare
clken_int	sim/tb/altera_mf.v	/^    tri1 clken_int;$/;"	n	module:altaccumulate
clken_int	sim/tb/altera_mf.v	/^    tri1 clken_int;$/;"	n	module:parallel_add
clkena	sim/tb/altera_mf.v	/^    input [5:0] clkena;$/;"	p	module:MF_stratix_pll
clkena	sim/tb/altera_mf.v	/^input       [5:0] clkena;$/;"	p	module:altpll
clkena0_ipd	sim/tb/altera_mf.v	/^    wire clkena0_ipd;$/;"	n	module:MF_stratix_pll
clkena1_ipd	sim/tb/altera_mf.v	/^    wire clkena1_ipd;$/;"	n	module:MF_stratix_pll
clkena2_ipd	sim/tb/altera_mf.v	/^    wire clkena2_ipd;$/;"	n	module:MF_stratix_pll
clkena3_ipd	sim/tb/altera_mf.v	/^    wire clkena3_ipd;$/;"	n	module:MF_stratix_pll
clkena4_ipd	sim/tb/altera_mf.v	/^    wire clkena4_ipd;$/;"	n	module:MF_stratix_pll
clkena5_ipd	sim/tb/altera_mf.v	/^    wire clkena5_ipd;$/;"	n	module:MF_stratix_pll
clkena_pullup	sim/tb/altera_mf.v	/^tri1 [5:0] clkena_pullup;$/;"	n	module:altpll
clkin	sim/tb/altera_mf.v	/^input clkin;$/;"	p	module:stratixv_local_clk_divider
clkloss	sim/tb/altera_mf.v	/^    output clkloss;$/;"	p	module:MF_stratix_pll
clkloss	sim/tb/altera_mf.v	/^    output clkloss;$/;"	p	module:MF_stratixii_pll
clkloss	sim/tb/altera_mf.v	/^output        clkloss;$/;"	p	module:altpll
clkloss_tmp	sim/tb/altera_mf.v	/^    reg clkloss_tmp;$/;"	r	module:MF_stratix_pll
clkloss_tmp	sim/tb/altera_mf.v	/^    reg clkloss_tmp;$/;"	r	module:MF_stratixii_pll
clkloss_wire	sim/tb/altera_mf.v	/^wire clkloss_wire;$/;"	n	module:altpll
clkout_tmp	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] clkout_tmp;$/;"	r	module:stratixgx_dpa_lvds_rx
clkswitch	sim/tb/altera_mf.v	/^    input clkswitch;$/;"	p	module:MF_cycloneiii_pll
clkswitch	sim/tb/altera_mf.v	/^    input clkswitch;$/;"	p	module:MF_cycloneiiigl_pll
clkswitch	sim/tb/altera_mf.v	/^    input clkswitch;$/;"	p	module:MF_stratix_pll
clkswitch	sim/tb/altera_mf.v	/^    input clkswitch;$/;"	p	module:MF_stratixii_pll
clkswitch	sim/tb/altera_mf.v	/^    input clkswitch;$/;"	p	module:MF_stratixiii_pll
clkswitch	sim/tb/altera_mf.v	/^input       clkswitch;$/;"	p	module:altpll
clkswitch_ipd	sim/tb/altera_mf.v	/^    wire clkswitch_ipd;$/;"	n	module:MF_cycloneiiigl_pll
clkswitch_ipd	sim/tb/altera_mf.v	/^    wire clkswitch_ipd;$/;"	n	module:MF_stratix_pll
clkswitch_ipd	sim/tb/altera_mf.v	/^    wire clkswitch_ipd;$/;"	n	module:MF_stratixii_pll
clkswitch_pulldown	sim/tb/altera_mf.v	/^tri0 clkswitch_pulldown;$/;"	n	module:altpll
clock	sim/tb/altera_mf.v	/^        input   clock;$/;"	p	module:alt_cal
clock	sim/tb/altera_mf.v	/^        input   clock;$/;"	p	module:alt_cal_av
clock	sim/tb/altera_mf.v	/^        input   clock;$/;"	p	module:alt_cal_c3gxb
clock	sim/tb/altera_mf.v	/^        input   clock;$/;"	p	module:alt_cal_mm
clock	sim/tb/altera_mf.v	/^        input   clock;$/;"	p	module:alt_cal_sv
clock	sim/tb/altera_mf.v	/^    input  clock;$/;"	p	module:a_graycounter
clock	sim/tb/altera_mf.v	/^    input  clock;$/;"	p	module:scfifo
clock	sim/tb/altera_mf.v	/^    input clock;                    \/\/ Positive-edge triggered clock$/;"	p	module:altshift_taps
clock	sim/tb/altera_mf.v	/^    input clock;                \/\/ Required port$/;"	p	module:altaccumulate
clock	sim/tb/altera_mf.v	/^    input clock;                \/\/ Required port$/;"	p	module:parallel_add
clock	sim/tb/altera_mf.v	/^    input clock;$/;"	p	module:altfp_mult
clock	sim/tb/altera_mf.v	/^    input clock;$/;"	p	module:altsquare
clock	sim/tb/altera_mf.v	/^    input clock;$/;"	p	module:dcfifo_dffpipe
clock	sim/tb/altera_mf.v	/^    input clock;$/;"	p	module:dcfifo_fefifo
clock	sim/tb/altera_mf.v	/^    tri1 clock;$/;"	n	module:altsquare
clock0	sim/tb/altera_mf.v	/^    input  clock0;$/;"	p	module:altsyncram
clock0	sim/tb/altera_mf.v	/^    input clock0;$/;"	p	module:altmult_accum
clock0	sim/tb/altera_mf.v	/^    input clock0;$/;"	p	module:altmult_add
clock0	sim/tb/altera_mf.v	/^    tri1 clock0;$/;"	n	module:altsyncram
clock0	sim/tb/altera_mf.v	/^output clock0;$/;"	p	module:altclklock
clock0	sim/tb/altera_mf.v	/^reg clock0;$/;"	r	module:altclklock
clock0_boost	sim/tb/altera_mf.v	/^parameter clock0_boost = 1;$/;"	c	module:altclklock
clock0_divide	sim/tb/altera_mf.v	/^parameter clock0_divide = 1;$/;"	c	module:altclklock
clock0_settings	sim/tb/altera_mf.v	/^parameter clock0_settings = "UNUSED";$/;"	c	module:altclklock
clock0_time_delay	sim/tb/altera_mf.v	/^parameter clock0_time_delay = "0";$/;"	c	module:altclklock
clock1	sim/tb/altera_mf.v	/^    input  clock1;$/;"	p	module:altsyncram
clock1	sim/tb/altera_mf.v	/^    input clock1;$/;"	p	module:altmult_accum
clock1	sim/tb/altera_mf.v	/^    input clock1;$/;"	p	module:altmult_add
clock1	sim/tb/altera_mf.v	/^output clock1;$/;"	p	module:altclklock
clock1	sim/tb/altera_mf.v	/^reg clock1;$/;"	r	module:altclklock
clock1_boost	sim/tb/altera_mf.v	/^parameter clock1_boost = 1;$/;"	c	module:altclklock
clock1_divide	sim/tb/altera_mf.v	/^parameter clock1_divide = 1;$/;"	c	module:altclklock
clock1_settings	sim/tb/altera_mf.v	/^parameter clock1_settings = "UNUSED";$/;"	c	module:altclklock
clock1_time_delay	sim/tb/altera_mf.v	/^parameter clock1_time_delay = "0";$/;"	c	module:altclklock
clock2	sim/tb/altera_mf.v	/^    input clock2;$/;"	p	module:altmult_accum
clock2	sim/tb/altera_mf.v	/^    input clock2;$/;"	p	module:altmult_add
clock2	sim/tb/altera_mf.v	/^output clock2;$/;"	p	module:altclklock
clock2	sim/tb/altera_mf.v	/^reg clock2;$/;"	r	module:altclklock
clock2_boost	sim/tb/altera_mf.v	/^parameter clock2_boost = 1;$/;"	c	module:altclklock
clock2_divide	sim/tb/altera_mf.v	/^parameter clock2_divide = 1;$/;"	c	module:altclklock
clock2_settings	sim/tb/altera_mf.v	/^parameter clock2_settings = "UNUSED";$/;"	c	module:altclklock
clock2_time_delay	sim/tb/altera_mf.v	/^parameter clock2_time_delay = "0";$/;"	c	module:altclklock
clock3	sim/tb/altera_mf.v	/^    input clock3;$/;"	p	module:altmult_accum
clock3	sim/tb/altera_mf.v	/^    input clock3;$/;"	p	module:altmult_add
clock_25m	sim/tb/sdram_tb.v	/^reg         clock_25m;$/;"	r	module:sdram_tb
clock_50m	sim/tb/sdram_tb.v	/^reg         clock_50m;                    \/\/50Mhz????$/;"	r	module:sdram_tb
clock_enable_core_a	sim/tb/altera_mf.v	/^    parameter clock_enable_core_a = "USE_INPUT_CLKEN";$/;"	c	module:altsyncram
clock_enable_core_b	sim/tb/altera_mf.v	/^    parameter clock_enable_core_b = "USE_INPUT_CLKEN";$/;"	c	module:altsyncram
clock_enable_input_a	sim/tb/altera_mf.v	/^    parameter clock_enable_input_a  = "NORMAL";$/;"	c	module:altsyncram
clock_enable_input_b	sim/tb/altera_mf.v	/^    parameter clock_enable_input_b  = "NORMAL";$/;"	c	module:altsyncram
clock_enable_output_a	sim/tb/altera_mf.v	/^    parameter clock_enable_output_a = "NORMAL";$/;"	c	module:altsyncram
clock_enable_output_b	sim/tb/altera_mf.v	/^    parameter clock_enable_output_b = "NORMAL";$/;"	c	module:altsyncram
clock_ext	sim/tb/altera_mf.v	/^output clock_ext;$/;"	p	module:altclklock
clock_ext	sim/tb/altera_mf.v	/^reg clock_ext;$/;"	r	module:altclklock
clock_ext_boost	sim/tb/altera_mf.v	/^parameter clock_ext_boost = 1;$/;"	c	module:altclklock
clock_ext_divide	sim/tb/altera_mf.v	/^parameter clock_ext_divide = 1;$/;"	c	module:altclklock
clock_ext_settings	sim/tb/altera_mf.v	/^parameter clock_ext_settings = "UNUSED";$/;"	c	module:altclklock
clock_ext_time_delay	sim/tb/altera_mf.v	/^parameter clock_ext_time_delay = "0";$/;"	c	module:altclklock
clock_tck	sim/tb/altera_mf.v	/^    task clock_tck;$/;"	t	module:signal_gen
clock_tck_tsk	sim/tb/altera_mf.v	/^        begin : clock_tck_tsk$/;"	b	task:signal_gen.clock_tck
clocken0	sim/tb/altera_mf.v	/^    input  clocken0;$/;"	p	module:altsyncram
clocken0	sim/tb/altera_mf.v	/^    tri1 clocken0;$/;"	n	module:altsyncram
clocken1	sim/tb/altera_mf.v	/^    input  clocken1;$/;"	p	module:altsyncram
clocken1	sim/tb/altera_mf.v	/^    tri1 clocken1;$/;"	n	module:altsyncram
clocken2	sim/tb/altera_mf.v	/^    input  clocken2;$/;"	p	module:altsyncram
clocken2	sim/tb/altera_mf.v	/^    tri1 clocken2;$/;"	n	module:altsyncram
clocken3	sim/tb/altera_mf.v	/^    input  clocken3;$/;"	p	module:altsyncram
clocken3	sim/tb/altera_mf.v	/^    tri1 clocken3;$/;"	n	module:altsyncram
clocks_are_synchronized	sim/tb/altera_mf.v	/^    parameter clocks_are_synchronized = "FALSE";$/;"	c	module:dcfifo
clocks_are_synchronized	sim/tb/altera_mf.v	/^    parameter clocks_are_synchronized = "FALSE";$/;"	c	module:dcfifo_low_latency
clocks_are_synchronized	sim/tb/altera_mf.v	/^    parameter clocks_are_synchronized = "FALSE";$/;"	c	module:dcfifo_mixed_widths
closest_vco_step_value	sim/tb/altera_mf.v	/^        integer closest_vco_step_value;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
closest_vco_step_value	sim/tb/altera_mf.v	/^        integer closest_vco_step_value;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
closest_vco_step_value	sim/tb/altera_mf.v	/^        integer closest_vco_step_value;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
clr	sim/tb/altera_mf.v	/^    input    clr;$/;"	p	module:sld_signaltap
clrn	sim/tb/altera_mf.v	/^    input    clrn;$/;"	p	module:altsource_probe
clrn	sim/tb/altera_mf.v	/^    input clrn;$/;"	p	module:MF_pll_reg
clrn	sim/tb/altera_mf.v	/^    input clrn;$/;"	p	module:dffp
clrn	sim/tb/altera_mf.v	/^    tri1 prn, clrn, ena;$/;"	n	module:MF_pll_reg
clrn	sim/tb/altera_mf.v	/^    tri1 prn, clrn, ena;$/;"	n	module:dffp
cmd_data	rtl/ft60x_top.v	/^reg [31:0] cmd_data[0:1];$/;"	r	module:ft60x_top
cmos_data_t	rtl/ov5640/OV5640_capture_data.v	/^reg    [15:0]   cmos_data_t    ;             \/\/用于8位转16位的临时寄存器$/;"	r	module:OV5640_capture_data
cmos_frame_data	rtl/ov5640/OV5640_capture_data.v	/^    output       [15:0]   cmos_frame_data    \/\/有效数据        $/;"	p	module:OV5640_capture_data
cmos_frame_data	rtl/ov5640/ov5640_dri.v	/^    output  [15:0]  cmos_frame_data    \/\/有效数据  $/;"	p	module:ov5640_dri
cmos_frame_href	rtl/ov5640/OV5640_capture_data.v	/^    output                cmos_frame_href ,  \/\/行有效信号$/;"	p	module:OV5640_capture_data
cmos_frame_href	rtl/ov5640/ov5640_dri.v	/^    output          cmos_frame_href ,  \/\/行有效信号$/;"	p	module:ov5640_dri
cmos_frame_valid	rtl/ov5640/OV5640_capture_data.v	/^    output                cmos_frame_valid,  \/\/数据有效使能信号$/;"	p	module:OV5640_capture_data
cmos_frame_valid	rtl/ov5640/ov5640_dri.v	/^    output          cmos_frame_valid,  \/\/数据有效使能信号$/;"	p	module:ov5640_dri
cmos_frame_vsync	rtl/ov5640/OV5640_capture_data.v	/^    output                cmos_frame_vsync,  \/\/帧有效信号    $/;"	p	module:OV5640_capture_data
cmos_frame_vsync	rtl/ov5640/ov5640_dri.v	/^    output          cmos_frame_vsync,  \/\/帧有效信号    $/;"	p	module:ov5640_dri
cmos_h_pixel	rtl/dual_ov5640_lcd.v	/^wire [12:0] cmos_h_pixel   ;  \/\/CMOS水平方向像素个数 $/;"	n	module:dual_ov5640_lcd
cmos_h_pixel	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    input        [12:0]  cmos_h_pixel ,$/;"	p	module:i2c_ov5640_rgb565_cfg
cmos_h_pixel	rtl/ov5640/ov5640_dri.v	/^    input    [12:0] cmos_h_pixel    ,  \/\/水平方向分辨率$/;"	p	module:ov5640_dri
cmos_h_pixel	rtl/ov5640/picture_size.v	/^    output  reg [12:0] cmos_h_pixel,$/;"	p	module:picture_size
cmos_ps_cnt	rtl/ov5640/OV5640_capture_data.v	/^reg    [3:0]    cmos_ps_cnt    ;             \/\/等待帧数稳定计数器$/;"	r	module:OV5640_capture_data
cmos_v_pixel	rtl/dual_ov5640_lcd.v	/^wire [12:0] cmos_v_pixel   ;  \/\/CMOS垂直方向像素个数$/;"	n	module:dual_ov5640_lcd
cmos_v_pixel	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    input        [12:0]  cmos_v_pixel ,$/;"	p	module:i2c_ov5640_rgb565_cfg
cmos_v_pixel	rtl/ov5640/ov5640_dri.v	/^    input    [12:0] cmos_v_pixel    ,  \/\/垂直方向分辨率$/;"	p	module:ov5640_dri
cmos_v_pixel	rtl/ov5640/picture_size.v	/^    output  reg [12:0] cmos_v_pixel,   $/;"	p	module:picture_size
cnt	rtl/ov5640/i2c_dri.v	/^reg    [ 6:0]  cnt         ;                     \/\/ 计数$/;"	r	module:i2c_dri
cnt	sim/tb/altera_mf.v	/^    reg [width-1:0] cnt;$/;"	r	module:a_graycounter
cnt	sim/tb/altera_mf.v	/^reg[4:0] cnt;$/;"	r	module:stratixv_local_clk_divider
cnt_10m	rtl/lcd/clk_div.v	/^reg  [2:0]  cnt_10m;$/;"	r	module:clk_div
cnt_10m	sim/tb/lcd/clk_div.v	/^reg  [2:0]  cnt_10m;$/;"	r	module:clk_div
cnt_200us	rtl/sdram/sdram_ctrl.v	/^reg [14:0] cnt_200us;                   \/\/SDRAM 上电稳定期200us计数器$/;"	r	module:sdram_ctrl
cnt_clk	rtl/sdram/sdram_cmd.v	/^    input      [ 9:0] cnt_clk,          \/\/延时计数器 $/;"	p	module:sdram_cmd
cnt_clk	rtl/sdram/sdram_controller.v	/^wire [9:0] cnt_clk;                 \/\/ 延时计数器$/;"	n	module:sdram_controller
cnt_clk	rtl/sdram/sdram_ctrl.v	/^    output reg [9:0] cnt_clk,	        \/\/时钟计数器$/;"	p	module:sdram_ctrl
cnt_clk	rtl/sdram/sdram_data.v	/^    input   [ 9:0]    cnt_clk,          \/\/时钟计数$/;"	p	module:sdram_data
cnt_en	sim/tb/altera_mf.v	/^    input  cnt_en;$/;"	p	module:a_graycounter
cnt_en	sim/tb/altera_mf.v	/^    tri1 cnt_en;$/;"	n	module:a_graycounter
cnt_h	rtl/lcd/lcd_driver.v	/^reg  [10:0] cnt_h;$/;"	r	module:lcd_driver
cnt_h	sim/tb/lcd/lcd_driver.v	/^reg  [10:0] cnt_h;$/;"	r	module:lcd_driver
cnt_mod	sim/tb/altera_mf.v	/^    integer cnt_mod;$/;"	r	module:dcfifo_low_latency
cnt_mod	sim/tb/altera_mf.v	/^    integer cnt_mod;$/;"	r	module:dcfifo_sync
cnt_mod_r	sim/tb/altera_mf.v	/^    integer cnt_mod_r;$/;"	r	module:dcfifo_low_latency
cnt_refresh	rtl/sdram/sdram_ctrl.v	/^reg [10:0] cnt_refresh;	                \/\/刷新计数寄存器$/;"	r	module:sdram_ctrl
cnt_rst_n	rtl/sdram/sdram_ctrl.v	/^reg        cnt_rst_n;		            \/\/延时计数器复位信号，低有效	$/;"	r	module:sdram_ctrl
cnt_v	rtl/lcd/lcd_driver.v	/^reg  [10:0] cnt_v;$/;"	r	module:lcd_driver
cnt_v	sim/tb/lcd/lcd_driver.v	/^reg  [10:0] cnt_v;$/;"	r	module:lcd_driver
cntr_e0_delay	sim/tb/altera_mf.v	/^    wire [31:0] cntr_e0_delay;$/;"	n	module:MF_stratix_pll
cntr_e0_initial	sim/tb/altera_mf.v	/^    wire [31:0] cntr_e0_initial;$/;"	n	module:MF_stratix_pll
cntr_e1_delay	sim/tb/altera_mf.v	/^    wire [31:0] cntr_e1_delay;$/;"	n	module:MF_stratix_pll
cntr_e1_initial	sim/tb/altera_mf.v	/^    wire [31:0] cntr_e1_initial;$/;"	n	module:MF_stratix_pll
cntr_e2_delay	sim/tb/altera_mf.v	/^    wire [31:0] cntr_e2_delay;$/;"	n	module:MF_stratix_pll
cntr_e2_initial	sim/tb/altera_mf.v	/^    wire [31:0] cntr_e2_initial;$/;"	n	module:MF_stratix_pll
cntr_e3_delay	sim/tb/altera_mf.v	/^    wire [31:0] cntr_e3_delay;$/;"	n	module:MF_stratix_pll
cntr_e3_initial	sim/tb/altera_mf.v	/^    wire [31:0] cntr_e3_initial;$/;"	n	module:MF_stratix_pll
cntr_name	sim/tb/altera_mf.v	/^    input [8*2:1] cntr_name;$/;"	p	function:MF_cycloneiii_pll.display_msg
cntr_name	sim/tb/altera_mf.v	/^    input [8*2:1] cntr_name;$/;"	p	function:MF_cycloneiiigl_pll.display_msg
cntr_name	sim/tb/altera_mf.v	/^    input [8*2:1] cntr_name;$/;"	p	function:MF_stratixii_pll.display_msg
cntr_name	sim/tb/altera_mf.v	/^    input [8*2:1] cntr_name;$/;"	p	function:MF_stratixiii_pll.display_msg
co	sim/tb/altera_mf.v	/^        reg co; \/\/ temporary storage to store the carry out bit$/;"	r	task:altfp_mult.add_bits
coef0_0	sim/tb/altera_mf.v	/^	parameter coef0_0 = 0;$/;"	c	module:altmult_accum
coef0_0	sim/tb/altera_mf.v	/^	parameter coef0_0 = 0;$/;"	c	module:altmult_add
coef0_1	sim/tb/altera_mf.v	/^	parameter coef0_1 = 0;$/;"	c	module:altmult_accum
coef0_1	sim/tb/altera_mf.v	/^	parameter coef0_1 = 0;$/;"	c	module:altmult_add
coef0_2	sim/tb/altera_mf.v	/^	parameter coef0_2 = 0;$/;"	c	module:altmult_accum
coef0_2	sim/tb/altera_mf.v	/^	parameter coef0_2 = 0;$/;"	c	module:altmult_add
coef0_3	sim/tb/altera_mf.v	/^	parameter coef0_3 = 0;$/;"	c	module:altmult_accum
coef0_3	sim/tb/altera_mf.v	/^	parameter coef0_3 = 0;$/;"	c	module:altmult_add
coef0_4	sim/tb/altera_mf.v	/^	parameter coef0_4 = 0;$/;"	c	module:altmult_accum
coef0_4	sim/tb/altera_mf.v	/^	parameter coef0_4 = 0;$/;"	c	module:altmult_add
coef0_5	sim/tb/altera_mf.v	/^	parameter coef0_5 = 0;$/;"	c	module:altmult_accum
coef0_5	sim/tb/altera_mf.v	/^	parameter coef0_5 = 0;$/;"	c	module:altmult_add
coef0_6	sim/tb/altera_mf.v	/^	parameter coef0_6 = 0;$/;"	c	module:altmult_accum
coef0_6	sim/tb/altera_mf.v	/^	parameter coef0_6 = 0;$/;"	c	module:altmult_add
coef0_7	sim/tb/altera_mf.v	/^	parameter coef0_7 = 0;$/;"	c	module:altmult_accum
coef0_7	sim/tb/altera_mf.v	/^	parameter coef0_7 = 0;$/;"	c	module:altmult_add
coef1_0	sim/tb/altera_mf.v	/^	parameter coef1_0 = 0;$/;"	c	module:altmult_accum
coef1_0	sim/tb/altera_mf.v	/^	parameter coef1_0 = 0;$/;"	c	module:altmult_add
coef1_1	sim/tb/altera_mf.v	/^	parameter coef1_1 = 0;$/;"	c	module:altmult_accum
coef1_1	sim/tb/altera_mf.v	/^	parameter coef1_1 = 0;$/;"	c	module:altmult_add
coef1_2	sim/tb/altera_mf.v	/^	parameter coef1_2 = 0;$/;"	c	module:altmult_accum
coef1_2	sim/tb/altera_mf.v	/^	parameter coef1_2 = 0;$/;"	c	module:altmult_add
coef1_3	sim/tb/altera_mf.v	/^	parameter coef1_3 = 0;$/;"	c	module:altmult_accum
coef1_3	sim/tb/altera_mf.v	/^	parameter coef1_3 = 0;$/;"	c	module:altmult_add
coef1_4	sim/tb/altera_mf.v	/^	parameter coef1_4 = 0;$/;"	c	module:altmult_accum
coef1_4	sim/tb/altera_mf.v	/^	parameter coef1_4 = 0;$/;"	c	module:altmult_add
coef1_5	sim/tb/altera_mf.v	/^	parameter coef1_5 = 0;$/;"	c	module:altmult_accum
coef1_5	sim/tb/altera_mf.v	/^	parameter coef1_5 = 0;$/;"	c	module:altmult_add
coef1_6	sim/tb/altera_mf.v	/^	parameter coef1_6 = 0;$/;"	c	module:altmult_accum
coef1_6	sim/tb/altera_mf.v	/^	parameter coef1_6 = 0;$/;"	c	module:altmult_add
coef1_7	sim/tb/altera_mf.v	/^	parameter coef1_7 = 0;$/;"	c	module:altmult_accum
coef1_7	sim/tb/altera_mf.v	/^	parameter coef1_7 = 0;$/;"	c	module:altmult_add
coef2_0	sim/tb/altera_mf.v	/^	parameter coef2_0 = 0;$/;"	c	module:altmult_accum
coef2_0	sim/tb/altera_mf.v	/^	parameter coef2_0 = 0;$/;"	c	module:altmult_add
coef2_1	sim/tb/altera_mf.v	/^	parameter coef2_1 = 0;$/;"	c	module:altmult_accum
coef2_1	sim/tb/altera_mf.v	/^	parameter coef2_1 = 0;$/;"	c	module:altmult_add
coef2_2	sim/tb/altera_mf.v	/^	parameter coef2_2 = 0;$/;"	c	module:altmult_accum
coef2_2	sim/tb/altera_mf.v	/^	parameter coef2_2 = 0;$/;"	c	module:altmult_add
coef2_3	sim/tb/altera_mf.v	/^	parameter coef2_3 = 0;$/;"	c	module:altmult_accum
coef2_3	sim/tb/altera_mf.v	/^	parameter coef2_3 = 0;$/;"	c	module:altmult_add
coef2_4	sim/tb/altera_mf.v	/^	parameter coef2_4 = 0;$/;"	c	module:altmult_accum
coef2_4	sim/tb/altera_mf.v	/^	parameter coef2_4 = 0;$/;"	c	module:altmult_add
coef2_5	sim/tb/altera_mf.v	/^	parameter coef2_5 = 0;$/;"	c	module:altmult_accum
coef2_5	sim/tb/altera_mf.v	/^	parameter coef2_5 = 0;$/;"	c	module:altmult_add
coef2_6	sim/tb/altera_mf.v	/^	parameter coef2_6 = 0;$/;"	c	module:altmult_accum
coef2_6	sim/tb/altera_mf.v	/^	parameter coef2_6 = 0;$/;"	c	module:altmult_add
coef2_7	sim/tb/altera_mf.v	/^	parameter coef2_7 = 0;$/;"	c	module:altmult_accum
coef2_7	sim/tb/altera_mf.v	/^	parameter coef2_7 = 0;$/;"	c	module:altmult_add
coef3_0	sim/tb/altera_mf.v	/^	parameter coef3_0 = 0;$/;"	c	module:altmult_accum
coef3_0	sim/tb/altera_mf.v	/^	parameter coef3_0 = 0;$/;"	c	module:altmult_add
coef3_1	sim/tb/altera_mf.v	/^	parameter coef3_1 = 0;$/;"	c	module:altmult_accum
coef3_1	sim/tb/altera_mf.v	/^	parameter coef3_1 = 0;$/;"	c	module:altmult_add
coef3_2	sim/tb/altera_mf.v	/^	parameter coef3_2 = 0;$/;"	c	module:altmult_accum
coef3_2	sim/tb/altera_mf.v	/^	parameter coef3_2 = 0;$/;"	c	module:altmult_add
coef3_3	sim/tb/altera_mf.v	/^	parameter coef3_3 = 0;$/;"	c	module:altmult_accum
coef3_3	sim/tb/altera_mf.v	/^	parameter coef3_3 = 0;$/;"	c	module:altmult_add
coef3_4	sim/tb/altera_mf.v	/^	parameter coef3_4 = 0;$/;"	c	module:altmult_accum
coef3_4	sim/tb/altera_mf.v	/^	parameter coef3_4 = 0;$/;"	c	module:altmult_add
coef3_5	sim/tb/altera_mf.v	/^	parameter coef3_5 = 0;$/;"	c	module:altmult_accum
coef3_5	sim/tb/altera_mf.v	/^	parameter coef3_5 = 0;$/;"	c	module:altmult_add
coef3_6	sim/tb/altera_mf.v	/^	parameter coef3_6 = 0;$/;"	c	module:altmult_accum
coef3_6	sim/tb/altera_mf.v	/^	parameter coef3_6 = 0;$/;"	c	module:altmult_add
coef3_7	sim/tb/altera_mf.v	/^	parameter coef3_7 = 0;$/;"	c	module:altmult_accum
coef3_7	sim/tb/altera_mf.v	/^	parameter coef3_7 = 0;$/;"	c	module:altmult_add
coeffsel_a_int	sim/tb/altera_mf.v	/^	tri0 [2:0]coeffsel_a_int;$/;"	n	module:altmult_add
coeffsel_a_pre	sim/tb/altera_mf.v	/^    wire [26:0] coeffsel_a_pre;$/;"	n	module:altmult_add
coeffsel_a_reg	sim/tb/altera_mf.v	/^    reg [2:0]coeffsel_a_reg;$/;"	r	module:altmult_add
coeffsel_a_wire	sim/tb/altera_mf.v	/^    wire [2:0]coeffsel_a_wire;$/;"	n	module:altmult_add
coeffsel_b_int	sim/tb/altera_mf.v	/^    tri0 [2:0]coeffsel_b_int;$/;"	n	module:altmult_add
coeffsel_b_pre	sim/tb/altera_mf.v	/^    wire [26:0] coeffsel_b_pre;$/;"	n	module:altmult_add
coeffsel_b_reg	sim/tb/altera_mf.v	/^    reg [2:0]coeffsel_b_reg;$/;"	r	module:altmult_add
coeffsel_b_wire	sim/tb/altera_mf.v	/^    wire [2:0]coeffsel_b_wire;$/;"	n	module:altmult_add
coeffsel_c_int	sim/tb/altera_mf.v	/^    tri0 [2:0]coeffsel_c_int;$/;"	n	module:altmult_add
coeffsel_c_pre	sim/tb/altera_mf.v	/^    wire [26:0] coeffsel_c_pre;$/;"	n	module:altmult_add
coeffsel_c_reg	sim/tb/altera_mf.v	/^    reg [2:0]coeffsel_c_reg;$/;"	r	module:altmult_add
coeffsel_c_wire	sim/tb/altera_mf.v	/^    wire [2:0]coeffsel_c_wire;$/;"	n	module:altmult_add
coeffsel_d_int	sim/tb/altera_mf.v	/^    tri0 [2:0]coeffsel_d_int;$/;"	n	module:altmult_add
coeffsel_d_pre	sim/tb/altera_mf.v	/^    wire [26:0] coeffsel_d_pre;$/;"	n	module:altmult_add
coeffsel_d_reg	sim/tb/altera_mf.v	/^    reg [2:0]coeffsel_d_reg;$/;"	r	module:altmult_add
coeffsel_d_wire	sim/tb/altera_mf.v	/^    wire [2:0]coeffsel_d_wire;$/;"	n	module:altmult_add
coeffsela_reg_wire_clk	sim/tb/altera_mf.v	/^    wire coeffsela_reg_wire_clk;$/;"	n	module:altmult_add
coeffsela_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 coeffsela_reg_wire_clr;$/;"	n	module:altmult_add
coeffsela_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 coeffsela_reg_wire_en;$/;"	n	module:altmult_add
coeffselb_reg_wire_clk	sim/tb/altera_mf.v	/^    wire coeffselb_reg_wire_clk;$/;"	n	module:altmult_add
coeffselb_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 coeffselb_reg_wire_clr;$/;"	n	module:altmult_add
coeffselb_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 coeffselb_reg_wire_en;$/;"	n	module:altmult_add
coeffselc_reg_wire_clk	sim/tb/altera_mf.v	/^    wire coeffselc_reg_wire_clk;$/;"	n	module:altmult_add
coeffselc_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 coeffselc_reg_wire_clr;$/;"	n	module:altmult_add
coeffselc_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 coeffselc_reg_wire_en;$/;"	n	module:altmult_add
coeffseld_reg_wire_clk	sim/tb/altera_mf.v	/^    wire coeffseld_reg_wire_clk;$/;"	n	module:altmult_add
coeffseld_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 coeffseld_reg_wire_clr;$/;"	n	module:altmult_add
coeffseld_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 coeffseld_reg_wire_en;$/;"	n	module:altmult_add
coefsel0	sim/tb/altera_mf.v	/^	input [2:0]coefsel0;$/;"	p	module:altmult_accum
coefsel0	sim/tb/altera_mf.v	/^	input [2:0]coefsel0;$/;"	p	module:altmult_add
coefsel0_aclr	sim/tb/altera_mf.v	/^   	parameter coefsel0_aclr	= "ACLR0";$/;"	c	module:altmult_accum
coefsel0_aclr	sim/tb/altera_mf.v	/^   	parameter coefsel0_aclr	= "ACLR0";$/;"	c	module:altmult_add
coefsel0_register	sim/tb/altera_mf.v	/^	parameter coefsel0_register = "CLOCK0";$/;"	c	module:altmult_accum
coefsel0_register	sim/tb/altera_mf.v	/^	parameter coefsel0_register = "CLOCK0";$/;"	c	module:altmult_add
coefsel1	sim/tb/altera_mf.v	/^	input [2:0]coefsel1;$/;"	p	module:altmult_accum
coefsel1	sim/tb/altera_mf.v	/^	input [2:0]coefsel1;$/;"	p	module:altmult_add
coefsel1_aclr	sim/tb/altera_mf.v	/^   	parameter coefsel1_aclr	= "ACLR0";$/;"	c	module:altmult_accum
coefsel1_aclr	sim/tb/altera_mf.v	/^   	parameter coefsel1_aclr	= "ACLR0";$/;"	c	module:altmult_add
coefsel1_register	sim/tb/altera_mf.v	/^  	parameter coefsel1_register	= "CLOCK0";$/;"	c	module:altmult_accum
coefsel1_register	sim/tb/altera_mf.v	/^  	parameter coefsel1_register	= "CLOCK0";$/;"	c	module:altmult_add
coefsel2	sim/tb/altera_mf.v	/^	input [2:0]coefsel2;$/;"	p	module:altmult_accum
coefsel2	sim/tb/altera_mf.v	/^	input [2:0]coefsel2;$/;"	p	module:altmult_add
coefsel2_aclr	sim/tb/altera_mf.v	/^	parameter coefsel2_aclr	= "ACLR0";$/;"	c	module:altmult_accum
coefsel2_aclr	sim/tb/altera_mf.v	/^	parameter coefsel2_aclr	= "ACLR0";$/;"	c	module:altmult_add
coefsel2_register	sim/tb/altera_mf.v	/^  	parameter coefsel2_register	= "CLOCK0";$/;"	c	module:altmult_accum
coefsel2_register	sim/tb/altera_mf.v	/^  	parameter coefsel2_register	= "CLOCK0";$/;"	c	module:altmult_add
coefsel3	sim/tb/altera_mf.v	/^	input [2:0]coefsel3;$/;"	p	module:altmult_accum
coefsel3	sim/tb/altera_mf.v	/^	input [2:0]coefsel3;$/;"	p	module:altmult_add
coefsel3_aclr	sim/tb/altera_mf.v	/^   	parameter coefsel3_aclr	= "ACLR0";$/;"	c	module:altmult_accum
coefsel3_aclr	sim/tb/altera_mf.v	/^   	parameter coefsel3_aclr	= "ACLR0";$/;"	c	module:altmult_add
coefsel3_register	sim/tb/altera_mf.v	/^  	parameter coefsel3_register	= "CLOCK0";$/;"	c	module:altmult_accum
coefsel3_register	sim/tb/altera_mf.v	/^  	parameter coefsel3_register	= "CLOCK0";$/;"	c	module:altmult_add
combout	sim/tb/altera_mf.v	/^output [width-1:0] combout;$/;"	p	module:altddio_bidir
command	.vscode/tasks.json	/^            "command": "ctags --tag-relative --extras=f -R ",$/;"	s	object:tasks.0
comment_with_double_minus_found	sim/tb/altera_mf.v	/^    integer comment_with_double_minus_found;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
comment_with_percent_found	sim/tb/altera_mf.v	/^    integer comment_with_percent_found;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
common_rx_tx	sim/tb/altera_mf.v	/^    parameter common_rx_tx                         = "off";$/;"	c	module:MF_stratixii_pll
common_rx_tx	sim/tb/altera_mf.v	/^    parameter common_rx_tx = "off";$/;"	c	module:MF_stratix_pll
common_rx_tx_pll	sim/tb/altera_mf.v	/^    parameter common_rx_tx_pll = "ON";$/;"	c	module:altlvds_rx
common_rx_tx_pll	sim/tb/altera_mf.v	/^    parameter common_rx_tx_pll = "ON";$/;"	c	module:altlvds_tx
comparator	sim/tb/altera_mf.v	/^    input comparator;$/;"	p	module:MF_stratix_pll
comparator_ipd	sim/tb/altera_mf.v	/^    wire comparator_ipd;$/;"	n	module:MF_stratix_pll
comparator_pulldown	sim/tb/altera_mf.v	/^tri0 comparator_pulldown;$/;"	n	module:altpll
compare_param_name	sim/tb/altera_mf.v	/^    input [8*50:1] compare_param_name; \/\/ parameter name to be looking for in the given_string/;"	p	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
compensate_clock	sim/tb/altera_mf.v	/^    parameter compensate_clock                     = "clk0";$/;"	c	module:MF_stratixii_pll
compensate_clock	sim/tb/altera_mf.v	/^    parameter compensate_clock                     = "clock0";$/;"	c	module:MF_cycloneiii_pll
compensate_clock	sim/tb/altera_mf.v	/^    parameter compensate_clock                     = "clock0";$/;"	c	module:MF_cycloneiiigl_pll
compensate_clock	sim/tb/altera_mf.v	/^    parameter compensate_clock                     = "clock0";$/;"	c	module:MF_stratixiii_pll
compensate_clock	sim/tb/altera_mf.v	/^    parameter compensate_clock = "clk0";$/;"	c	module:MF_stratix_pll
compensate_clock	sim/tb/altera_mf.v	/^parameter   compensate_clock          = "CLK0" ;$/;"	c	module:altpll
conf_data_width	sim/tb/altera_mf.v	/^    parameter    conf_data_width    =    1;$/;"	c	module:altparallel_flash_loader
conf_wait_timer_width	sim/tb/altera_mf.v	/^    parameter    conf_wait_timer_width    =    16;$/;"	c	module:altparallel_flash_loader
configupdate	sim/tb/altera_mf.v	/^    input configupdate;$/;"	p	module:MF_cycloneiii_pll
configupdate	sim/tb/altera_mf.v	/^    input configupdate;$/;"	p	module:MF_cycloneiiigl_pll
configupdate	sim/tb/altera_mf.v	/^    input configupdate;$/;"	p	module:MF_stratixiii_pll
configupdate	sim/tb/altera_mf.v	/^input       configupdate;$/;"	p	module:altpll
configupdate_ipd	sim/tb/altera_mf.v	/^    wire configupdate_ipd;$/;"	n	module:MF_cycloneiiigl_pll
configupdate_pulldown	sim/tb/altera_mf.v	/^tri0 configupdate_pulldown;$/;"	n	module:altpll
contents	sim/tb/altera_mf.v	/^    reg [width-1:0] contents [0:TOTAL_TAP_DISTANCE-1];$/;"	r	module:altshift_taps
conv_char	sim/tb/altera_mf.v	/^    reg [8:1] conv_char;$/;"	r	function:ALTERA_MF_MEMORY_INITIALIZATION.tolower
conv_char	sim/tb/altera_mf.v	/^    reg [8:1] conv_char;$/;"	r	function:MF_cycloneiii_pll.alpha_tolower
conv_char	sim/tb/altera_mf.v	/^    reg [8:1] conv_char;$/;"	r	function:MF_cycloneiiigl_pll.alpha_tolower
conv_char	sim/tb/altera_mf.v	/^    reg [8:1] conv_char;$/;"	r	function:MF_stratix_pll.alpha_tolower
conv_char	sim/tb/altera_mf.v	/^    reg [8:1] conv_char;$/;"	r	function:MF_stratixii_pll.alpha_tolower
conv_char	sim/tb/altera_mf.v	/^    reg [8:1] conv_char;$/;"	r	function:MF_stratixiii_pll.alpha_tolower
conv_char	sim/tb/altera_mf.v	/^reg [8:1] conv_char;$/;"	r	function:altpll.alpha_tolower
conv_error	sim/tb/altera_mf.v	/^  output [number_of_channels-1:0]   conv_error,$/;"	p	module:alt_aeq_s4
convert_hex2ver	sim/tb/altera_mf.v	/^task convert_hex2ver;$/;"	t	module:ALTERA_MF_MEMORY_INITIALIZATION
convert_mif2ver	sim/tb/altera_mf.v	/^task convert_mif2ver;$/;"	t	module:ALTERA_MF_MEMORY_INITIALIZATION
convert_to_ver_file	sim/tb/altera_mf.v	/^task convert_to_ver_file;$/;"	t	module:ALTERA_MF_MEMORY_INITIALIZATION
coreclock_divide_by	sim/tb/altera_mf.v	/^    parameter coreclock_divide_by = 2;$/;"	c	module:altlvds_tx
count	sim/tb/altera_mf.v	/^    integer count, result;$/;"	r	function:MF_cycloneiii_pll.count_digit
count	sim/tb/altera_mf.v	/^    integer count, result;$/;"	r	function:MF_cycloneiiigl_pll.count_digit
count	sim/tb/altera_mf.v	/^    integer count, result;$/;"	r	function:MF_stratix_pll.count_digit
count	sim/tb/altera_mf.v	/^    integer count, result;$/;"	r	function:MF_stratixii_pll.count_digit
count	sim/tb/altera_mf.v	/^    integer count, result;$/;"	r	function:MF_stratixiii_pll.count_digit
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	function:MF_cycloneiii_pll.scale_num
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	function:MF_cycloneiiigl_pll.scale_num
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	function:MF_stratix_pll.scale_num
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	function:MF_stratixii_pll.scale_num
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	function:MF_stratixiii_pll.scale_num
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:MF_cycloneiiigl_m_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:MF_cycloneiiigl_n_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:MF_cycloneiiigl_scale_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:altlvds_tx
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:arm_m_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:arm_n_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:arm_scale_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:cda_m_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:cda_n_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:cda_scale_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:cycloneiiigl_post_divider
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:stratixiii_lvds_rx_dpa
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:stx_m_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:stx_n_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:stx_scale_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:ttn_m_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:ttn_n_cntr
count	sim/tb/altera_mf.v	/^    integer count;$/;"	r	module:ttn_scale_cntr
count	sim/tb/altera_mf.v	/^reg count;$/;"	r	module:stratixv_local_clk_divider
count_digit	sim/tb/altera_mf.v	/^    function integer count_digit;$/;"	f	module:MF_cycloneiii_pll
count_digit	sim/tb/altera_mf.v	/^    function integer count_digit;$/;"	f	module:MF_cycloneiiigl_pll
count_digit	sim/tb/altera_mf.v	/^    function integer count_digit;$/;"	f	module:MF_stratix_pll
count_digit	sim/tb/altera_mf.v	/^    function integer count_digit;$/;"	f	module:MF_stratixii_pll
count_digit	sim/tb/altera_mf.v	/^    function integer count_digit;$/;"	f	module:MF_stratixiii_pll
count_id	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] count_id;$/;"	r	module:scfifo
count_value	sim/tb/altera_mf.v	/^    integer count_value;$/;"	r	module:stratixiii_lvds_rx_dpa
counter_h	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_cycloneiii_pll.counter_low
counter_h	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_cycloneiiigl_pll.counter_low
counter_h	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_stratix_pll.counter_low
counter_h	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_stratixii_pll.counter_low
counter_h	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_stratixiii_pll.counter_low
counter_high	sim/tb/altera_mf.v	/^    function integer counter_high;$/;"	f	module:MF_cycloneiii_pll
counter_high	sim/tb/altera_mf.v	/^    function integer counter_high;$/;"	f	module:MF_cycloneiiigl_pll
counter_high	sim/tb/altera_mf.v	/^    function integer counter_high;$/;"	f	module:MF_stratix_pll
counter_high	sim/tb/altera_mf.v	/^    function integer counter_high;$/;"	f	module:MF_stratixii_pll
counter_high	sim/tb/altera_mf.v	/^    function integer counter_high;$/;"	f	module:MF_stratixiii_pll
counter_initial	sim/tb/altera_mf.v	/^    function integer counter_initial;$/;"	f	module:MF_cycloneiii_pll
counter_initial	sim/tb/altera_mf.v	/^    function integer counter_initial;$/;"	f	module:MF_cycloneiiigl_pll
counter_initial	sim/tb/altera_mf.v	/^    function integer counter_initial;$/;"	f	module:MF_stratix_pll
counter_initial	sim/tb/altera_mf.v	/^    function integer counter_initial;$/;"	f	module:MF_stratixii_pll
counter_initial	sim/tb/altera_mf.v	/^    function integer counter_initial;$/;"	f	module:MF_stratixiii_pll
counter_l	sim/tb/altera_mf.v	/^    integer counter_l, tmp_counter_low;$/;"	r	function:MF_stratixii_pll.counter_low
counter_low	sim/tb/altera_mf.v	/^    function integer counter_low;$/;"	f	module:MF_cycloneiii_pll
counter_low	sim/tb/altera_mf.v	/^    function integer counter_low;$/;"	f	module:MF_cycloneiiigl_pll
counter_low	sim/tb/altera_mf.v	/^    function integer counter_low;$/;"	f	module:MF_stratix_pll
counter_low	sim/tb/altera_mf.v	/^    function integer counter_low;$/;"	f	module:MF_stratixii_pll
counter_low	sim/tb/altera_mf.v	/^    function integer counter_low;$/;"	f	module:MF_stratixiii_pll
counter_mode	sim/tb/altera_mf.v	/^    function [8*6:1] counter_mode;$/;"	f	module:MF_cycloneiii_pll
counter_mode	sim/tb/altera_mf.v	/^    function [8*6:1] counter_mode;$/;"	f	module:MF_cycloneiiigl_pll
counter_mode	sim/tb/altera_mf.v	/^    function [8*6:1] counter_mode;$/;"	f	module:MF_stratix_pll
counter_mode	sim/tb/altera_mf.v	/^    function [8*6:1] counter_mode;$/;"	f	module:MF_stratixii_pll
counter_mode	sim/tb/altera_mf.v	/^    function [8*6:1] counter_mode;$/;"	f	module:MF_stratixiii_pll
counter_ph	sim/tb/altera_mf.v	/^    function integer counter_ph;$/;"	f	module:MF_cycloneiii_pll
counter_ph	sim/tb/altera_mf.v	/^    function integer counter_ph;$/;"	f	module:MF_cycloneiiigl_pll
counter_ph	sim/tb/altera_mf.v	/^    function integer counter_ph;$/;"	f	module:MF_stratix_pll
counter_ph	sim/tb/altera_mf.v	/^    function integer counter_ph;$/;"	f	module:MF_stratixii_pll
counter_ph	sim/tb/altera_mf.v	/^    function integer counter_ph;$/;"	f	module:MF_stratixiii_pll
counter_reset_value	sim/tb/altera_mf.v	/^    real counter_reset_value;$/;"	r	module:stratixiii_lvds_rx_dpa
counter_time_delay	sim/tb/altera_mf.v	/^    function integer counter_time_delay;$/;"	f	module:MF_stratix_pll
cout	sim/tb/altera_mf.v	/^        output cout; \/\/ carry out bit$/;"	p	task:altfp_mult.add_bits
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:MF_cycloneiiigl_m_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:MF_cycloneiiigl_n_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:MF_cycloneiiigl_scale_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:altaccumulate
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:arm_m_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:arm_n_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:arm_scale_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:cda_m_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:cda_n_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:cda_scale_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:cycloneiiigl_post_divider
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:stx_m_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:stx_n_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:stx_scale_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:ttn_m_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:ttn_n_cntr
cout	sim/tb/altera_mf.v	/^    output cout;$/;"	p	module:ttn_scale_cntr
cout	sim/tb/altera_mf.v	/^    reg cout;$/;"	r	module:altfp_mult
cout	sim/tb/altera_mf.v	/^    wire cout;$/;"	n	module:altaccumulate
cout_delayed_wire	sim/tb/altera_mf.v	/^    wire cout_delayed_wire;$/;"	n	module:altaccumulate
cout_int	sim/tb/altera_mf.v	/^    reg cout_int;$/;"	r	module:altaccumulate
cout_int	sim/tb/altera_mf.v	/^    reg cout_int;$/;"	r	module:altmult_accum
cout_int_wire	sim/tb/altera_mf.v	/^    wire cout_int_wire;$/;"	n	module:altaccumulate
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:MF_cycloneiiigl_m_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:MF_cycloneiiigl_n_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:MF_cycloneiiigl_scale_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:arm_m_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:arm_n_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:arm_scale_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:cda_m_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:cda_n_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:cda_scale_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:cycloneiiigl_post_divider
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:stx_m_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:stx_n_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:stx_scale_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:ttn_m_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:ttn_n_cntr
cout_tmp	sim/tb/altera_mf.v	/^    reg cout_tmp;$/;"	r	module:ttn_scale_cntr
cp_curr_bit_setting	sim/tb/altera_mf.v	/^    reg [14:16] cp_curr_bit_setting, cp_curr_old_bit_setting;$/;"	r	module:MF_cycloneiii_pll
cp_curr_bit_setting	sim/tb/altera_mf.v	/^    reg [14:16] cp_curr_bit_setting, cp_curr_old_bit_setting;$/;"	r	module:MF_cycloneiiigl_pll
cp_curr_bit_setting	sim/tb/altera_mf.v	/^    reg [14:16] cp_curr_bit_setting, cp_curr_old_bit_setting;$/;"	r	module:MF_stratixiii_pll
cp_curr_old	sim/tb/altera_mf.v	/^    integer cp_curr_old;$/;"	r	module:MF_cycloneiii_pll
cp_curr_old	sim/tb/altera_mf.v	/^    integer cp_curr_old;$/;"	r	module:MF_cycloneiiigl_pll
cp_curr_old	sim/tb/altera_mf.v	/^    integer cp_curr_old;$/;"	r	module:MF_stratixii_pll
cp_curr_old	sim/tb/altera_mf.v	/^    integer cp_curr_old;$/;"	r	module:MF_stratixiii_pll
cp_curr_old_bit_setting	sim/tb/altera_mf.v	/^    reg [14:16] cp_curr_bit_setting, cp_curr_old_bit_setting;$/;"	r	module:MF_cycloneiii_pll
cp_curr_old_bit_setting	sim/tb/altera_mf.v	/^    reg [14:16] cp_curr_bit_setting, cp_curr_old_bit_setting;$/;"	r	module:MF_cycloneiiigl_pll
cp_curr_old_bit_setting	sim/tb/altera_mf.v	/^    reg [14:16] cp_curr_bit_setting, cp_curr_old_bit_setting;$/;"	r	module:MF_stratixiii_pll
cp_curr_val	sim/tb/altera_mf.v	/^    integer cp_curr_val;$/;"	r	module:MF_cycloneiii_pll
cp_curr_val	sim/tb/altera_mf.v	/^    integer cp_curr_val;$/;"	r	module:MF_cycloneiiigl_pll
cp_curr_val	sim/tb/altera_mf.v	/^    integer cp_curr_val;$/;"	r	module:MF_stratixii_pll
cp_curr_val	sim/tb/altera_mf.v	/^    integer cp_curr_val;$/;"	r	module:MF_stratixiii_pll
crc	sim/tb/altera_mf.v	/^    input    [SLD_NODE_CRC_BITS-1:0]    crc;$/;"	p	module:sld_signaltap
cread_during_write_mode_mixed_ports	sim/tb/altera_mf.v	/^    reg [21*8:0] cread_during_write_mode_mixed_ports;$/;"	r	module:altsyncram
cur_state	rtl/ov5640/i2c_dri.v	/^reg    [ 7:0]  cur_state   ;                     \/\/ 状态机当前状态$/;"	r	module:i2c_dri
current_clk_is_bad	sim/tb/altera_mf.v	/^    reg current_clk_is_bad;$/;"	r	module:MF_cycloneiii_pll
current_clk_is_bad	sim/tb/altera_mf.v	/^    reg current_clk_is_bad;$/;"	r	module:MF_cycloneiiigl_pll
current_clk_is_bad	sim/tb/altera_mf.v	/^    reg current_clk_is_bad;$/;"	r	module:MF_stratix_pll
current_clk_is_bad	sim/tb/altera_mf.v	/^    reg current_clk_is_bad;$/;"	r	module:MF_stratixii_pll
current_clk_is_bad	sim/tb/altera_mf.v	/^    reg current_clk_is_bad;$/;"	r	module:MF_stratixiii_pll
current_clock	sim/tb/altera_mf.v	/^    integer current_clock;$/;"	r	module:MF_cycloneiii_pll
current_clock	sim/tb/altera_mf.v	/^    integer current_clock;$/;"	r	module:MF_cycloneiiigl_pll
current_clock	sim/tb/altera_mf.v	/^    integer current_clock;$/;"	r	module:MF_stratix_pll
current_clock	sim/tb/altera_mf.v	/^    integer current_clock;$/;"	r	module:MF_stratixii_pll
current_clock	sim/tb/altera_mf.v	/^    integer current_clock;$/;"	r	module:MF_stratixiii_pll
current_clock_man	sim/tb/altera_mf.v	/^    integer current_clock_man;$/;"	r	module:MF_cycloneiii_pll
current_clock_man	sim/tb/altera_mf.v	/^    integer current_clock_man;$/;"	r	module:MF_cycloneiiigl_pll
current_clock_man	sim/tb/altera_mf.v	/^    integer current_clock_man;$/;"	r	module:MF_stratixiii_pll
cyc0	sim/tb/altera_mf.v	/^integer cyc0;$/;"	r	module:altclklock
cyc1	sim/tb/altera_mf.v	/^integer cyc1;$/;"	r	module:altclklock
cyc2	sim/tb/altera_mf.v	/^integer cyc2;$/;"	r	module:altclklock
cyc_ext	sim/tb/altera_mf.v	/^integer cyc_ext;$/;"	r	module:altclklock
cycle_to_adjust	sim/tb/altera_mf.v	/^    integer cycle_to_adjust;$/;"	r	module:MF_cycloneiii_pll
cycle_to_adjust	sim/tb/altera_mf.v	/^    integer cycle_to_adjust;$/;"	r	module:MF_cycloneiiigl_pll
cycle_to_adjust	sim/tb/altera_mf.v	/^    integer cycle_to_adjust;$/;"	r	module:MF_stratix_pll
cycle_to_adjust	sim/tb/altera_mf.v	/^    integer cycle_to_adjust;$/;"	r	module:MF_stratixii_pll
cycle_to_adjust	sim/tb/altera_mf.v	/^    integer cycle_to_adjust;$/;"	r	module:MF_stratixiii_pll
cycle_to_adjust0	sim/tb/altera_mf.v	/^integer cycle_to_adjust0;$/;"	r	module:altclklock
cycle_to_adjust1	sim/tb/altera_mf.v	/^integer cycle_to_adjust1;$/;"	r	module:altclklock
cycle_to_adjust2	sim/tb/altera_mf.v	/^integer cycle_to_adjust2;$/;"	r	module:altclklock
cycle_to_adjust_ext	sim/tb/altera_mf.v	/^integer cycle_to_adjust_ext;$/;"	r	module:altclklock
cycles_pfd_high	sim/tb/altera_mf.v	/^    integer cycles_pfd_low, cycles_pfd_high;$/;"	r	module:MF_cycloneiii_pll
cycles_pfd_high	sim/tb/altera_mf.v	/^    integer cycles_pfd_low, cycles_pfd_high;$/;"	r	module:MF_cycloneiiigl_pll
cycles_pfd_high	sim/tb/altera_mf.v	/^    integer cycles_pfd_low, cycles_pfd_high;$/;"	r	module:MF_stratixiii_pll
cycles_pfd_low	sim/tb/altera_mf.v	/^    integer cycles_pfd_low, cycles_pfd_high;$/;"	r	module:MF_cycloneiii_pll
cycles_pfd_low	sim/tb/altera_mf.v	/^    integer cycles_pfd_low, cycles_pfd_high;$/;"	r	module:MF_cycloneiiigl_pll
cycles_pfd_low	sim/tb/altera_mf.v	/^    integer cycles_pfd_low, cycles_pfd_high;$/;"	r	module:MF_stratixiii_pll
cycles_to_lock	sim/tb/altera_mf.v	/^    integer cycles_to_lock;$/;"	r	module:MF_cycloneiii_pll
cycles_to_lock	sim/tb/altera_mf.v	/^    integer cycles_to_lock;$/;"	r	module:MF_cycloneiiigl_pll
cycles_to_lock	sim/tb/altera_mf.v	/^    integer cycles_to_lock;$/;"	r	module:MF_stratix_pll
cycles_to_lock	sim/tb/altera_mf.v	/^    integer cycles_to_lock;$/;"	r	module:MF_stratixii_pll
cycles_to_lock	sim/tb/altera_mf.v	/^    integer cycles_to_lock;$/;"	r	module:MF_stratixiii_pll
cycles_to_unlock	sim/tb/altera_mf.v	/^    integer cycles_to_unlock;$/;"	r	module:MF_cycloneiii_pll
cycles_to_unlock	sim/tb/altera_mf.v	/^    integer cycles_to_unlock;$/;"	r	module:MF_cycloneiiigl_pll
cycles_to_unlock	sim/tb/altera_mf.v	/^    integer cycles_to_unlock;$/;"	r	module:MF_stratix_pll
cycles_to_unlock	sim/tb/altera_mf.v	/^    integer cycles_to_unlock;$/;"	r	module:MF_stratixii_pll
cycles_to_unlock	sim/tb/altera_mf.v	/^    integer cycles_to_unlock;$/;"	r	module:MF_stratixiii_pll
cyclone3_activeclock	sim/tb/altera_mf.v	/^wire cyclone3_activeclock;$/;"	n	module:altpll
cyclone3_areset	sim/tb/altera_mf.v	/^wire cyclone3_areset;$/;"	n	module:altpll
cyclone3_clk	sim/tb/altera_mf.v	/^wire [4:0] cyclone3_clk;$/;"	n	module:altpll
cyclone3_clkbad	sim/tb/altera_mf.v	/^wire [1:0] cyclone3_clkbad;$/;"	n	module:altpll
cyclone3_clkswitch	sim/tb/altera_mf.v	/^wire cyclone3_clkswitch;$/;"	n	module:altpll
cyclone3_fbout	sim/tb/altera_mf.v	/^wire cyclone3_fbout;$/;"	n	module:altpll
cyclone3_inclk	sim/tb/altera_mf.v	/^wire [1:0] cyclone3_inclk;$/;"	n	module:altpll
cyclone3_locked	sim/tb/altera_mf.v	/^wire cyclone3_locked;$/;"	n	module:altpll
cyclone3_pfdena	sim/tb/altera_mf.v	/^wire cyclone3_pfdena;$/;"	n	module:altpll
cyclone3_phasecounterselect	sim/tb/altera_mf.v	/^wire [2:0] cyclone3_phasecounterselect;$/;"	n	module:altpll
cyclone3_phasedone	sim/tb/altera_mf.v	/^wire cyclone3_phasedone;$/;"	n	module:altpll
cyclone3_scanclk	sim/tb/altera_mf.v	/^wire cyclone3_scanclk;$/;"	n	module:altpll
cyclone3_scandataout	sim/tb/altera_mf.v	/^wire cyclone3_scandataout;$/;"	n	module:altpll
cyclone3_scandone	sim/tb/altera_mf.v	/^wire cyclone3_scandone;$/;"	n	module:altpll
cyclone3_vcooverrange	sim/tb/altera_mf.v	/^wire cyclone3_vcooverrange;$/;"	n	module:altpll
cyclone3_vcounderrange	sim/tb/altera_mf.v	/^wire cyclone3_vcounderrange;$/;"	n	module:altpll
cyclone3gl_activeclock	sim/tb/altera_mf.v	/^wire cyclone3gl_activeclock;$/;"	n	module:altpll
cyclone3gl_areset	sim/tb/altera_mf.v	/^wire cyclone3gl_areset;$/;"	n	module:altpll
cyclone3gl_clk	sim/tb/altera_mf.v	/^wire [4:0] cyclone3gl_clk;$/;"	n	module:altpll
cyclone3gl_clkbad	sim/tb/altera_mf.v	/^wire [1:0] cyclone3gl_clkbad;$/;"	n	module:altpll
cyclone3gl_clkswitch	sim/tb/altera_mf.v	/^wire cyclone3gl_clkswitch;$/;"	n	module:altpll
cyclone3gl_fbout	sim/tb/altera_mf.v	/^wire cyclone3gl_fbout;$/;"	n	module:altpll
cyclone3gl_fref	sim/tb/altera_mf.v	/^wire cyclone3gl_fref;$/;"	n	module:altpll
cyclone3gl_icdrclk	sim/tb/altera_mf.v	/^wire cyclone3gl_icdrclk;$/;"	n	module:altpll
cyclone3gl_inclk	sim/tb/altera_mf.v	/^wire [1:0] cyclone3gl_inclk;$/;"	n	module:altpll
cyclone3gl_locked	sim/tb/altera_mf.v	/^wire cyclone3gl_locked;$/;"	n	module:altpll
cyclone3gl_pfdena	sim/tb/altera_mf.v	/^wire cyclone3gl_pfdena;$/;"	n	module:altpll
cyclone3gl_phasecounterselect	sim/tb/altera_mf.v	/^wire [2:0] cyclone3gl_phasecounterselect;$/;"	n	module:altpll
cyclone3gl_phasedone	sim/tb/altera_mf.v	/^wire cyclone3gl_phasedone;$/;"	n	module:altpll
cyclone3gl_scanclk	sim/tb/altera_mf.v	/^wire cyclone3gl_scanclk;$/;"	n	module:altpll
cyclone3gl_scandataout	sim/tb/altera_mf.v	/^wire cyclone3gl_scandataout;$/;"	n	module:altpll
cyclone3gl_scandone	sim/tb/altera_mf.v	/^wire cyclone3gl_scandone;$/;"	n	module:altpll
cyclone3gl_vcooverrange	sim/tb/altera_mf.v	/^wire cyclone3gl_vcooverrange;$/;"	n	module:altpll
cyclone3gl_vcounderrange	sim/tb/altera_mf.v	/^wire cyclone3gl_vcounderrange;$/;"	n	module:altpll
cycloneiii_pll	sim/tb/altera_mf.v	/^begin : cycloneiii_pll$/;"	b	module:altpll
cycloneiiigl_post_divider	sim/tb/altera_mf.v	/^module cycloneiiigl_post_divider   ( clk,$/;"	m
cycloneiv_pll	sim/tb/altera_mf.v	/^begin : cycloneiv_pll$/;"	b	module:altpll
d	sim/tb/altera_mf.v	/^    input [lpm_width-1:0] d;$/;"	p	module:dcfifo_dffpipe
d	sim/tb/altera_mf.v	/^    input d;$/;"	p	module:MF_pll_reg
d	sim/tb/altera_mf.v	/^    input d;$/;"	p	module:dffp
d_msg	sim/tb/altera_mf.v	/^    reg d_msg;$/;"	r	module:MF_cycloneiii_pll
d_msg	sim/tb/altera_mf.v	/^    reg d_msg;$/;"	r	module:MF_cycloneiiigl_pll
d_msg	sim/tb/altera_mf.v	/^    reg d_msg;$/;"	r	module:MF_stratixii_pll
d_msg	sim/tb/altera_mf.v	/^    reg d_msg;$/;"	r	module:MF_stratixiii_pll
d_value	sim/tb/altera_mf.v	/^        integer d_value;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
d_value	sim/tb/altera_mf.v	/^        integer d_value;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
d_value	sim/tb/altera_mf.v	/^        integer d_value;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
d_value	sim/tb/altera_mf.v	/^        integer d_value;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
d_value	sim/tb/altera_mf.v	/^        integer d_value;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
data	rtl/sdram/rdfifo.v	/^	input	[15:0]  data;$/;"	p	module:rdfifo
data	rtl/sdram/rdfifo_bb.v	/^	input	[15:0]  data;$/;"	p	module:rdfifo
data	rtl/sdram/wrfifo.v	/^	input	[15:0]  data;$/;"	p	module:wrfifo
data	rtl/sdram/wrfifo_bb.v	/^	input	[15:0]  data;$/;"	p	module:wrfifo
data	sim/tb/altera_mf.v	/^    input  [lpm_width-1:0] data;$/;"	p	module:scfifo
data	sim/tb/altera_mf.v	/^    input  [width-1:0] data;     \/\/ Data input to the memory$/;"	p	module:altdpram
data	sim/tb/altera_mf.v	/^    input [data_width - 1 : 0] data;$/;"	p	module:altsquare
data	sim/tb/altera_mf.v	/^    input [lpm_width-1:0] data;$/;"	p	module:dcfifo
data	sim/tb/altera_mf.v	/^    input [lpm_width-1:0] data;$/;"	p	module:dcfifo_async
data	sim/tb/altera_mf.v	/^    input [lpm_width-1:0] data;$/;"	p	module:dcfifo_low_latency
data	sim/tb/altera_mf.v	/^    input [lpm_width-1:0] data;$/;"	p	module:dcfifo_mixed_widths
data	sim/tb/altera_mf.v	/^    input [lpm_width-1:0] data;$/;"	p	module:dcfifo_sync
data	sim/tb/altera_mf.v	/^    input [width*size-1:0] data;  \/\/ Required port$/;"	p	module:parallel_add
data	sim/tb/altera_mf.v	/^    input [width-1:0]      data;$/;"	p	module:alt3pram
data	sim/tb/altera_mf.v	/^    input [width_in-1:0] data;  \/\/ Required port$/;"	p	module:altaccumulate
data0out	sim/tb/altera_mf.v	/^    output    data0out;$/;"	p	module:altserial_flash_loader
data_a	sim/tb/altera_mf.v	/^    input  [width_a-1:0] data_a; \/\/ Port A data input$/;"	p	module:altsyncram
data_align_rollover	sim/tb/altera_mf.v	/^    parameter data_align_rollover = deserialization_factor;$/;"	c	module:altlvds_rx
data_align_rollover	sim/tb/altera_mf.v	/^    parameter data_align_rollover = deserialization_factor;$/;"	c	module:stratixii_lvds_rx
data_align_rollover	sim/tb/altera_mf.v	/^    parameter data_align_rollover = deserialization_factor;$/;"	c	module:stratixiii_lvds_rx
data_align_rollover	sim/tb/altera_mf.v	/^    parameter data_align_rollover = deserialization_factor;$/;"	c	module:stratixiii_lvds_rx_channel
data_b	sim/tb/altera_mf.v	/^    input  [width_b-1:0] data_b; \/\/ Port B data input$/;"	p	module:altsyncram
data_delay_count	sim/tb/altera_mf.v	/^    reg [2:0] data_delay_count [(1<<lpm_widthu)-1:0];$/;"	r	module:dcfifo_async
data_in	sim/tb/altera_mf.v	/^    input    [3:0]    data_in;$/;"	p	module:altserial_flash_loader
data_int	sim/tb/altera_mf.v	/^    reg [width_out -1:0] data_int;$/;"	r	module:altaccumulate
data_oe	sim/tb/altera_mf.v	/^    input    [3:0]    data_oe;$/;"	p	module:altserial_flash_loader
data_out	sim/tb/altera_mf.v	/^    output    [3:0]    data_out;$/;"	p	module:altserial_flash_loader
data_r	rtl/ov5640/i2c_dri.v	/^reg    [ 7:0]  data_r      ;                     \/\/ 读取的数据$/;"	r	module:i2c_dri
data_radix	sim/tb/altera_mf.v	/^    reg [24 : 1] address_radix, data_radix;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
data_radix_found	sim/tb/altera_mf.v	/^    reg data_radix_found;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
data_rate	sim/tb/altera_mf.v	/^    parameter data_rate = "UNUSED";$/;"	c	module:altlvds_rx
data_rate	sim/tb/altera_mf.v	/^    parameter data_rate = "UNUSED";$/;"	c	module:altlvds_tx
data_rd_valid	rtl/ft60x_top.v	/^wire data_rd_valid,data_wr_valid;$/;"	n	module:ft60x_top
data_ready	sim/tb/altera_mf.v	/^    reg [(1<<lpm_widthu)-1:0] data_ready;$/;"	r	module:scfifo
data_ready	sim/tb/altera_mf.v	/^    reg data_ready [(1<<lpm_widthu)-1:0];$/;"	r	module:dcfifo_async
data_req	rtl/lcd/lcd.v	/^wire        data_req; $/;"	n	module:lcd
data_req	rtl/lcd/lcd_driver.v	/^    output             data_req  ,   \/\/请求像素点颜色数据输入 $/;"	p	module:lcd_driver
data_req	sim/tb/lcd/lcd_driver.v	/^    output             data_req  ,   \/\/请求像素点颜色数据输入 $/;"	p	module:lcd_driver
data_req_valid	rtl/lcd/lcd_driver.v	/^wire       data_req_valid;        \/\/VGA数据请求有效$/;"	n	module:lcd_driver
data_shown	sim/tb/altera_mf.v	/^    reg [(1<<lpm_widthu)-1:0] data_shown;$/;"	r	module:scfifo
data_tmp	sim/tb/altera_mf.v	/^    wire [width-1:0] data_tmp;$/;"	n	module:altdpram
data_width	sim/tb/altera_mf.v	/^    parameter data_width = 1;$/;"	c	module:altsquare
data_wr_t	rtl/ov5640/i2c_dri.v	/^reg    [ 7:0]  data_wr_t   ;                     \/\/ I2C需写的数据的临时寄存$/;"	r	module:i2c_dri
data_wr_valid	rtl/ft60x_top.v	/^wire data_rd_valid,data_wr_valid;$/;"	n	module:ft60x_top
data_write_at_high	sim/tb/altera_mf.v	/^    reg [width-1:0] data_write_at_high;$/;"	r	module:altdpram
data_write_at_low	sim/tb/altera_mf.v	/^    reg [width-1:0] data_write_at_low;$/;"	r	module:altdpram
dataa	sim/tb/altera_mf.v	/^    input [WIDTH_MAN_EXP : 0] dataa;$/;"	p	module:altfp_mult
dataa	sim/tb/altera_mf.v	/^    input [number_of_multipliers * width_a -1 : 0] dataa;$/;"	p	module:altmult_add
dataa	sim/tb/altera_mf.v	/^    input [width_a -1 : 0] dataa;$/;"	p	module:altmult_accum
dataa	sim/tb/altera_mf.v	/^    tri0 [width_a -1 : 0] dataa;$/;"	n	module:altmult_accum
dataa_int	sim/tb/altera_mf.v	/^    tri0  [4 * int_width_a -1 : 0] dataa_int;$/;"	n	module:altmult_add
dataa_reg	sim/tb/altera_mf.v	/^    reg  [4 * int_width_a -1 : 0] dataa_reg;$/;"	r	module:altmult_add
datab	sim/tb/altera_mf.v	/^    input [WIDTH_MAN_EXP : 0] datab;$/;"	p	module:altfp_mult
datab	sim/tb/altera_mf.v	/^    input [number_of_multipliers * width_b -1 : 0] datab;$/;"	p	module:altmult_add
datab	sim/tb/altera_mf.v	/^    input [width_b -1 : 0] datab;$/;"	p	module:altmult_accum
datab	sim/tb/altera_mf.v	/^    tri0 [width_b -1 : 0] datab;$/;"	n	module:altmult_accum
datab_int	sim/tb/altera_mf.v	/^    tri0  [4 * int_width_b -1 : 0] datab_int;$/;"	n	module:altmult_add
datab_reg	sim/tb/altera_mf.v	/^    reg  [4 * int_width_b -1 : 0] datab_reg;$/;"	r	module:altmult_add
datac	sim/tb/altera_mf.v	/^	input [width_c -1 : 0] datac;$/;"	p	module:altmult_accum
datac	sim/tb/altera_mf.v	/^    input [number_of_multipliers * width_c -1 : 0] datac;$/;"	p	module:altmult_add
datac_int	sim/tb/altera_mf.v	/^    tri0  [int_width_c -1 : 0] datac_int;$/;"	n	module:altmult_add
datain	sim/tb/altera_mf.v	/^input [width-1:0] datain;$/;"	p	module:altddio_in
datain_h	sim/tb/altera_mf.v	/^input [width-1:0] datain_h;$/;"	p	module:altddio_bidir
datain_h	sim/tb/altera_mf.v	/^input [width-1:0] datain_h;$/;"	p	module:altddio_out
datain_h_reg	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] datain_h_reg;$/;"	r	module:flexible_lvds_rx
datain_h_reg_int	sim/tb/altera_mf.v	/^    reg[number_of_channels -1 :0] datain_h_reg_int [NUM_OF_SYNC_STAGES:0];$/;"	r	module:flexible_lvds_rx
datain_l	sim/tb/altera_mf.v	/^input [width-1:0] datain_l;$/;"	p	module:altddio_bidir
datain_l	sim/tb/altera_mf.v	/^input [width-1:0] datain_l;$/;"	p	module:altddio_out
datain_l_latch	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] datain_l_latch;$/;"	r	module:flexible_lvds_rx
datain_l_reg	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] datain_l_reg;$/;"	r	module:flexible_lvds_rx
datain_l_reg_int	sim/tb/altera_mf.v	/^    reg[number_of_channels -1 :0] datain_l_reg_int [NUM_OF_SYNC_STAGES:0];$/;"	r	module:flexible_lvds_rx
datain_latched	sim/tb/altera_mf.v	/^reg [width-1:0] datain_latched;$/;"	r	module:altddio_in
dataout	sim/tb/altera_mf.v	/^output [width-1:0] dataout;$/;"	p	module:altddio_out
dataout	sim/tb/altera_mf.v	/^reg  [width-1:0] dataout;$/;"	r	module:altddio_out
dataout_h	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] dataout_h;$/;"	r	module:flexible_lvds_tx
dataout_h	sim/tb/altera_mf.v	/^    reg [number_of_channels-1 :0] dataout_h;$/;"	r	module:altlvds_tx
dataout_h	sim/tb/altera_mf.v	/^output [width-1:0] dataout_h;$/;"	p	module:altddio_bidir
dataout_h	sim/tb/altera_mf.v	/^output [width-1:0] dataout_h;$/;"	p	module:altddio_in
dataout_h	sim/tb/altera_mf.v	/^reg  [width-1:0] dataout_h;$/;"	r	module:altddio_out
dataout_h_tmp	sim/tb/altera_mf.v	/^reg [width-1:0] dataout_h_tmp;$/;"	r	module:altddio_in
dataout_l	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] dataout_l;$/;"	r	module:flexible_lvds_tx
dataout_l	sim/tb/altera_mf.v	/^    reg [number_of_channels-1 :0] dataout_l;$/;"	r	module:altlvds_tx
dataout_l	sim/tb/altera_mf.v	/^output [width-1:0] dataout_l;$/;"	p	module:altddio_bidir
dataout_l	sim/tb/altera_mf.v	/^output [width-1:0] dataout_l;$/;"	p	module:altddio_in
dataout_l	sim/tb/altera_mf.v	/^reg  [width-1:0] dataout_l;$/;"	r	module:altddio_out
dataout_l_tmp	sim/tb/altera_mf.v	/^reg [width-1:0] dataout_l_tmp;$/;"	r	module:altddio_in
dataout_tmp	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] dataout_tmp;$/;"	r	module:flexible_lvds_tx
dataout_tmp	sim/tb/altera_mf.v	/^reg  [width-1:0] dataout_tmp;$/;"	r	module:altddio_out
dcfifo	sim/tb/altera_mf.v	/^module dcfifo ( data, rdclk, wrclk, aclr, rdreq, wrreq,$/;"	m
dcfifo_async	sim/tb/altera_mf.v	/^    begin : dcfifo_async$/;"	b	module:dcfifo_mixed_widths
dcfifo_async	sim/tb/altera_mf.v	/^module dcfifo_async (data, rdclk, wrclk, aclr, rdreq, wrreq,$/;"	m
dcfifo_dffpipe	sim/tb/altera_mf.v	/^module dcfifo_dffpipe ( d, clock, aclr,$/;"	m
dcfifo_fefifo	sim/tb/altera_mf.v	/^module dcfifo_fefifo  ( usedw_in, wreq, rreq, clock, aclr,$/;"	m
dcfifo_low_latency	sim/tb/altera_mf.v	/^module dcfifo_low_latency (data, rdclk, wrclk, aclr, rdreq, wrreq,$/;"	m
dcfifo_mixed_widths	sim/tb/altera_mf.v	/^module dcfifo_mixed_widths ( data, rdclk, wrclk, aclr, rdreq, wrreq,$/;"	m
dcfifo_sync	sim/tb/altera_mf.v	/^    begin : dcfifo_sync$/;"	b	module:dcfifo_mixed_widths
dcfifo_sync	sim/tb/altera_mf.v	/^module dcfifo_sync (data, rdclk, wrclk, aclr, rdreq, wrreq,$/;"	m
dclk_create_delay	sim/tb/altera_mf.v	/^    parameter    dclk_create_delay    =    0;$/;"	c	module:altparallel_flash_loader
dclk_divisor	sim/tb/altera_mf.v	/^    parameter    dclk_divisor    =    1;$/;"	c	module:altparallel_flash_loader
dclkin	sim/tb/altera_mf.v	/^    input    dclkin;$/;"	p	module:altserial_flash_loader
dd	sim/tb/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
dd	sim/tb/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
ddio_h_reg	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] ddio_h_reg;$/;"	r	module:flexible_lvds_rx
ddio_l_reg	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] ddio_l_reg;$/;"	r	module:flexible_lvds_rx
decompressor_mode	sim/tb/altera_mf.v	/^    parameter    decompressor_mode    =    "NONE";$/;"	c	module:altparallel_flash_loader
dedicated_multiplier_circuitry	sim/tb/altera_mf.v	/^    parameter dedicated_multiplier_circuitry = "AUTO";$/;"	c	module:altfp_mult
dedicated_multiplier_circuitry	sim/tb/altera_mf.v	/^    parameter dedicated_multiplier_circuitry = "AUTO";$/;"	c	module:altmult_accum
dedicated_multiplier_circuitry	sim/tb/altera_mf.v	/^    parameter dedicated_multiplier_circuitry = "AUTO";$/;"	c	module:altmult_add
delay	sim/tb/altera_mf.v	/^    parameter delay = (lpm_delay < 2) ? 1 : lpm_delay-1;$/;"	c	module:dcfifo_dffpipe
delayTime	sim/tb/altera_mf.v	/^                reg [`TIME_BIT_LENGTH - 1 : 0 ] delayTime;                    $/;"	r	block:signal_gen.sim_model.execute
delay_chain	sim/tb/altera_mf.v	/^    integer delay_chain;$/;"	r	module:MF_cycloneiii_pll
delay_chain	sim/tb/altera_mf.v	/^    integer delay_chain;$/;"	r	module:MF_cycloneiiigl_pll
delay_chain	sim/tb/altera_mf.v	/^    integer delay_chain;$/;"	r	module:MF_stratix_pll
delay_chain	sim/tb/altera_mf.v	/^    integer delay_chain;$/;"	r	module:MF_stratixii_pll
delay_chain	sim/tb/altera_mf.v	/^    integer delay_chain;$/;"	r	module:MF_stratixiii_pll
delay_rdusedw	sim/tb/altera_mf.v	/^    parameter delay_rdusedw = 1;$/;"	c	module:dcfifo
delay_rdusedw	sim/tb/altera_mf.v	/^    parameter delay_rdusedw = 1;$/;"	c	module:dcfifo_async
delay_rdusedw	sim/tb/altera_mf.v	/^    parameter delay_rdusedw = 1;$/;"	c	module:dcfifo_mixed_widths
delay_rdusedw	sim/tb/altera_mf.v	/^    parameter delay_rdusedw = 2;$/;"	c	module:dcfifo_low_latency
delay_wrusedw	sim/tb/altera_mf.v	/^    parameter delay_wrusedw = 1;$/;"	c	module:dcfifo
delay_wrusedw	sim/tb/altera_mf.v	/^    parameter delay_wrusedw = 1;$/;"	c	module:dcfifo_async
delay_wrusedw	sim/tb/altera_mf.v	/^    parameter delay_wrusedw = 1;$/;"	c	module:dcfifo_mixed_widths
delay_wrusedw	sim/tb/altera_mf.v	/^    parameter delay_wrusedw = 2;$/;"	c	module:dcfifo_low_latency
den	sim/tb/altera_mf.v	/^        integer den;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
den	sim/tb/altera_mf.v	/^        integer den;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
den	sim/tb/altera_mf.v	/^        integer den;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
den	sim/tb/altera_mf.v	/^        integer den;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
den	sim/tb/altera_mf.v	/^        integer den;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
den_dataa	sim/tb/altera_mf.v	/^    reg den_dataa;$/;"	r	module:altfp_mult
den_datab	sim/tb/altera_mf.v	/^    reg den_datab;$/;"	r	module:altfp_mult
denominator	sim/tb/altera_mf.v	/^        input denominator;$/;"	p	task:MF_cycloneiii_pll.find_simple_integer_fraction
denominator	sim/tb/altera_mf.v	/^        input denominator;$/;"	p	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
denominator	sim/tb/altera_mf.v	/^        input denominator;$/;"	p	task:MF_stratix_pll.find_simple_integer_fraction
denominator	sim/tb/altera_mf.v	/^        input denominator;$/;"	p	task:MF_stratixii_pll.find_simple_integer_fraction
denominator	sim/tb/altera_mf.v	/^        input denominator;$/;"	p	task:MF_stratixiii_pll.find_simple_integer_fraction
denominator	sim/tb/altera_mf.v	/^        integer denominator;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
denominator	sim/tb/altera_mf.v	/^        integer denominator;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
denominator	sim/tb/altera_mf.v	/^        integer denominator;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
denominator	sim/tb/altera_mf.v	/^        integer denominator;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
denominator	sim/tb/altera_mf.v	/^        integer denominator;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
denormal	sim/tb/altera_mf.v	/^    output denormal;$/;"	p	module:altfp_mult
denormal_bit	sim/tb/altera_mf.v	/^    reg denormal_bit;$/;"	r	module:altfp_mult
denormal_pipe	sim/tb/altera_mf.v	/^    reg[LATENCY : 0] denormal_pipe;$/;"	r	module:altfp_mult
denormal_support	sim/tb/altera_mf.v	/^    parameter denormal_support = "YES";$/;"	c	module:altfp_mult
depth	sim/tb/altera_mf.v	/^    parameter depth = 3;   $/;"	c	module:altera_std_synchronizer_bundle
depth	sim/tb/altera_mf.v	/^    parameter depth = 3; \/\/ This value must be >= 2 !$/;"	c	module:altera_std_synchronizer
depth_found	sim/tb/altera_mf.v	/^    reg depth_found;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
deserialization_factor	sim/tb/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c	module:altlvds_rx
deserialization_factor	sim/tb/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c	module:altlvds_tx
deserialization_factor	sim/tb/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c	module:flexible_lvds_rx
deserialization_factor	sim/tb/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c	module:flexible_lvds_tx
deserialization_factor	sim/tb/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c	module:stratix_lvds_rx
deserialization_factor	sim/tb/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c	module:stratix_tx_outclk
deserialization_factor	sim/tb/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c	module:stratixgx_dpa_lvds_rx
deserialization_factor	sim/tb/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c	module:stratixii_lvds_rx
deserialization_factor	sim/tb/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c	module:stratixii_tx_outclk
deserialization_factor	sim/tb/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c	module:stratixiii_lvds_rx
deserialization_factor	sim/tb/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c	module:stratixiii_lvds_rx_channel
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_ARRIA10
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_ARRIAIIGX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_ARRIAIIGZ
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_ARRIAV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_ARRIAVGZ
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_BASE_CYCLONE
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_BASE_CYCLONEII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_BASE_STRATIX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_BASE_STRATIXII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONE
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONEII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONEIII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONEIVE
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONEIVGX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONEV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HARDCOPYIII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HARDCOPYIV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_IS_ALTMULT_ADD_EOL
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_MAX10FPGA
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_MAXII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_MAXV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXGX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXIIGX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXIII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXIV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIX_HC
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIA10
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIAGX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIAIIGX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIAIIGZ
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIAV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIAVGZ
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONE
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEIII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEIIILS
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEIVE
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEIVGX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_HARDCOPYII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_HARDCOPYIII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_HARDCOPYIV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_MAX10FPGA
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_MAXII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_MAXV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXGX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXIIGX
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXIII
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXIV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXV
device	sim/tb/altera_mf.v	/^    input[8*20:1] device;$/;"	p	function:ALTERA_DEVICE_FAMILIES.IS_VALID_FAMILY
dffa_out	sim/tb/altera_mf.v	/^    wire dffa_out;$/;"	n	module:MF_stratix_pll
dffb_out	sim/tb/altera_mf.v	/^    wire dffb_out;$/;"	n	module:MF_stratix_pll
dffc_out	sim/tb/altera_mf.v	/^    wire dffc_out;$/;"	n	module:MF_stratix_pll
dffd_out	sim/tb/altera_mf.v	/^    wire dffd_out;$/;"	n	module:MF_stratix_pll
dffp	sim/tb/altera_mf.v	/^module dffp ( $/;"	m
dffpipe	sim/tb/altera_mf.v	/^    reg [(lpm_width*delay)-1:0] dffpipe;$/;"	r	module:dcfifo_dffpipe
diff_percent_period	sim/tb/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r	module:MF_cycloneiii_pll
diff_percent_period	sim/tb/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r	module:MF_cycloneiiigl_pll
diff_percent_period	sim/tb/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r	module:MF_stratixiii_pll
diff_width_a	sim/tb/altera_mf.v	/^    parameter diff_width_a = (int_width_a > width_a) ? int_width_a - width_a : 1;$/;"	c	module:altmult_accum
diff_width_b	sim/tb/altera_mf.v	/^    parameter diff_width_b = (int_width_b > width_b) ? int_width_b - width_b : 1;$/;"	c	module:altmult_accum
differential_drive	sim/tb/altera_mf.v	/^    parameter differential_drive = 0;$/;"	c	module:altlvds_tx
digit	sim/tb/altera_mf.v	/^        reg [8:1] digit;$/;"	r	function:dcfifo_low_latency.str_to_int
digit	sim/tb/altera_mf.v	/^    reg [8:1] digit;$/;"	r	function:MF_cycloneiii_pll.str2int
digit	sim/tb/altera_mf.v	/^    reg [8:1] digit;$/;"	r	function:MF_cycloneiiigl_pll.str2int
digit	sim/tb/altera_mf.v	/^    reg [8:1] digit;$/;"	r	function:MF_stratix_pll.str2int
digit	sim/tb/altera_mf.v	/^    reg [8:1] digit;$/;"	r	function:MF_stratixii_pll.str2int
digit	sim/tb/altera_mf.v	/^    reg [8:1] digit;$/;"	r	function:MF_stratixiii_pll.str2int
digit	sim/tb/altera_mf.v	/^reg [8:1] digit;$/;"	r	function:altclklock.time_delay
din	sim/tb/altera_mf.v	/^    input   din;$/;"	p	module:altera_std_synchronizer
din	sim/tb/altera_mf.v	/^    input [width-1:0] din;$/;"	p	module:altera_std_synchronizer_bundle
din_last	sim/tb/altera_mf.v	/^    reg   din_last;$/;"	r	module:altera_std_synchronizer
din_s1	sim/tb/altera_mf.v	/^    (* altera_attribute = {"-name SYNCHRONIZER_IDENTIFICATION FORCED_IF_ASYNCHRONOUS; -name DONT/;"	r	module:altera_std_synchronizer
disable_crc_checkbox	sim/tb/altera_mf.v	/^    parameter    disable_crc_checkbox    =    0;$/;"	c	module:altparallel_flash_loader
display_address	sim/tb/altera_mf.v	/^    reg display_address;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
display_msg	sim/tb/altera_mf.v	/^    function integer display_msg;$/;"	f	module:MF_cycloneiii_pll
display_msg	sim/tb/altera_mf.v	/^    function integer display_msg;$/;"	f	module:MF_cycloneiiigl_pll
display_msg	sim/tb/altera_mf.v	/^    function integer display_msg;$/;"	f	module:MF_stratixii_pll
display_msg	sim/tb/altera_mf.v	/^    function integer display_msg;$/;"	f	module:MF_stratixiii_pll
div_clk_count_neg	sim/tb/altera_mf.v	/^    reg [3 : 0] div_clk_count_neg;$/;"	r	module:stratixiii_lvds_rx_channel
div_clk_count_pos	sim/tb/altera_mf.v	/^    reg [3 : 0] div_clk_count_pos;$/;"	r	module:stratixiii_lvds_rx_channel
divide_factor	sim/tb/altera_mf.v	/^    integer divide_factor;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
do_add1_level1	sim/tb/altera_mf.v	/^    function [2*int_width_result - 1:0] do_add1_level1;$/;"	f	module:altmult_add
do_add3_level1	sim/tb/altera_mf.v	/^    function [2*int_width_result - 1:0] do_add3_level1;$/;"	f	module:altmult_add
do_preadder_add	sim/tb/altera_mf.v	/^    function [2*int_width_result - 1:0] do_preadder_add;$/;"	f	module:altmult_add
do_preadder_sub	sim/tb/altera_mf.v	/^    function [2*int_width_result - 1:0] do_preadder_sub;$/;"	f	module:altmult_add
do_sub1_level1	sim/tb/altera_mf.v	/^    function [2*int_width_result:0] do_sub1_level1;$/;"	f	module:altmult_add
do_sub3_level1	sim/tb/altera_mf.v	/^    function [2*int_width_result - 1:0] do_sub3_level1;$/;"	f	module:altmult_add
done	sim/tb/altera_mf.v	/^    reg done;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
done	sim/tb/altera_mf.v	/^    reg done;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
done_200us	rtl/sdram/sdram_ctrl.v	/^wire       done_200us;		            \/\/上电后200us输入稳定期结束标志位$/;"	n	module:sdram_ctrl
dout	sim/tb/altera_mf.v	/^    output  dout;$/;"	p	module:altera_std_synchronizer
dout	sim/tb/altera_mf.v	/^    output [width-1:0] dout;$/;"	p	module:altera_std_synchronizer_bundle
dout	sim/tb/altera_mf.v	/^    wire  dout;$/;"	n	module:altera_std_synchronizer
down_spread	sim/tb/altera_mf.v	/^    parameter down_spread                          = "0.0";$/;"	c	module:MF_cycloneiii_pll
down_spread	sim/tb/altera_mf.v	/^    parameter down_spread                          = "0.0";$/;"	c	module:MF_cycloneiiigl_pll
down_spread	sim/tb/altera_mf.v	/^    parameter down_spread                          = "0.0";$/;"	c	module:MF_stratixii_pll
down_spread	sim/tb/altera_mf.v	/^    parameter down_spread                          = "0.0";$/;"	c	module:MF_stratixiii_pll
down_spread	sim/tb/altera_mf.v	/^    parameter down_spread = "0.0";$/;"	c	module:MF_stratix_pll
down_spread	sim/tb/altera_mf.v	/^parameter   down_spread               = "0.0";$/;"	c	module:altpll
dpa_clk_tmp	sim/tb/altera_mf.v	/^    reg [PHASE_NUM-1 : 0] dpa_clk_tmp;$/;"	r	module:stratixiii_lvds_rx_dpa
dpa_clock	sim/tb/altera_mf.v	/^    wire dpa_clock;$/;"	n	module:stratixiii_lvds_rx_channel
dpa_dataout_tmp	sim/tb/altera_mf.v	/^    reg [PHASE_NUM-1 : 0] dpa_dataout_tmp;$/;"	r	module:stratixiii_lvds_rx_dpa
dpa_divide_by	sim/tb/altera_mf.v	/^    parameter dpa_divide_by = 0;$/;"	c	module:MF_cycloneiiigl_pll
dpa_divide_by	sim/tb/altera_mf.v	/^    parameter dpa_divide_by = 0;$/;"	c	module:MF_stratixiii_pll
dpa_divide_by	sim/tb/altera_mf.v	/^parameter dpa_divide_by = 0;$/;"	c	module:altpll
dpa_divider	sim/tb/altera_mf.v	/^    parameter dpa_divider = 0;       \/\/ 0, 1, 2, 4$/;"	c	module:MF_stratixiii_pll
dpa_divider	sim/tb/altera_mf.v	/^    parameter dpa_divider = 1;$/;"	c	module:MF_cycloneiiigl_pll
dpa_divider	sim/tb/altera_mf.v	/^    parameter dpa_divider = 1;$/;"	c	module:cycloneiiigl_post_divider
dpa_divider	sim/tb/altera_mf.v	/^parameter dpa_divider = 0;$/;"	c	module:altpll
dpa_in	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] dpa_in;$/;"	r	module:stratixgx_dpa_lvds_rx
dpa_in	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] dpa_in;$/;"	r	module:stratixii_lvds_rx
dpa_in	sim/tb/altera_mf.v	/^    reg dpa_in;$/;"	r	module:stratixiii_lvds_rx_channel
dpa_initial_phase_value	sim/tb/altera_mf.v	/^    parameter dpa_initial_phase_value = 0;$/;"	c	module:altlvds_rx
dpa_initial_phase_value	sim/tb/altera_mf.v	/^    parameter dpa_initial_phase_value = 0;$/;"	c	module:stratixiii_lvds_rx
dpa_initial_phase_value	sim/tb/altera_mf.v	/^    parameter dpa_initial_phase_value = 0;$/;"	c	module:stratixiii_lvds_rx_channel
dpa_initial_phase_value	sim/tb/altera_mf.v	/^    parameter dpa_initial_phase_value = 0;$/;"	c	module:stratixiii_lvds_rx_dpa
dpa_loaden	sim/tb/altera_mf.v	/^    reg [PHASE_NUM-1 : 0] dpa_loaden;$/;"	r	module:stratixiii_lvds_rx_dpa
dpa_loaden	sim/tb/altera_mf.v	/^    wire dpa_loaden;$/;"	n	module:stratixiii_lvds_rx_channel
dpa_locked	sim/tb/altera_mf.v	/^    wire dpa_locked;$/;"	n	module:stratixiii_lvds_rx_channel
dpa_locked_dly	sim/tb/altera_mf.v	/^    reg dpa_locked_dly;$/;"	r	module:stratixiii_lvds_rx_channel
dpa_locked_tmp	sim/tb/altera_mf.v	/^    reg dpa_locked_tmp;$/;"	r	module:stratixiii_lvds_rx_dpa
dpa_multiply_by	sim/tb/altera_mf.v	/^    parameter dpa_multiply_by = 0;$/;"	c	module:MF_cycloneiiigl_pll
dpa_multiply_by	sim/tb/altera_mf.v	/^    parameter dpa_multiply_by = 0;$/;"	c	module:MF_stratixiii_pll
dpa_multiply_by	sim/tb/altera_mf.v	/^parameter dpa_multiply_by = 0;$/;"	c	module:altpll
dpa_pll_cal_busy	sim/tb/altera_mf.v	/^    output dpa_pll_cal_busy;$/;"	p	module:altlvds_rx
dpa_pll_recal	sim/tb/altera_mf.v	/^    input dpa_pll_recal;$/;"	p	module:altlvds_rx
dpa_pll_recalibrate	sim/tb/altera_mf.v	/^    tri0 dpa_pll_recalibrate;$/;"	n	module:altlvds_rx
dpagclk	sim/tb/altera_mf.v	/^    wire [number_of_channels -1:0] dpagclk;$/;"	n	module:stratixgx_dpa_lvds_rx
dpagclk_pre	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] dpagclk_pre;$/;"	r	module:stratixgx_dpa_lvds_rx
dpaswitch	sim/tb/altera_mf.v	/^    wire dpaswitch;$/;"	n	module:stratixiii_lvds_rx_channel
dpll_clk_count	sim/tb/altera_mf.v	/^    integer dpll_clk_count[number_of_channels -1: 0];$/;"	r	module:stratixii_lvds_rx
dpll_first_lock	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] dpll_first_lock;$/;"	r	module:stratixii_lvds_rx
dpll_first_lock	sim/tb/altera_mf.v	/^    reg dpll_first_lock;$/;"	r	module:stratixiii_lvds_rx_channel
dpll_lock_count	sim/tb/altera_mf.v	/^    parameter dpll_lock_count = 0;$/;"	c	module:altlvds_rx
dpll_lock_window	sim/tb/altera_mf.v	/^    parameter dpll_lock_window = 0;$/;"	c	module:altlvds_rx
dprio_addr	sim/tb/altera_mf.v	/^        output   [15:0]  dprio_addr;$/;"	p	module:alt_cal
dprio_addr	sim/tb/altera_mf.v	/^        output   [15:0]  dprio_addr;$/;"	p	module:alt_cal_av
dprio_addr	sim/tb/altera_mf.v	/^        output   [15:0]  dprio_addr;$/;"	p	module:alt_cal_c3gxb
dprio_addr	sim/tb/altera_mf.v	/^        output   [15:0]  dprio_addr;$/;"	p	module:alt_cal_mm
dprio_addr	sim/tb/altera_mf.v	/^        output   [15:0]  dprio_addr;$/;"	p	module:alt_cal_sv
dprio_addr	sim/tb/altera_mf.v	/^  output [15:0]                     dprio_addr, \/\/ increase to 16 bits$/;"	p	module:alt_aeq_s4
dprio_addr_width	sim/tb/altera_mf.v	/^  parameter dprio_addr_width = 16,$/;"	c	module:alt_dfe
dprio_addr_width	sim/tb/altera_mf.v	/^  parameter dprio_addr_width = 16,$/;"	c	module:alt_eyemon
dprio_busy	sim/tb/altera_mf.v	/^        input   dprio_busy;$/;"	p	module:alt_cal
dprio_busy	sim/tb/altera_mf.v	/^        input   dprio_busy;$/;"	p	module:alt_cal_av
dprio_busy	sim/tb/altera_mf.v	/^        input   dprio_busy;$/;"	p	module:alt_cal_c3gxb
dprio_busy	sim/tb/altera_mf.v	/^        input   dprio_busy;$/;"	p	module:alt_cal_mm
dprio_busy	sim/tb/altera_mf.v	/^        input   dprio_busy;$/;"	p	module:alt_cal_sv
dprio_busy	sim/tb/altera_mf.v	/^  input                             dprio_busy,$/;"	p	module:alt_aeq_s4
dprio_data	sim/tb/altera_mf.v	/^  output [15:0]                     dprio_data,$/;"	p	module:alt_aeq_s4
dprio_data_width	sim/tb/altera_mf.v	/^  parameter dprio_data_width = 16,$/;"	c	module:alt_dfe
dprio_data_width	sim/tb/altera_mf.v	/^  parameter dprio_data_width = 16,$/;"	c	module:alt_eyemon
dprio_datain	sim/tb/altera_mf.v	/^        input   [15:0]  dprio_datain;$/;"	p	module:alt_cal
dprio_datain	sim/tb/altera_mf.v	/^        input   [15:0]  dprio_datain;$/;"	p	module:alt_cal_av
dprio_datain	sim/tb/altera_mf.v	/^        input   [15:0]  dprio_datain;$/;"	p	module:alt_cal_c3gxb
dprio_datain	sim/tb/altera_mf.v	/^        input   [15:0]  dprio_datain;$/;"	p	module:alt_cal_mm
dprio_datain	sim/tb/altera_mf.v	/^        input   [15:0]  dprio_datain;$/;"	p	module:alt_cal_sv
dprio_dataout	sim/tb/altera_mf.v	/^        output   [15:0]  dprio_dataout;$/;"	p	module:alt_cal
dprio_dataout	sim/tb/altera_mf.v	/^        output   [15:0]  dprio_dataout;$/;"	p	module:alt_cal_av
dprio_dataout	sim/tb/altera_mf.v	/^        output   [15:0]  dprio_dataout;$/;"	p	module:alt_cal_c3gxb
dprio_dataout	sim/tb/altera_mf.v	/^        output   [15:0]  dprio_dataout;$/;"	p	module:alt_cal_mm
dprio_dataout	sim/tb/altera_mf.v	/^        output   [15:0]  dprio_dataout;$/;"	p	module:alt_cal_sv
dprio_in	sim/tb/altera_mf.v	/^  input [15:0]                      dprio_in,$/;"	p	module:alt_aeq_s4
dprio_rden	sim/tb/altera_mf.v	/^        output   dprio_rden;$/;"	p	module:alt_cal
dprio_rden	sim/tb/altera_mf.v	/^        output   dprio_rden;$/;"	p	module:alt_cal_av
dprio_rden	sim/tb/altera_mf.v	/^        output   dprio_rden;$/;"	p	module:alt_cal_c3gxb
dprio_rden	sim/tb/altera_mf.v	/^        output   dprio_rden;$/;"	p	module:alt_cal_mm
dprio_rden	sim/tb/altera_mf.v	/^        output   dprio_rden;$/;"	p	module:alt_cal_sv
dprio_rden	sim/tb/altera_mf.v	/^  output                            dprio_rden,$/;"	p	module:alt_aeq_s4
dprio_read	sim/tb/altera_mf.v	/^	parameter dprio_read		= 5'd14;$/;"	c	module:alt_cal_mm
dprio_reg	sim/tb/altera_mf.v	/^  reg [12:0] dprio_reg [(1 << channel_address_width)-1:0];$/;"	r	module:alt_dfe
dprio_reg	sim/tb/altera_mf.v	/^  reg [6:0] dprio_reg [(1 << channel_address_width)-1:0];$/;"	r	module:alt_eyemon
dprio_reg0q	sim/tb/altera_mf.v	/^  reg [12:0] dprio_reg0q [(1 << channel_address_width)-1:0]; \/\/ make this scale with the chann/;"	r	module:alt_dfe
dprio_reg0q	sim/tb/altera_mf.v	/^  reg [6:0] dprio_reg0q [(1 << channel_address_width)-1:0]; \/\/ make this scale with the channe/;"	r	module:alt_eyemon
dprio_wait	sim/tb/altera_mf.v	/^	parameter dprio_wait		= 5'd8;$/;"	c	module:alt_cal_mm
dprio_wren	sim/tb/altera_mf.v	/^        output   dprio_wren;$/;"	p	module:alt_cal
dprio_wren	sim/tb/altera_mf.v	/^        output   dprio_wren;$/;"	p	module:alt_cal_av
dprio_wren	sim/tb/altera_mf.v	/^        output   dprio_wren;$/;"	p	module:alt_cal_c3gxb
dprio_wren	sim/tb/altera_mf.v	/^        output   dprio_wren;$/;"	p	module:alt_cal_mm
dprio_wren	sim/tb/altera_mf.v	/^        output   dprio_wren;$/;"	p	module:alt_cal_sv
dprio_wren	sim/tb/altera_mf.v	/^  output                            dprio_wren,$/;"	p	module:alt_aeq_s4
dprio_write	sim/tb/altera_mf.v	/^	parameter dprio_write		= 5'd15;$/;"	c	module:alt_cal_mm
dqsundelayedout	sim/tb/altera_mf.v	/^output [width-1:0] dqsundelayedout;$/;"	p	module:altddio_bidir
dr_get_length	sim/tb/altera_mf.v	/^                                            begin : dr_get_length$/;"	b	block:signal_gen.sim_model.execute.all_scans_loop
dreg	sim/tb/altera_mf.v	/^    (* altera_attribute = {"-name SYNCHRONIZER_IDENTIFICATION FORCED_IF_ASYNCHRONOUS; -name DONT/;"	r	module:altera_std_synchronizer
dri_clk	rtl/ov5640/i2c_dri.v	/^          output  reg          dri_clk           \/\/ 驱动I2C操作的驱动时钟$/;"	p	module:i2c_dri
dsp_block_balancing	sim/tb/altera_mf.v	/^    parameter dsp_block_balancing            = "AUTO";$/;"	c	module:altmult_accum
dsp_block_balancing	sim/tb/altera_mf.v	/^    parameter dsp_block_balancing            = "AUTO";$/;"	c	module:altmult_add
dual_ov5640_lcd	rtl/dual_ov5640_lcd.v	/^module dual_ov5640_lcd(    $/;"	m
dual_ov5640_lcd.cbx.xml	par/db/dual_ov5640_lcd.cbx.xml	1;"	F
dual_ov5640_lcd.lpc.html	par/db/dual_ov5640_lcd.lpc.html	1;"	F
dual_ov5640_lcd.root_partition.map.hbdb.sig	par/incremental_db/compiled_partitions/dual_ov5640_lcd.root_partition.map.hbdb.sig	1;"	F
dual_ov5640_lcd.v	rtl/dual_ov5640_lcd.v	1;"	F
dual_port_addreg_b_clk0	sim/tb/altera_mf.v	/^    parameter dual_port_addreg_b_clk0 = (((operation_mode == "DUAL_PORT") && (address_reg_b == "/;"	c	module:altsyncram
dual_port_addreg_b_clk1	sim/tb/altera_mf.v	/^    parameter dual_port_addreg_b_clk1 = (((operation_mode == "DUAL_PORT") && (address_reg_b == "/;"	c	module:altsyncram
dummy_hub	sim/tb/altera_mf.v	/^module dummy_hub (jtag_tck,jtag_tdi,jtag_tms,jtag_usr1,jtag_state_tlr,jtag_state_rti,$/;"	m
dummy_state_cdr	sim/tb/altera_mf.v	/^    output   dummy_state_cdr;     \/\/ cdr state signal to world$/;"	p	module:dummy_hub
dummy_state_cir	sim/tb/altera_mf.v	/^    output   dummy_state_cir;    \/\/ cir state signal to world$/;"	p	module:dummy_hub
dummy_state_drs	sim/tb/altera_mf.v	/^    output   dummy_state_drs;     \/\/ drs state signal to world$/;"	p	module:dummy_hub
dummy_state_e1dr	sim/tb/altera_mf.v	/^    output   dummy_state_e1dr;    \/\/ e1dr state signal to the world$/;"	p	module:dummy_hub
dummy_state_e1ir	sim/tb/altera_mf.v	/^    output   dummy_state_e1ir;   \/\/ e1ir state signal to world$/;"	p	module:dummy_hub
dummy_state_e2dr	sim/tb/altera_mf.v	/^    output   dummy_state_e2dr;    \/\/ e2dr state signal to world$/;"	p	module:dummy_hub
dummy_state_e2ir	sim/tb/altera_mf.v	/^    output   dummy_state_e2ir;   \/\/ e2ir state signal to world$/;"	p	module:dummy_hub
dummy_state_irs	sim/tb/altera_mf.v	/^    output   dummy_state_irs;     \/\/ irs state signal to world$/;"	p	module:dummy_hub
dummy_state_pdr	sim/tb/altera_mf.v	/^    output   dummy_state_pdr;     \/\/ pdr state signal to world$/;"	p	module:dummy_hub
dummy_state_pir	sim/tb/altera_mf.v	/^    output   dummy_state_pir;    \/\/ pir state signal to world$/;"	p	module:dummy_hub
dummy_state_rti	sim/tb/altera_mf.v	/^    output   dummy_state_rti;     \/\/ rti state signal to world$/;"	p	module:dummy_hub
dummy_state_sdr	sim/tb/altera_mf.v	/^    output   dummy_state_sdr;     \/\/ sdr state signal to world$/;"	p	module:dummy_hub
dummy_state_sir	sim/tb/altera_mf.v	/^    output   dummy_state_sir;    \/\/ sir state signal to world$/;"	p	module:dummy_hub
dummy_state_tlr	sim/tb/altera_mf.v	/^    output   dummy_state_tlr;     \/\/ tlr state signal to world$/;"	p	module:dummy_hub
dummy_state_udr	sim/tb/altera_mf.v	/^    output   dummy_state_udr;     \/\/ udr state signal to world$/;"	p	module:dummy_hub
dummy_state_uir	sim/tb/altera_mf.v	/^    output   dummy_state_uir;    \/\/ uir state signal to world$/;"	p	module:dummy_hub
dummy_tck	sim/tb/altera_mf.v	/^    output   dummy_tck;           \/\/ tck signal to world$/;"	p	module:dummy_hub
dummy_tck_reg	sim/tb/altera_mf.v	/^    reg   dummy_tck_reg; \/\/ register for dummy_tck.$/;"	r	module:dummy_hub
dummy_tdi	sim/tb/altera_mf.v	/^    output   dummy_tdi;           \/\/ tdi signal to world$/;"	p	module:dummy_hub
dummy_tdi_reg	sim/tb/altera_mf.v	/^    reg   dummy_tdi_reg; \/\/ register for dummy_tdi$/;"	r	module:dummy_hub
dummy_tdo	sim/tb/altera_mf.v	/^    input   dummy_tdo;      \/\/ tdo signal from world$/;"	p	module:dummy_hub
dummy_tms	sim/tb/altera_mf.v	/^    output   dummy_tms;           \/\/ tms signal to world$/;"	p	module:dummy_hub
duty_cycle	sim/tb/altera_mf.v	/^    input duty_cycle;$/;"	p	function:MF_cycloneiii_pll.counter_mode
duty_cycle	sim/tb/altera_mf.v	/^    input duty_cycle;$/;"	p	function:MF_cycloneiiigl_pll.counter_mode
duty_cycle	sim/tb/altera_mf.v	/^    input duty_cycle;$/;"	p	function:MF_stratix_pll.counter_mode
duty_cycle	sim/tb/altera_mf.v	/^    input duty_cycle;$/;"	p	function:MF_stratixii_pll.counter_mode
duty_cycle	sim/tb/altera_mf.v	/^    input duty_cycle;$/;"	p	function:MF_stratixiii_pll.counter_mode
duty_cycle	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_cycloneiii_pll.counter_high
duty_cycle	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_cycloneiii_pll.counter_low
duty_cycle	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_cycloneiiigl_pll.counter_high
duty_cycle	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_cycloneiiigl_pll.counter_low
duty_cycle	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratix_pll.counter_high
duty_cycle	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratix_pll.counter_low
duty_cycle	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratixii_pll.counter_high
duty_cycle	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratixii_pll.counter_low
duty_cycle	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratixiii_pll.counter_high
duty_cycle	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratixiii_pll.counter_low
duty_cycle	sim/tb/altera_mf.v	/^    integer duty_cycle;$/;"	r	function:MF_cycloneiii_pll.counter_mode
duty_cycle	sim/tb/altera_mf.v	/^    integer duty_cycle;$/;"	r	function:MF_cycloneiiigl_pll.counter_mode
duty_cycle	sim/tb/altera_mf.v	/^    integer duty_cycle;$/;"	r	function:MF_stratix_pll.counter_mode
duty_cycle	sim/tb/altera_mf.v	/^    integer duty_cycle;$/;"	r	function:MF_stratixii_pll.counter_mode
duty_cycle	sim/tb/altera_mf.v	/^    integer duty_cycle;$/;"	r	function:MF_stratixiii_pll.counter_mode
duty_cycle	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_cycloneiii_pll.counter_low
duty_cycle	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_cycloneiiigl_pll.counter_low
duty_cycle	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_stratix_pll.counter_low
duty_cycle	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_stratixii_pll.counter_low
duty_cycle	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_stratixiii_pll.counter_low
duty_cycle	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r	function:MF_cycloneiii_pll.counter_high
duty_cycle	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r	function:MF_cycloneiiigl_pll.counter_high
duty_cycle	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r	function:MF_stratix_pll.counter_high
duty_cycle	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r	function:MF_stratixii_pll.counter_high
duty_cycle	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r	function:MF_stratixiii_pll.counter_high
e0_clk	sim/tb/altera_mf.v	/^    wire e0_clk;$/;"	n	module:MF_stratix_pll
e0_high	sim/tb/altera_mf.v	/^    parameter e0_high = 1;$/;"	c	module:MF_stratix_pll
e0_high	sim/tb/altera_mf.v	/^parameter   e0_high             = 1;$/;"	c	module:altpll
e0_high_val	sim/tb/altera_mf.v	/^    reg [31:0] e0_high_val;$/;"	r	module:MF_stratix_pll
e0_initial	sim/tb/altera_mf.v	/^    parameter e0_initial = 1;$/;"	c	module:MF_stratix_pll
e0_initial	sim/tb/altera_mf.v	/^parameter   e0_initial          = 1;$/;"	c	module:altpll
e0_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] e0_initial_val;$/;"	r	module:MF_stratix_pll
e0_low	sim/tb/altera_mf.v	/^    parameter e0_low = 1;$/;"	c	module:MF_stratix_pll
e0_low	sim/tb/altera_mf.v	/^parameter   e0_low              = 1;$/;"	c	module:altpll
e0_low_val	sim/tb/altera_mf.v	/^    reg [31:0] e0_low_val;$/;"	r	module:MF_stratix_pll
e0_mode	sim/tb/altera_mf.v	/^    parameter e0_mode = "bypass";$/;"	c	module:MF_stratix_pll
e0_mode	sim/tb/altera_mf.v	/^parameter   e0_mode             = "bypass";$/;"	c	module:altpll
e0_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] e0_mode_val;$/;"	r	module:MF_stratix_pll
e0_ph	sim/tb/altera_mf.v	/^    parameter e0_ph = 0;$/;"	c	module:MF_stratix_pll
e0_ph	sim/tb/altera_mf.v	/^parameter   e0_ph               = 0;$/;"	c	module:altpll
e0_time_delay	sim/tb/altera_mf.v	/^    parameter e0_time_delay = 0;$/;"	c	module:MF_stratix_pll
e0_time_delay	sim/tb/altera_mf.v	/^parameter   e0_time_delay       = 0;$/;"	c	module:altpll
e0_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] e0_time_delay_val;$/;"	r	module:MF_stratix_pll
e1_clk	sim/tb/altera_mf.v	/^    wire e1_clk;$/;"	n	module:MF_stratix_pll
e1_high	sim/tb/altera_mf.v	/^    parameter e1_high = 1;$/;"	c	module:MF_stratix_pll
e1_high	sim/tb/altera_mf.v	/^parameter   e1_high             = 1;$/;"	c	module:altpll
e1_high_val	sim/tb/altera_mf.v	/^    reg [31:0] e1_high_val;$/;"	r	module:MF_stratix_pll
e1_initial	sim/tb/altera_mf.v	/^    parameter e1_initial = 1;$/;"	c	module:MF_stratix_pll
e1_initial	sim/tb/altera_mf.v	/^parameter   e1_initial          = 1;$/;"	c	module:altpll
e1_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] e1_initial_val;$/;"	r	module:MF_stratix_pll
e1_low	sim/tb/altera_mf.v	/^    parameter e1_low = 1;$/;"	c	module:MF_stratix_pll
e1_low	sim/tb/altera_mf.v	/^parameter   e1_low              = 1;$/;"	c	module:altpll
e1_low_val	sim/tb/altera_mf.v	/^    reg [31:0] e1_low_val;$/;"	r	module:MF_stratix_pll
e1_mode	sim/tb/altera_mf.v	/^    parameter e1_mode = "bypass";$/;"	c	module:MF_stratix_pll
e1_mode	sim/tb/altera_mf.v	/^parameter   e1_mode             = "bypass";$/;"	c	module:altpll
e1_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] e1_mode_val;$/;"	r	module:MF_stratix_pll
e1_ph	sim/tb/altera_mf.v	/^    parameter e1_ph = 0;$/;"	c	module:MF_stratix_pll
e1_ph	sim/tb/altera_mf.v	/^parameter   e1_ph               = 0;$/;"	c	module:altpll
e1_time_delay	sim/tb/altera_mf.v	/^    parameter e1_time_delay = 0;$/;"	c	module:MF_stratix_pll
e1_time_delay	sim/tb/altera_mf.v	/^parameter   e1_time_delay       = 0;$/;"	c	module:altpll
e1_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] e1_time_delay_val;$/;"	r	module:MF_stratix_pll
e2_clk	sim/tb/altera_mf.v	/^    wire e2_clk;$/;"	n	module:MF_stratix_pll
e2_high	sim/tb/altera_mf.v	/^    parameter e2_high = 1;$/;"	c	module:MF_stratix_pll
e2_high	sim/tb/altera_mf.v	/^parameter   e2_high             = 1;$/;"	c	module:altpll
e2_high_val	sim/tb/altera_mf.v	/^    reg [31:0] e2_high_val;$/;"	r	module:MF_stratix_pll
e2_initial	sim/tb/altera_mf.v	/^    parameter e2_initial = 1;$/;"	c	module:MF_stratix_pll
e2_initial	sim/tb/altera_mf.v	/^parameter   e2_initial          = 1;$/;"	c	module:altpll
e2_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] e2_initial_val;$/;"	r	module:MF_stratix_pll
e2_low	sim/tb/altera_mf.v	/^    parameter e2_low = 1;$/;"	c	module:MF_stratix_pll
e2_low	sim/tb/altera_mf.v	/^parameter   e2_low              = 1;$/;"	c	module:altpll
e2_low_val	sim/tb/altera_mf.v	/^    reg [31:0] e2_low_val;$/;"	r	module:MF_stratix_pll
e2_mode	sim/tb/altera_mf.v	/^    parameter e2_mode = "bypass";$/;"	c	module:MF_stratix_pll
e2_mode	sim/tb/altera_mf.v	/^parameter   e2_mode             = "bypass";$/;"	c	module:altpll
e2_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] e2_mode_val;$/;"	r	module:MF_stratix_pll
e2_ph	sim/tb/altera_mf.v	/^    parameter e2_ph = 0;$/;"	c	module:MF_stratix_pll
e2_ph	sim/tb/altera_mf.v	/^parameter   e2_ph               = 0;$/;"	c	module:altpll
e2_time_delay	sim/tb/altera_mf.v	/^    parameter e2_time_delay = 0;$/;"	c	module:MF_stratix_pll
e2_time_delay	sim/tb/altera_mf.v	/^parameter   e2_time_delay       = 0;$/;"	c	module:altpll
e2_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] e2_time_delay_val;$/;"	r	module:MF_stratix_pll
e3_clk	sim/tb/altera_mf.v	/^    wire e3_clk;$/;"	n	module:MF_stratix_pll
e3_high	sim/tb/altera_mf.v	/^    parameter e3_high = 1;$/;"	c	module:MF_stratix_pll
e3_high	sim/tb/altera_mf.v	/^parameter   e3_high             = 1;$/;"	c	module:altpll
e3_high_val	sim/tb/altera_mf.v	/^    reg [31:0] e3_high_val;$/;"	r	module:MF_stratix_pll
e3_initial	sim/tb/altera_mf.v	/^    parameter e3_initial = 1;$/;"	c	module:MF_stratix_pll
e3_initial	sim/tb/altera_mf.v	/^parameter   e3_initial          = 1;$/;"	c	module:altpll
e3_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] e3_initial_val;$/;"	r	module:MF_stratix_pll
e3_low	sim/tb/altera_mf.v	/^    parameter e3_low = 1;$/;"	c	module:MF_stratix_pll
e3_low	sim/tb/altera_mf.v	/^parameter   e3_low              = 1;$/;"	c	module:altpll
e3_low_val	sim/tb/altera_mf.v	/^    reg [31:0] e3_low_val;$/;"	r	module:MF_stratix_pll
e3_mode	sim/tb/altera_mf.v	/^    parameter e3_mode = "bypass";$/;"	c	module:MF_stratix_pll
e3_mode	sim/tb/altera_mf.v	/^parameter   e3_mode             = "bypass";$/;"	c	module:altpll
e3_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] e3_mode_val;$/;"	r	module:MF_stratix_pll
e3_ph	sim/tb/altera_mf.v	/^    parameter e3_ph = 0;$/;"	c	module:MF_stratix_pll
e3_ph	sim/tb/altera_mf.v	/^parameter   e3_ph               = 0;$/;"	c	module:altpll
e3_time_delay	sim/tb/altera_mf.v	/^    parameter e3_time_delay = 0;$/;"	c	module:MF_stratix_pll
e3_time_delay	sim/tb/altera_mf.v	/^parameter   e3_time_delay       = 0;$/;"	c	module:altpll
e3_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] e3_time_delay_val;$/;"	r	module:MF_stratix_pll
ecc_pipeline_stage_enabled	sim/tb/altera_mf.v	/^	parameter ecc_pipeline_stage_enabled = "FALSE";$/;"	c	module:altsyncram
eccstatus	sim/tb/altera_mf.v	/^    output [width_eccstatus-1:0] eccstatus;   \/\/ ECC status flags$/;"	p	module:altsyncram
egpp_offset	sim/tb/altera_mf.v	/^    integer egpp_offset;$/;"	r	module:MF_cycloneiii_pll
egpp_offset	sim/tb/altera_mf.v	/^    integer egpp_offset;$/;"	r	module:MF_cycloneiiigl_pll
egpp_offset	sim/tb/altera_mf.v	/^    integer egpp_offset;$/;"	r	module:MF_stratix_pll
egpp_offset	sim/tb/altera_mf.v	/^    integer egpp_offset;$/;"	r	module:MF_stratixii_pll
egpp_offset	sim/tb/altera_mf.v	/^    integer egpp_offset;$/;"	r	module:MF_stratixiii_pll
empty	sim/tb/altera_mf.v	/^    output empty, full;$/;"	p	module:dcfifo_fefifo
empty	sim/tb/altera_mf.v	/^    output empty;$/;"	p	module:scfifo
empty_flag	sim/tb/altera_mf.v	/^    reg empty_flag;$/;"	r	module:scfifo
empty_latency1	sim/tb/altera_mf.v	/^    reg empty_latency1; $/;"	r	module:scfifo
empty_latency2	sim/tb/altera_mf.v	/^    reg empty_latency2; $/;"	r	module:scfifo
ena	sim/tb/altera_mf.v	/^    input    ena;$/;"	p	module:altsource_probe
ena	sim/tb/altera_mf.v	/^    input    ena;$/;"	p	module:sld_signaltap
ena	sim/tb/altera_mf.v	/^    input ena;$/;"	p	module:MF_pll_reg
ena	sim/tb/altera_mf.v	/^    input ena;$/;"	p	module:MF_stratix_pll
ena	sim/tb/altera_mf.v	/^    input ena;$/;"	p	module:MF_stratixii_pll
ena	sim/tb/altera_mf.v	/^    input ena;$/;"	p	module:altsqrt
ena	sim/tb/altera_mf.v	/^    input ena;$/;"	p	module:altsquare
ena	sim/tb/altera_mf.v	/^    input ena;$/;"	p	module:dffp
ena	sim/tb/altera_mf.v	/^    tri1 ena;$/;"	n	module:altsqrt
ena	sim/tb/altera_mf.v	/^    tri1 prn, clrn, ena;$/;"	n	module:MF_pll_reg
ena	sim/tb/altera_mf.v	/^    tri1 prn, clrn, ena;$/;"	n	module:dffp
ena0	sim/tb/altera_mf.v	/^    input ena0;$/;"	p	module:altmult_accum
ena0	sim/tb/altera_mf.v	/^    input ena0;$/;"	p	module:altmult_add
ena0	sim/tb/altera_mf.v	/^    tri1 ena0;$/;"	n	module:altmult_accum
ena0	sim/tb/altera_mf.v	/^    wire ena0;$/;"	n	module:MF_stratix_pll
ena0_cntr	sim/tb/altera_mf.v	/^    integer ena0_cntr;$/;"	r	module:MF_stratixii_pll
ena1	sim/tb/altera_mf.v	/^    input ena1;$/;"	p	module:altmult_accum
ena1	sim/tb/altera_mf.v	/^    input ena1;$/;"	p	module:altmult_add
ena1	sim/tb/altera_mf.v	/^    tri1 ena1;$/;"	n	module:altmult_accum
ena1	sim/tb/altera_mf.v	/^    wire ena1;$/;"	n	module:MF_stratix_pll
ena1_cntr	sim/tb/altera_mf.v	/^    integer ena1_cntr;$/;"	r	module:MF_stratixii_pll
ena2	sim/tb/altera_mf.v	/^    input ena2;$/;"	p	module:altmult_accum
ena2	sim/tb/altera_mf.v	/^    input ena2;$/;"	p	module:altmult_add
ena2	sim/tb/altera_mf.v	/^    tri1 ena2;$/;"	n	module:altmult_accum
ena2	sim/tb/altera_mf.v	/^    wire ena2;$/;"	n	module:MF_stratix_pll
ena3	sim/tb/altera_mf.v	/^    input ena3;$/;"	p	module:altmult_accum
ena3	sim/tb/altera_mf.v	/^    input ena3;$/;"	p	module:altmult_add
ena3	sim/tb/altera_mf.v	/^    tri1 ena3;$/;"	n	module:altmult_accum
ena3	sim/tb/altera_mf.v	/^    wire ena3;$/;"	n	module:MF_stratix_pll
ena4	sim/tb/altera_mf.v	/^    wire ena4;$/;"	n	module:MF_stratix_pll
ena5	sim/tb/altera_mf.v	/^    wire ena5;$/;"	n	module:MF_stratix_pll
ena_aclr_signa_wire	sim/tb/altera_mf.v	/^    wire ena_aclr_signa_wire;$/;"	n	module:altmult_add
ena_aclr_signb_wire	sim/tb/altera_mf.v	/^    wire ena_aclr_signb_wire;$/;"	n	module:altmult_add
ena_ipd	sim/tb/altera_mf.v	/^    wire ena_ipd;$/;"	n	module:MF_stratix_pll
ena_ipd	sim/tb/altera_mf.v	/^    wire ena_ipd;$/;"	n	module:MF_stratixii_pll
ena_ipd_last_value	sim/tb/altera_mf.v	/^    reg ena_ipd_last_value;$/;"	r	module:MF_stratix_pll
ena_ipd_last_value	sim/tb/altera_mf.v	/^    reg ena_ipd_last_value;$/;"	r	module:MF_stratixii_pll
ena_pll	sim/tb/altera_mf.v	/^    wire ena_pll;$/;"	n	module:MF_stratixii_pll
ena_pullup	sim/tb/altera_mf.v	/^tri1 ena_pullup;$/;"	n	module:altpll
enable0	sim/tb/altera_mf.v	/^    output enable0;$/;"	p	module:MF_stratix_pll
enable0	sim/tb/altera_mf.v	/^    output enable0;$/;"	p	module:MF_stratixii_pll
enable0	sim/tb/altera_mf.v	/^output        enable0;$/;"	p	module:altpll
enable0_counter	sim/tb/altera_mf.v	/^    parameter enable0_counter = "c0";$/;"	c	module:MF_stratixii_pll
enable0_counter	sim/tb/altera_mf.v	/^    parameter enable0_counter = "l0";$/;"	c	module:MF_stratix_pll
enable0_counter	sim/tb/altera_mf.v	/^parameter   enable0_counter     = "l0";$/;"	c	module:altpll
enable0_neg	sim/tb/altera_mf.v	/^    reg enable0_neg;$/;"	r	module:altlvds_tx
enable0_neg	sim/tb/altera_mf.v	/^    reg enable0_neg;$/;"	r	module:stratix_lvds_rx
enable0_reg	sim/tb/altera_mf.v	/^    reg enable0_reg;$/;"	r	module:stratix_lvds_rx
enable0_reg	sim/tb/altera_mf.v	/^    reg enable0_reg;$/;"	r	module:stratixii_lvds_rx
enable0_reg	sim/tb/altera_mf.v	/^    reg enable0_reg;$/;"	r	module:stratixiii_lvds_rx_channel
enable0_reg1	sim/tb/altera_mf.v	/^    reg enable0_reg1;$/;"	r	module:altlvds_tx
enable0_reg1	sim/tb/altera_mf.v	/^    reg enable0_reg1;$/;"	r	module:stratix_lvds_rx
enable0_reg2	sim/tb/altera_mf.v	/^    reg enable0_reg2;$/;"	r	module:altlvds_tx
enable0_tmp	sim/tb/altera_mf.v	/^    wire enable0_tmp;$/;"	n	module:MF_stratix_pll
enable0_tmp	sim/tb/altera_mf.v	/^    wire enable0_tmp;$/;"	n	module:MF_stratixii_pll
enable1	sim/tb/altera_mf.v	/^    output enable1;$/;"	p	module:MF_stratix_pll
enable1	sim/tb/altera_mf.v	/^    output enable1;$/;"	p	module:MF_stratixii_pll
enable1	sim/tb/altera_mf.v	/^output        enable1;$/;"	p	module:altpll
enable1_counter	sim/tb/altera_mf.v	/^    parameter enable1_counter = "c1";$/;"	c	module:MF_stratixii_pll
enable1_counter	sim/tb/altera_mf.v	/^    parameter enable1_counter = "l0";$/;"	c	module:MF_stratix_pll
enable1_counter	sim/tb/altera_mf.v	/^parameter   enable1_counter     = "l0";$/;"	c	module:altpll
enable1_reg	sim/tb/altera_mf.v	/^    reg enable1_reg;$/;"	r	module:stratix_lvds_rx
enable1_reg	sim/tb/altera_mf.v	/^    reg enable1_reg;$/;"	r	module:stratixii_tx_outclk
enable1_reg0	sim/tb/altera_mf.v	/^    reg enable1_reg0;$/;"	r	module:stratix_tx_outclk
enable1_reg1	sim/tb/altera_mf.v	/^    reg enable1_reg1;$/;"	r	module:stratix_tx_outclk
enable1_reg2	sim/tb/altera_mf.v	/^    reg enable1_reg2;$/;"	r	module:stratix_tx_outclk
enable1_tmp	sim/tb/altera_mf.v	/^    wire enable1_tmp;$/;"	n	module:MF_stratix_pll
enable1_tmp	sim/tb/altera_mf.v	/^    wire enable1_tmp;$/;"	n	module:MF_stratixii_pll
enable_0	sim/tb/altera_mf.v	/^    wire enable_0;$/;"	n	module:MF_stratix_pll
enable_0	sim/tb/altera_mf.v	/^    wire enable_0;$/;"	n	module:MF_stratixii_pll
enable_1	sim/tb/altera_mf.v	/^    wire enable_1;$/;"	n	module:MF_stratix_pll
enable_1	sim/tb/altera_mf.v	/^    wire enable_1;$/;"	n	module:MF_stratixii_pll
enable_clock_pin_mode	sim/tb/altera_mf.v	/^    parameter enable_clock_pin_mode = "UNUSED";$/;"	c	module:stratixiii_lvds_rx
enable_clock_pin_mode	sim/tb/altera_mf.v	/^    parameter enable_clock_pin_mode = "UNUSED";$/;"	c	module:stratixiii_lvds_rx_channel
enable_clock_pin_mode	sim/tb/altera_mf.v	/^parameter enable_clock_pin_mode = "UNUSED";$/;"	c	module:altlvds_rx
enable_clock_pin_mode	sim/tb/altera_mf.v	/^parameter enable_clock_pin_mode = "UNUSED";$/;"	c	module:altlvds_tx
enable_dpa_align_to_rising_edge_only	sim/tb/altera_mf.v	/^    parameter enable_dpa_align_to_rising_edge_only = "OFF";$/;"	c	module:altlvds_rx
enable_dpa_align_to_rising_edge_only	sim/tb/altera_mf.v	/^    parameter enable_dpa_align_to_rising_edge_only = "OFF";$/;"	c	module:stratixiii_lvds_rx
enable_dpa_align_to_rising_edge_only	sim/tb/altera_mf.v	/^    parameter enable_dpa_align_to_rising_edge_only = "OFF";$/;"	c	module:stratixiii_lvds_rx_channel
enable_dpa_align_to_rising_edge_only	sim/tb/altera_mf.v	/^    parameter enable_dpa_align_to_rising_edge_only = "OFF";$/;"	c	module:stratixiii_lvds_rx_dpa
enable_dpa_calibration	sim/tb/altera_mf.v	/^    parameter enable_dpa_calibration = "ON";$/;"	c	module:altlvds_rx
enable_dpa_fifo	sim/tb/altera_mf.v	/^    parameter enable_dpa_fifo = "ON";$/;"	c	module:altlvds_rx
enable_dpa_fifo	sim/tb/altera_mf.v	/^    parameter enable_dpa_fifo = "ON";$/;"	c	module:stratixgx_dpa_lvds_rx
enable_dpa_initial_phase_selection	sim/tb/altera_mf.v	/^    parameter enable_dpa_initial_phase_selection = "OFF";$/;"	c	module:altlvds_rx
enable_dpa_initial_phase_selection	sim/tb/altera_mf.v	/^    parameter enable_dpa_initial_phase_selection = "OFF";$/;"	c	module:stratixiii_lvds_rx
enable_dpa_initial_phase_selection	sim/tb/altera_mf.v	/^    parameter enable_dpa_initial_phase_selection = "OFF";$/;"	c	module:stratixiii_lvds_rx_channel
enable_dpa_initial_phase_selection	sim/tb/altera_mf.v	/^    parameter enable_dpa_initial_phase_selection = "OFF";$/;"	c	module:stratixiii_lvds_rx_dpa
enable_dpa_mode	sim/tb/altera_mf.v	/^    parameter enable_dpa_mode = "OFF";$/;"	c	module:altlvds_rx
enable_dpa_mode	sim/tb/altera_mf.v	/^    parameter enable_dpa_mode = "OFF";$/;"	c	module:stratixii_lvds_rx
enable_dpa_mode	sim/tb/altera_mf.v	/^    parameter enable_dpa_mode = "OFF";$/;"	c	module:stratixiii_lvds_rx
enable_dpa_mode	sim/tb/altera_mf.v	/^    parameter enable_dpa_mode = "OFF";$/;"	c	module:stratixiii_lvds_rx_channel
enable_dpa_pll_calibration	sim/tb/altera_mf.v	/^    parameter enable_dpa_pll_calibration = "OFF";$/;"	c	module:altlvds_rx
enable_ecc	sim/tb/altera_mf.v	/^    parameter enable_ecc = "FALSE";$/;"	c	module:altsyncram
enable_mem_data_b_reading	sim/tb/altera_mf.v	/^   parameter enable_mem_data_b_reading =  (sim_show_memory_data_in_port_b_layout == "ON") && ((o/;"	c	module:altsyncram
enable_metastability	sim/tb/altera_mf.v	/^    parameter    enable_metastability    =    "NO";$/;"	c	module:altsource_probe
enable_quad_spi_support	sim/tb/altera_mf.v	/^    parameter    enable_quad_spi_support    =    0;$/;"	c	module:altserial_flash_loader
enable_shared_access	sim/tb/altera_mf.v	/^    parameter    enable_shared_access    =    "OFF";$/;"	c	module:altserial_flash_loader
enable_soft_cdr_mode	sim/tb/altera_mf.v	/^    parameter enable_soft_cdr_mode = "OFF";$/;"	c	module:altlvds_rx
enable_soft_cdr_mode	sim/tb/altera_mf.v	/^    parameter enable_soft_cdr_mode = "OFF";$/;"	c	module:stratixiii_lvds_rx
enable_soft_cdr_mode	sim/tb/altera_mf.v	/^    parameter enable_soft_cdr_mode = "OFF";$/;"	c	module:stratixiii_lvds_rx_channel
enable_soft_cdr_mode	sim/tb/altera_mf.v	/^    parameter enable_soft_cdr_mode = "OFF";$/;"	c	module:stratixiii_lvds_rx_dpa
enable_switch_over_counter	sim/tb/altera_mf.v	/^    parameter enable_switch_over_counter           = "off";$/;"	c	module:MF_cycloneiii_pll
enable_switch_over_counter	sim/tb/altera_mf.v	/^    parameter enable_switch_over_counter           = "off";$/;"	c	module:MF_cycloneiiigl_pll
enable_switch_over_counter	sim/tb/altera_mf.v	/^    parameter enable_switch_over_counter           = "off";$/;"	c	module:MF_stratixiii_pll
enable_switch_over_counter	sim/tb/altera_mf.v	/^    parameter enable_switch_over_counter           = "on";$/;"	c	module:MF_stratixii_pll
enable_switch_over_counter	sim/tb/altera_mf.v	/^    parameter enable_switch_over_counter = "off";$/;"	c	module:MF_stratix_pll
enable_switch_over_counter	sim/tb/altera_mf.v	/^parameter   enable_switch_over_counter = "OFF";$/;"	c	module:altpll
end_address	sim/tb/altera_mf.v	/^    integer start_address, end_address;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
end_rdburst	rtl/sdram/sdram_para.v	/^`define     end_rdburst     cnt_clk == sdram_rd_burst-4     \/\/读突发终止$/;"	c
end_rdburst	sim/tb/sdram_para.v	/^`define     end_rdburst		cnt_clk == sdram_rd_burst-4     \/\/读突发终止$/;"	c
end_tcl	rtl/sdram/sdram_para.v	/^`define     end_tcl         cnt_clk == TCL_CLK-1            \/\/潜伏期结束$/;"	c
end_tcl	sim/tb/sdram_para.v	/^`define     end_tcl			cnt_clk == TCL_CLK-1            \/\/潜伏期结束$/;"	c
end_trcd	rtl/sdram/sdram_para.v	/^`define     end_trcd        cnt_clk == TRCD_CLK-1           \/\/行选通周期结束$/;"	c
end_trcd	sim/tb/sdram_para.v	/^`define	    end_trcd		cnt_clk	== TRCD_CLK-1           \/\/行选通周期结束$/;"	c
end_tread	rtl/sdram/sdram_para.v	/^`define     end_tread       cnt_clk == sdram_rd_burst+2     \/\/突发读结束     $/;"	c
end_tread	sim/tb/sdram_para.v	/^`define	    end_tread		cnt_clk	== sdram_rd_burst+2     \/\/突发读结束     $/;"	c
end_trfc	rtl/sdram/sdram_para.v	/^`define     end_trfc        cnt_clk == TRC_CLK              \/\/自动刷新周期结束$/;"	c
end_trfc	sim/tb/sdram_para.v	/^`define	    end_trfc		cnt_clk	== TRC_CLK              \/\/自动刷新周期结束$/;"	c
end_trp	rtl/sdram/sdram_para.v	/^`define     end_trp         cnt_clk == TRP_CLK              \/\/预充电有效周期结束$/;"	c
end_trp	sim/tb/sdram_para.v	/^`define	    end_trp			cnt_clk	== TRP_CLK              \/\/预充电有效周期结束$/;"	c
end_trsc	rtl/sdram/sdram_para.v	/^`define     end_trsc        cnt_clk == TRSC_CLK             \/\/模式寄存器设置时钟周期/;"	c
end_trsc	sim/tb/sdram_para.v	/^`define	    end_trsc		cnt_clk	== TRSC_CLK             \/\/模式寄存器设置时钟周期结束$/;"	c
end_twr	rtl/sdram/sdram_para.v	/^`define     end_twr         cnt_clk == TWR_CLK              \/\/写回周期结束$/;"	c
end_twr	sim/tb/sdram_para.v	/^`define	    end_twr		    cnt_clk	== TWR_CLK	            \/\/写回周期结束$/;"	c
end_twrite	rtl/sdram/sdram_para.v	/^`define     end_twrite      cnt_clk == sdram_wr_burst-1     \/\/突发写结束$/;"	c
end_twrite	sim/tb/sdram_para.v	/^`define	    end_twrite		cnt_clk	== sdram_wr_burst-1     \/\/突发写结束$/;"	c
end_wrburst	rtl/sdram/sdram_para.v	/^`define     end_wrburst     cnt_clk == sdram_wr_burst-1     \/\/写突发终止$/;"	c
end_wrburst	sim/tb/sdram_para.v	/^`define     end_wrburst		cnt_clk == sdram_wr_burst-1     \/\/写突发终止$/;"	c
enhanced_flash_programming	sim/tb/altera_mf.v	/^    parameter    enhanced_flash_programming    =    0;$/;"	c	module:altparallel_flash_loader
enhanced_mode	sim/tb/altera_mf.v	/^    parameter    enhanced_mode    =    0;$/;"	c	module:altserial_flash_loader
eqout	sim/tb/altera_mf.v	/^  output [3:0]                      eqout,$/;"	p	module:alt_aeq_s4
error	sim/tb/altera_mf.v	/^    reg error;$/;"	r	module:MF_cycloneiii_pll
error	sim/tb/altera_mf.v	/^    reg error;$/;"	r	module:MF_cycloneiiigl_pll
error	sim/tb/altera_mf.v	/^    reg error;$/;"	r	module:MF_stratix_pll
error	sim/tb/altera_mf.v	/^    reg error;$/;"	r	module:MF_stratixii_pll
error	sim/tb/altera_mf.v	/^    reg error;$/;"	r	module:MF_stratixiii_pll
error	sim/tb/altera_mf.v	/^  output [number_of_channels-1:0]   error$/;"	p	module:alt_aeq_s4
error_status	sim/tb/altera_mf.v	/^    reg error_status;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
error_status	sim/tb/altera_mf.v	/^    reg error_status;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
exception_handling	sim/tb/altera_mf.v	/^    parameter exception_handling = "YES";$/;"	c	module:altfp_mult
execute	sim/tb/altera_mf.v	/^            begin : execute$/;"	b	block:signal_gen.sim_model
exp_dataa	sim/tb/altera_mf.v	/^    integer exp_dataa;$/;"	r	module:altfp_mult
exp_datab	sim/tb/altera_mf.v	/^    integer exp_datab;$/;"	r	module:altfp_mult
exp_result	sim/tb/altera_mf.v	/^    integer exp_result;$/;"	r	module:altfp_mult
expected_clk_cycle	sim/tb/altera_mf.v	/^real expected_clk_cycle;$/;"	r	module:altclklock
expected_next_clk_edge	sim/tb/altera_mf.v	/^real expected_next_clk_edge;$/;"	r	module:altclklock
exponent_number	sim/tb/altera_mf.v	/^        input exponent_number;$/;"	p	function:altfp_mult.exponential_value
exponent_number	sim/tb/altera_mf.v	/^        integer exponent_number;$/;"	r	function:altfp_mult.exponential_value
exponential_value	sim/tb/altera_mf.v	/^    function integer exponential_value;$/;"	f	module:altfp_mult
ext_fbk_cntr	sim/tb/altera_mf.v	/^    reg [8*2:1] ext_fbk_cntr;$/;"	r	module:MF_stratix_pll
ext_fbk_cntr	sim/tb/altera_mf.v	/^    reg [8*2:1] ext_fbk_cntr;$/;"	r	module:MF_stratixii_pll
ext_fbk_cntr_delay	sim/tb/altera_mf.v	/^    reg [31:0] ext_fbk_cntr_delay;$/;"	r	module:MF_stratix_pll
ext_fbk_cntr_high	sim/tb/altera_mf.v	/^    reg [31:0] ext_fbk_cntr_high;$/;"	r	module:MF_stratix_pll
ext_fbk_cntr_high	sim/tb/altera_mf.v	/^    reg [31:0] ext_fbk_cntr_high;$/;"	r	module:MF_stratixii_pll
ext_fbk_cntr_index	sim/tb/altera_mf.v	/^    integer ext_fbk_cntr_index;$/;"	r	module:MF_stratixii_pll
ext_fbk_cntr_initial	sim/tb/altera_mf.v	/^    integer ext_fbk_cntr_initial;$/;"	r	module:MF_stratix_pll
ext_fbk_cntr_initial	sim/tb/altera_mf.v	/^    integer ext_fbk_cntr_initial;$/;"	r	module:MF_stratixii_pll
ext_fbk_cntr_low	sim/tb/altera_mf.v	/^    reg [31:0] ext_fbk_cntr_low;$/;"	r	module:MF_stratix_pll
ext_fbk_cntr_low	sim/tb/altera_mf.v	/^    reg [31:0] ext_fbk_cntr_low;$/;"	r	module:MF_stratixii_pll
ext_fbk_cntr_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] ext_fbk_cntr_mode;$/;"	r	module:MF_stratix_pll
ext_fbk_cntr_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] ext_fbk_cntr_mode;$/;"	r	module:MF_stratixii_pll
ext_fbk_cntr_modulus	sim/tb/altera_mf.v	/^    reg [31:0] ext_fbk_cntr_modulus;$/;"	r	module:MF_stratix_pll
ext_fbk_cntr_modulus	sim/tb/altera_mf.v	/^    reg [31:0] ext_fbk_cntr_modulus;$/;"	r	module:MF_stratixii_pll
ext_fbk_cntr_ph	sim/tb/altera_mf.v	/^    integer ext_fbk_cntr_ph;$/;"	r	module:MF_stratix_pll
ext_fbk_cntr_ph	sim/tb/altera_mf.v	/^    integer ext_fbk_cntr_ph;$/;"	r	module:MF_stratixii_pll
ext_fbk_delay	sim/tb/altera_mf.v	/^    reg  [31:0] ext_fbk_delay;$/;"	r	module:MF_stratix_pll
extclk	sim/tb/altera_mf.v	/^    output [3:0] extclk;$/;"	p	module:MF_stratix_pll
extclk	sim/tb/altera_mf.v	/^output        [3:0] extclk;$/;"	p	module:altpll
extclk0	sim/tb/altera_mf.v	/^    wire extclk0;$/;"	n	module:MF_stratix_pll
extclk0_counter	sim/tb/altera_mf.v	/^    parameter extclk0_counter = "e0";$/;"	c	module:MF_stratix_pll
extclk0_counter	sim/tb/altera_mf.v	/^parameter   extclk0_counter     = "e0" ;$/;"	c	module:altpll
extclk0_divide_by	sim/tb/altera_mf.v	/^    parameter extclk0_divide_by = 1;$/;"	c	module:MF_stratix_pll
extclk0_divide_by	sim/tb/altera_mf.v	/^parameter   extclk0_divide_by       = 1;$/;"	c	module:altpll
extclk0_duty_cycle	sim/tb/altera_mf.v	/^    parameter extclk0_duty_cycle = 50;$/;"	c	module:MF_stratix_pll
extclk0_duty_cycle	sim/tb/altera_mf.v	/^parameter   extclk0_duty_cycle      = 50;$/;"	c	module:altpll
extclk0_multiply_by	sim/tb/altera_mf.v	/^    parameter extclk0_multiply_by = 1;$/;"	c	module:MF_stratix_pll
extclk0_multiply_by	sim/tb/altera_mf.v	/^parameter   extclk0_multiply_by     = 1;$/;"	c	module:altpll
extclk0_phase_shift	sim/tb/altera_mf.v	/^    parameter extclk0_phase_shift = 0;$/;"	c	module:MF_stratix_pll
extclk0_phase_shift	sim/tb/altera_mf.v	/^parameter   extclk0_phase_shift     = "0";$/;"	c	module:altpll
extclk0_time_delay	sim/tb/altera_mf.v	/^    parameter extclk0_time_delay = 0;$/;"	c	module:MF_stratix_pll
extclk0_time_delay	sim/tb/altera_mf.v	/^parameter   extclk0_time_delay      = "0";$/;"	c	module:altpll
extclk0_tmp	sim/tb/altera_mf.v	/^    wire extclk0_tmp;$/;"	n	module:MF_stratix_pll
extclk0_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter extclk0_use_even_counter_mode = "off";$/;"	c	module:MF_stratix_pll
extclk0_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter extclk0_use_even_counter_value = "off";$/;"	c	module:MF_stratix_pll
extclk1	sim/tb/altera_mf.v	/^    wire extclk1;$/;"	n	module:MF_stratix_pll
extclk1_counter	sim/tb/altera_mf.v	/^    parameter extclk1_counter = "e1";$/;"	c	module:MF_stratix_pll
extclk1_counter	sim/tb/altera_mf.v	/^parameter   extclk1_counter     = "e1" ;$/;"	c	module:altpll
extclk1_divide_by	sim/tb/altera_mf.v	/^    parameter extclk1_divide_by = 1;$/;"	c	module:MF_stratix_pll
extclk1_divide_by	sim/tb/altera_mf.v	/^parameter   extclk1_divide_by       = 1;$/;"	c	module:altpll
extclk1_duty_cycle	sim/tb/altera_mf.v	/^    parameter extclk1_duty_cycle = 50;$/;"	c	module:MF_stratix_pll
extclk1_duty_cycle	sim/tb/altera_mf.v	/^parameter   extclk1_duty_cycle      = 50;$/;"	c	module:altpll
extclk1_multiply_by	sim/tb/altera_mf.v	/^    parameter extclk1_multiply_by = 1;$/;"	c	module:MF_stratix_pll
extclk1_multiply_by	sim/tb/altera_mf.v	/^parameter   extclk1_multiply_by     = 1;$/;"	c	module:altpll
extclk1_phase_shift	sim/tb/altera_mf.v	/^    parameter extclk1_phase_shift = 0;$/;"	c	module:MF_stratix_pll
extclk1_phase_shift	sim/tb/altera_mf.v	/^parameter   extclk1_phase_shift     = "0";$/;"	c	module:altpll
extclk1_time_delay	sim/tb/altera_mf.v	/^    parameter extclk1_time_delay = 0;$/;"	c	module:MF_stratix_pll
extclk1_time_delay	sim/tb/altera_mf.v	/^parameter   extclk1_time_delay      = "0";$/;"	c	module:altpll
extclk1_tmp	sim/tb/altera_mf.v	/^    wire extclk1_tmp;$/;"	n	module:MF_stratix_pll
extclk1_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter extclk1_use_even_counter_mode = "off";$/;"	c	module:MF_stratix_pll
extclk1_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter extclk1_use_even_counter_value = "off";$/;"	c	module:MF_stratix_pll
extclk2	sim/tb/altera_mf.v	/^    wire extclk2;$/;"	n	module:MF_stratix_pll
extclk2_counter	sim/tb/altera_mf.v	/^    parameter extclk2_counter = "e2";$/;"	c	module:MF_stratix_pll
extclk2_counter	sim/tb/altera_mf.v	/^parameter   extclk2_counter     = "e2" ;$/;"	c	module:altpll
extclk2_divide_by	sim/tb/altera_mf.v	/^    parameter extclk2_divide_by = 1;$/;"	c	module:MF_stratix_pll
extclk2_divide_by	sim/tb/altera_mf.v	/^parameter   extclk2_divide_by       = 1;$/;"	c	module:altpll
extclk2_duty_cycle	sim/tb/altera_mf.v	/^    parameter extclk2_duty_cycle = 50;$/;"	c	module:MF_stratix_pll
extclk2_duty_cycle	sim/tb/altera_mf.v	/^parameter   extclk2_duty_cycle      = 50;$/;"	c	module:altpll
extclk2_multiply_by	sim/tb/altera_mf.v	/^    parameter extclk2_multiply_by = 1;$/;"	c	module:MF_stratix_pll
extclk2_multiply_by	sim/tb/altera_mf.v	/^parameter   extclk2_multiply_by     = 1;$/;"	c	module:altpll
extclk2_phase_shift	sim/tb/altera_mf.v	/^    parameter extclk2_phase_shift = 0;$/;"	c	module:MF_stratix_pll
extclk2_phase_shift	sim/tb/altera_mf.v	/^parameter   extclk2_phase_shift     = "0";$/;"	c	module:altpll
extclk2_time_delay	sim/tb/altera_mf.v	/^    parameter extclk2_time_delay = 0;$/;"	c	module:MF_stratix_pll
extclk2_time_delay	sim/tb/altera_mf.v	/^parameter   extclk2_time_delay      = "0";$/;"	c	module:altpll
extclk2_tmp	sim/tb/altera_mf.v	/^    wire extclk2_tmp;$/;"	n	module:MF_stratix_pll
extclk2_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter extclk2_use_even_counter_mode = "off";$/;"	c	module:MF_stratix_pll
extclk2_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter extclk2_use_even_counter_value = "off";$/;"	c	module:MF_stratix_pll
extclk3	sim/tb/altera_mf.v	/^    wire extclk3;$/;"	n	module:MF_stratix_pll
extclk3_counter	sim/tb/altera_mf.v	/^    parameter extclk3_counter = "e3";$/;"	c	module:MF_stratix_pll
extclk3_counter	sim/tb/altera_mf.v	/^parameter   extclk3_counter     = "e3" ;$/;"	c	module:altpll
extclk3_divide_by	sim/tb/altera_mf.v	/^    parameter extclk3_divide_by = 1;$/;"	c	module:MF_stratix_pll
extclk3_divide_by	sim/tb/altera_mf.v	/^parameter   extclk3_divide_by       = 1;$/;"	c	module:altpll
extclk3_duty_cycle	sim/tb/altera_mf.v	/^    parameter extclk3_duty_cycle = 50;$/;"	c	module:MF_stratix_pll
extclk3_duty_cycle	sim/tb/altera_mf.v	/^parameter   extclk3_duty_cycle      = 50;$/;"	c	module:altpll
extclk3_multiply_by	sim/tb/altera_mf.v	/^    parameter extclk3_multiply_by = 1;$/;"	c	module:MF_stratix_pll
extclk3_multiply_by	sim/tb/altera_mf.v	/^parameter   extclk3_multiply_by     = 1;$/;"	c	module:altpll
extclk3_phase_shift	sim/tb/altera_mf.v	/^    parameter extclk3_phase_shift = 0;$/;"	c	module:MF_stratix_pll
extclk3_phase_shift	sim/tb/altera_mf.v	/^parameter   extclk3_phase_shift     = "0";$/;"	c	module:altpll
extclk3_time_delay	sim/tb/altera_mf.v	/^    parameter extclk3_time_delay = 0;$/;"	c	module:MF_stratix_pll
extclk3_time_delay	sim/tb/altera_mf.v	/^parameter   extclk3_time_delay      = "0";$/;"	c	module:altpll
extclk3_tmp	sim/tb/altera_mf.v	/^    wire extclk3_tmp;$/;"	n	module:MF_stratix_pll
extclk3_use_even_counter_mode	sim/tb/altera_mf.v	/^    parameter extclk3_use_even_counter_mode = "off";$/;"	c	module:MF_stratix_pll
extclk3_use_even_counter_value	sim/tb/altera_mf.v	/^    parameter extclk3_use_even_counter_value = "off";$/;"	c	module:MF_stratix_pll
extclk_cycles_per_sync_period	sim/tb/altera_mf.v	/^integer extclk_cycles_per_sync_period;$/;"	r	module:altclklock
extclk_phase_delay	sim/tb/altera_mf.v	/^time extclk_phase_delay;$/;"	r	module:altclklock
extclk_synchronizing_period	sim/tb/altera_mf.v	/^time extclk_synchronizing_period;$/;"	r	module:altclklock
extclk_tmp	sim/tb/altera_mf.v	/^reg extclk_tmp;$/;"	r	module:altclklock
extclkena	sim/tb/altera_mf.v	/^    input [3:0] extclkena;$/;"	p	module:MF_stratix_pll
extclkena	sim/tb/altera_mf.v	/^input       [3:0] extclkena;$/;"	p	module:altpll
extclkena0_ipd	sim/tb/altera_mf.v	/^    wire extclkena0_ipd;$/;"	n	module:MF_stratix_pll
extclkena1_ipd	sim/tb/altera_mf.v	/^    wire extclkena1_ipd;$/;"	n	module:MF_stratix_pll
extclkena2_ipd	sim/tb/altera_mf.v	/^    wire extclkena2_ipd;$/;"	n	module:MF_stratix_pll
extclkena3_ipd	sim/tb/altera_mf.v	/^    wire extclkena3_ipd;$/;"	n	module:MF_stratix_pll
extclkena_pullup	sim/tb/altera_mf.v	/^tri1 [3:0] extclkena_pullup;$/;"	n	module:altpll
extena0	sim/tb/altera_mf.v	/^    wire extena0;$/;"	n	module:MF_stratix_pll
extena1	sim/tb/altera_mf.v	/^    wire extena1;$/;"	n	module:MF_stratix_pll
extena2	sim/tb/altera_mf.v	/^    wire extena2;$/;"	n	module:MF_stratix_pll
extena3	sim/tb/altera_mf.v	/^    wire extena3;$/;"	n	module:MF_stratix_pll
extend_oe_disable	sim/tb/altera_mf.v	/^parameter extend_oe_disable = "UNUSED";$/;"	c	module:altddio_bidir
extend_oe_disable	sim/tb/altera_mf.v	/^parameter extend_oe_disable = "UNUSED";$/;"	c	module:altddio_out
external_switch	sim/tb/altera_mf.v	/^    reg external_switch;$/;"	r	module:MF_cycloneiii_pll
external_switch	sim/tb/altera_mf.v	/^    reg external_switch;$/;"	r	module:MF_cycloneiiigl_pll
external_switch	sim/tb/altera_mf.v	/^    reg external_switch;$/;"	r	module:MF_stratix_pll
external_switch	sim/tb/altera_mf.v	/^    reg external_switch;$/;"	r	module:MF_stratixii_pll
external_switch	sim/tb/altera_mf.v	/^    reg external_switch;$/;"	r	module:MF_stratixiii_pll
extra_accumulator_latency	sim/tb/altera_mf.v	/^    parameter extra_accumulator_latency      = 0;$/;"	c	module:altmult_accum
extra_addr_byte	sim/tb/altera_mf.v	/^    parameter    extra_addr_byte    =    0;$/;"	c	module:altparallel_flash_loader
extra_latency	sim/tb/altera_mf.v	/^    parameter extra_latency                  = 0;$/;"	c	module:altmult_add
extra_latency	sim/tb/altera_mf.v	/^    parameter extra_latency = 0;$/;"	c	module:altaccumulate
extra_multiplier_latency	sim/tb/altera_mf.v	/^    parameter extra_multiplier_latency       = 0;$/;"	c	module:altmult_accum
extra_regr	sim/tb/altera_mf.v	/^    reg extra_regr;$/;"	r	module:stratixiii_lvds_rx_channel
extra_sign_bit_width	sim/tb/altera_mf.v	/^    parameter extra_sign_bit_width = (port_signa == "PORT_USED" || port_signb == "PORT_USED")? a/;"	c	module:altmult_add
extra_sign_bits	sim/tb/altera_mf.v	/^    reg [extra_sign_bit_width - 1 : 0] extra_sign_bits;$/;"	r	module:altmult_add
extract_param_name	sim/tb/altera_mf.v	/^    reg extract_param_name;  \/\/ if 1 mean extracting parameters name from given string$/;"	r	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
extract_param_value	sim/tb/altera_mf.v	/^    reg extract_param_value; \/\/ if 1 mean extracting parameters value from given string$/;"	r	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
fac_ten	sim/tb/altera_mf.v	/^    integer fac_ten, lc;$/;"	r	function:MF_cycloneiii_pll.scale_num
fac_ten	sim/tb/altera_mf.v	/^    integer fac_ten, lc;$/;"	r	function:MF_cycloneiiigl_pll.scale_num
fac_ten	sim/tb/altera_mf.v	/^    integer fac_ten, lc;$/;"	r	function:MF_stratix_pll.scale_num
fac_ten	sim/tb/altera_mf.v	/^    integer fac_ten, lc;$/;"	r	function:MF_stratixii_pll.scale_num
fac_ten	sim/tb/altera_mf.v	/^    integer fac_ten, lc;$/;"	r	function:MF_stratixiii_pll.scale_num
family_arria10	sim/tb/altera_mf.v	/^   parameter family_arria10 = ((intended_device_family == "Arria 10") || (intended_device_family/;"	c	module:altsyncram
family_arriaii	sim/tb/altera_mf.v	/^reg family_arriaii;$/;"	r	module:altpll
family_arriaiigx	sim/tb/altera_mf.v	/^   parameter family_arriaiigx = ((intended_device_family == "Arria II GX") || (intended_device_f/;"	c	module:altsyncram
family_arriaiigz	sim/tb/altera_mf.v	/^   parameter family_arriaiigz = ((intended_device_family == "Arria II GZ") || (intended_device_f/;"	c	module:altsyncram
family_arriav	sim/tb/altera_mf.v	/^   parameter family_arriav = ((intended_device_family == "Arria V") || (intended_device_family =/;"	c	module:altsyncram
family_arriavgz	sim/tb/altera_mf.v	/^   parameter family_arriavgz = ((intended_device_family == "Arria V GZ") || (intended_device_fam/;"	c	module:altsyncram
family_arriavi	sim/tb/altera_mf.v	/^   parameter family_arriavi = ((intended_device_family == "Arria VI") || (intended_device_family/;"	c	module:altsyncram
family_base_arriav	sim/tb/altera_mf.v	/^   parameter family_base_arriav = ((family_arriav == 1) || (family_cyclonev == 1)) ? 1 : 0 ;$/;"	c	module:altsyncram
family_base_cycloneii	sim/tb/altera_mf.v	/^   parameter family_base_cycloneii = ((intended_device_family == "Cyclone II") || (intended_devi/;"	c	module:altsyncram
family_base_cycloneii	sim/tb/altera_mf.v	/^reg family_base_cycloneii;$/;"	r	module:altpll
family_base_stratix	sim/tb/altera_mf.v	/^   parameter family_base_stratix = ((intended_device_family == "Stratix") || (intended_device_fa/;"	c	module:altsyncram
family_base_stratixii	sim/tb/altera_mf.v	/^   parameter family_base_stratixii = ((intended_device_family == "Stratix II") || (intended_devi/;"	c	module:altsyncram
family_cyclone	sim/tb/altera_mf.v	/^   parameter family_cyclone = ((intended_device_family == "Cyclone") || (intended_device_family /;"	c	module:altsyncram
family_cycloneii	sim/tb/altera_mf.v	/^   parameter family_cycloneii = ((family_base_cycloneii == 1) || (family_cycloneiii == 1)) ? 1 :/;"	c	module:altsyncram
family_cycloneiii	sim/tb/altera_mf.v	/^   parameter family_cycloneiii = ((intended_device_family == "Cyclone III") || (intended_device_/;"	c	module:altsyncram
family_cycloneiii	sim/tb/altera_mf.v	/^reg family_cycloneiii;$/;"	r	module:altpll
family_cycloneiiigl	sim/tb/altera_mf.v	/^reg family_cycloneiiigl;$/;"	r	module:altpll
family_cyclonev	sim/tb/altera_mf.v	/^   parameter family_cyclonev = ((intended_device_family == "Cyclone V") || (intended_device_fami/;"	c	module:altsyncram
family_hardcopyii	sim/tb/altera_mf.v	/^   parameter family_hardcopyii = ((intended_device_family == "HardCopy II") || (intended_device_/;"	c	module:altsyncram
family_hardcopyiii	sim/tb/altera_mf.v	/^   parameter family_hardcopyiii = ((intended_device_family == "HardCopy III") || (intended_devic/;"	c	module:altsyncram
family_hardcopyiv	sim/tb/altera_mf.v	/^   parameter family_hardcopyiv = ((intended_device_family == "HardCopy IV") || (intended_device_/;"	c	module:altsyncram
family_has_lutram	sim/tb/altera_mf.v	/^   parameter family_has_lutram = ((family_stratixiii == 1) || (family_stratixv == 1) || (family_/;"	c	module:altsyncram
family_has_m512	sim/tb/altera_mf.v	/^   parameter family_has_m512 = (((intended_device_family == "StratixHC") || (family_base_stratix/;"	c	module:altsyncram
family_has_megaram	sim/tb/altera_mf.v	/^   parameter family_has_megaram = (((intended_device_family == "StratixHC") || (family_base_stra/;"	c	module:altsyncram
family_has_stratix_style_pll	sim/tb/altera_mf.v	/^reg family_has_stratix_style_pll;$/;"	r	module:altpll
family_has_stratixi_style_ram	sim/tb/altera_mf.v	/^   parameter family_has_stratixi_style_ram = ((intended_device_family == "StratixHC") || (family/;"	c	module:altsyncram
family_has_stratixii_style_pll	sim/tb/altera_mf.v	/^reg family_has_stratixii_style_pll;$/;"	r	module:altpll
family_has_stratixiii_style_ram	sim/tb/altera_mf.v	/^   parameter family_has_stratixiii_style_ram = ((family_stratixiii == 1) || (family_cycloneiii =/;"	c	module:altsyncram
family_has_stratixv_style_ram	sim/tb/altera_mf.v	/^   parameter family_has_stratixv_style_ram = ((family_base_arriav == 1) || (family_stratixv == 1/;"	c	module:altsyncram
family_name	sim/tb/altera_mf.v	/^    parameter family_name = "Stratix";$/;"	c	module:MF_stratix_pll
family_name	sim/tb/altera_mf.v	/^    parameter family_name = "StratixII";$/;"	c	module:MF_stratixii_pll
family_name	sim/tb/altera_mf.v	/^    parameter family_name = "StratixIII";$/;"	c	module:MF_cycloneiii_pll
family_name	sim/tb/altera_mf.v	/^    parameter family_name = "StratixIII";$/;"	c	module:MF_stratixiii_pll
family_name	sim/tb/altera_mf.v	/^    parameter family_name = "cycloneiiigl";$/;"	c	module:MF_cycloneiiigl_pll
family_nightfury	sim/tb/altera_mf.v	/^   parameter family_nightfury = ((intended_device_family == "Nightfury") || (intended_device_fam/;"	c	module:altsyncram
family_stratixiii	sim/tb/altera_mf.v	/^   parameter family_stratixiii = ((intended_device_family == "Stratix III") || (intended_device_/;"	c	module:altsyncram
family_stratixiii	sim/tb/altera_mf.v	/^reg family_stratixiii;$/;"	r	module:altpll
family_stratixv	sim/tb/altera_mf.v	/^   parameter family_stratixv = ((intended_device_family == "Stratix V") || (intended_device_fami/;"	c	module:altsyncram
family_zippleback	sim/tb/altera_mf.v	/^   parameter family_zippleback = ((intended_device_family == "MAX 10 FPGA") || (intended_device_/;"	c	module:altsyncram
fast_clk	sim/tb/altera_mf.v	/^    wire fast_clk;$/;"	n	module:stratixiii_lvds_rx_channel
fastclk_negedge_count	sim/tb/altera_mf.v	/^    integer fastclk_negedge_count [number_of_channels - 1 : 0];$/;"	r	module:stratixgx_dpa_lvds_rx
fastclk_posedge_count	sim/tb/altera_mf.v	/^    integer fastclk_posedge_count [number_of_channels -1: 0];$/;"	r	module:stratixgx_dpa_lvds_rx
fb	sim/tb/altera_mf.v	/^    reg fb;$/;"	r	module:altlvds_tx
fb_int	sim/tb/altera_mf.v	/^    reg [width_out-1:0] fb_int;$/;"	r	module:altaccumulate
fbclk	sim/tb/altera_mf.v	/^    wire fbclk;$/;"	n	module:MF_cycloneiii_pll
fbclk	sim/tb/altera_mf.v	/^    wire fbclk;$/;"	n	module:MF_cycloneiiigl_pll
fbclk	sim/tb/altera_mf.v	/^    wire fbclk;$/;"	n	module:MF_stratix_pll
fbclk	sim/tb/altera_mf.v	/^    wire fbclk;$/;"	n	module:MF_stratixii_pll
fbclk	sim/tb/altera_mf.v	/^    wire fbclk;$/;"	n	module:MF_stratixiii_pll
fbclk_last_value	sim/tb/altera_mf.v	/^    reg fbclk_last_value;$/;"	r	module:MF_cycloneiii_pll
fbclk_last_value	sim/tb/altera_mf.v	/^    reg fbclk_last_value;$/;"	r	module:MF_cycloneiiigl_pll
fbclk_last_value	sim/tb/altera_mf.v	/^    reg fbclk_last_value;$/;"	r	module:MF_stratix_pll
fbclk_last_value	sim/tb/altera_mf.v	/^    reg fbclk_last_value;$/;"	r	module:MF_stratixii_pll
fbclk_last_value	sim/tb/altera_mf.v	/^    reg fbclk_last_value;$/;"	r	module:MF_stratixiii_pll
fbclk_period	sim/tb/altera_mf.v	/^    integer fbclk_period;$/;"	r	module:MF_cycloneiii_pll
fbclk_period	sim/tb/altera_mf.v	/^    integer fbclk_period;$/;"	r	module:MF_stratix_pll
fbclk_period	sim/tb/altera_mf.v	/^    integer fbclk_period;$/;"	r	module:MF_stratixii_pll
fbclk_period	sim/tb/altera_mf.v	/^    integer fbclk_period;$/;"	r	module:MF_stratixiii_pll
fbclk_period	sim/tb/altera_mf.v	/^    time fbclk_period;$/;"	r	module:MF_cycloneiiigl_pll
fbclk_time	sim/tb/altera_mf.v	/^    time    fbclk_time;$/;"	r	module:MF_cycloneiii_pll
fbclk_time	sim/tb/altera_mf.v	/^    time    fbclk_time;$/;"	r	module:MF_cycloneiiigl_pll
fbclk_time	sim/tb/altera_mf.v	/^    time    fbclk_time;$/;"	r	module:MF_stratix_pll
fbclk_time	sim/tb/altera_mf.v	/^    time    fbclk_time;$/;"	r	module:MF_stratixii_pll
fbclk_time	sim/tb/altera_mf.v	/^    time    fbclk_time;$/;"	r	module:MF_stratixiii_pll
fbin	sim/tb/altera_mf.v	/^    input fbin;$/;"	p	module:MF_cycloneiii_pll
fbin	sim/tb/altera_mf.v	/^    input fbin;$/;"	p	module:MF_cycloneiiigl_pll
fbin	sim/tb/altera_mf.v	/^    input fbin;$/;"	p	module:MF_stratix_pll
fbin	sim/tb/altera_mf.v	/^    input fbin;$/;"	p	module:MF_stratixii_pll
fbin	sim/tb/altera_mf.v	/^    input fbin;$/;"	p	module:MF_stratixiii_pll
fbin	sim/tb/altera_mf.v	/^input       fbin;$/;"	p	module:altpll
fbin	sim/tb/altera_mf.v	/^input fbin;$/;"	p	module:altclklock
fbin_int	sim/tb/altera_mf.v	/^tri1 fbin_int;$/;"	n	module:altclklock
fbin_ipd	sim/tb/altera_mf.v	/^    wire fbin_ipd;$/;"	n	module:MF_cycloneiiigl_pll
fbin_ipd	sim/tb/altera_mf.v	/^    wire fbin_ipd;$/;"	n	module:MF_stratix_pll
fbin_ipd	sim/tb/altera_mf.v	/^    wire fbin_ipd;$/;"	n	module:MF_stratixii_pll
fbin_pulldown	sim/tb/altera_mf.v	/^tri0 fbin_pulldown;$/;"	n	module:altpll
fbk_delay	sim/tb/altera_mf.v	/^    integer fbk_delay;$/;"	r	module:MF_cycloneiii_pll
fbk_delay	sim/tb/altera_mf.v	/^    integer fbk_delay;$/;"	r	module:MF_cycloneiiigl_pll
fbk_delay	sim/tb/altera_mf.v	/^    integer fbk_delay;$/;"	r	module:MF_stratix_pll
fbk_delay	sim/tb/altera_mf.v	/^    integer fbk_delay;$/;"	r	module:MF_stratixii_pll
fbk_delay	sim/tb/altera_mf.v	/^    integer fbk_delay;$/;"	r	module:MF_stratixiii_pll
fbk_phase	sim/tb/altera_mf.v	/^    integer fbk_phase;$/;"	r	module:MF_cycloneiii_pll
fbk_phase	sim/tb/altera_mf.v	/^    integer fbk_phase;$/;"	r	module:MF_cycloneiiigl_pll
fbk_phase	sim/tb/altera_mf.v	/^    integer fbk_phase;$/;"	r	module:MF_stratix_pll
fbk_phase	sim/tb/altera_mf.v	/^    integer fbk_phase;$/;"	r	module:MF_stratixii_pll
fbk_phase	sim/tb/altera_mf.v	/^    integer fbk_phase;$/;"	r	module:MF_stratixiii_pll
fbmimicbidir	sim/tb/altera_mf.v	/^inout fbmimicbidir;$/;"	p	module:altpll
fbout	sim/tb/altera_mf.v	/^    output fbout;$/;"	p	module:MF_cycloneiii_pll
fbout	sim/tb/altera_mf.v	/^    output fbout;$/;"	p	module:MF_cycloneiiigl_pll
fbout	sim/tb/altera_mf.v	/^    output fbout;$/;"	p	module:MF_stratixiii_pll
fbout	sim/tb/altera_mf.v	/^output        fbout;$/;"	p	module:altpll
fbout_wire	sim/tb/altera_mf.v	/^wire fbout_wire;$/;"	n	module:altpll
feature_family_base_cyclone	sim/tb/altera_mf.v	/^    reg feature_family_base_cyclone;$/;"	r	module:dcfifo_async
feature_family_base_cyclone	sim/tb/altera_mf.v	/^    reg feature_family_base_cyclone;$/;"	r	module:dcfifo_sync
feature_family_base_stratix	sim/tb/altera_mf.v	/^    reg feature_family_base_stratix;$/;"	r	module:dcfifo_async
feature_family_base_stratix	sim/tb/altera_mf.v	/^    reg feature_family_base_stratix;$/;"	r	module:dcfifo_sync
feature_family_cycloneii	sim/tb/altera_mf.v	/^    reg feature_family_cycloneii;$/;"	r	module:dcfifo_low_latency
feature_family_cycloneii	sim/tb/altera_mf.v	/^    reg feature_family_cycloneii;$/;"	r	module:dcfifo_sync
feature_family_cycloneiii	sim/tb/altera_mf.v	/^    reg feature_family_cycloneiii;$/;"	r	module:dcfifo_low_latency
feature_family_cycloneiii	sim/tb/altera_mf.v	/^    reg feature_family_cycloneiii;$/;"	r	module:dcfifo_sync
feature_family_has_stratixii_style_ram	sim/tb/altera_mf.v	/^    reg feature_family_has_stratixii_style_ram;$/;"	r	module:dcfifo_low_latency
feature_family_has_stratixii_style_ram	sim/tb/altera_mf.v	/^    reg feature_family_has_stratixii_style_ram;$/;"	r	module:dcfifo_mixed_widths
feature_family_has_stratixiii_style_ram	sim/tb/altera_mf.v	/^    reg feature_family_has_stratixiii_style_ram;$/;"	r	module:dcfifo_low_latency
feature_family_stratix	sim/tb/altera_mf.v	/^    reg                    feature_family_stratix;$/;"	r	module:alt3pram
feature_family_stratix	sim/tb/altera_mf.v	/^    reg feature_family_stratix;$/;"	r	module:dcfifo_low_latency
feature_family_stratix	sim/tb/altera_mf.v	/^    reg feature_family_stratix;$/;"	r	module:dcfifo_mixed_widths
feature_family_stratixii	sim/tb/altera_mf.v	/^    reg feature_family_stratixii;$/;"	r	module:dcfifo_low_latency
feature_family_stratixii	sim/tb/altera_mf.v	/^    reg feature_family_stratixii;$/;"	r	module:dcfifo_sync
feature_family_stratixiii	sim/tb/altera_mf.v	/^    reg feature_family_stratixiii;$/;"	r	module:dcfifo_low_latency
feature_family_stratixiii	sim/tb/altera_mf.v	/^    reg feature_family_stratixiii;$/;"	r	module:dcfifo_sync
features_cfg	sim/tb/altera_mf.v	/^    parameter    features_cfg    =    1;$/;"	c	module:altparallel_flash_loader
features_pgm	sim/tb/altera_mf.v	/^    parameter    features_pgm    =    1;$/;"	c	module:altparallel_flash_loader
feedback_source	sim/tb/altera_mf.v	/^    parameter feedback_source                      = "clk0";$/;"	c	module:MF_stratixii_pll
feedback_source	sim/tb/altera_mf.v	/^    parameter feedback_source = "extclk0";$/;"	c	module:MF_stratix_pll
feedback_source	sim/tb/altera_mf.v	/^parameter   feedback_source           = "EXTCLK0" ;$/;"	c	module:altpll
feedback_width	sim/tb/altera_mf.v	/^    parameter feedback_width = ((accum_width + int_mult_diff_bit) < 2*int_width_result)? accum_w/;"	c	module:altmult_add
fifo_data_in	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] fifo_data_in;$/;"	n	module:stratixgx_dpa_lvds_rx
fifo_data_out	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] fifo_data_out;$/;"	r	module:stratixgx_dpa_lvds_rx
fifo_in_sync_reg	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] fifo_in_sync_reg;$/;"	r	module:stratixii_lvds_rx
fifo_in_sync_reg	sim/tb/altera_mf.v	/^    reg fifo_in_sync_reg;$/;"	r	module:stratixiii_lvds_rx_channel
fifo_out_sync_reg	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] fifo_out_sync_reg;$/;"	r	module:stratixii_lvds_rx
fifo_out_sync_reg	sim/tb/altera_mf.v	/^    reg fifo_out_sync_reg;$/;"	r	module:stratixiii_lvds_rx_channel
fifo_reset_regr	sim/tb/altera_mf.v	/^    wire fifo_reset_regr;$/;"	n	module:stratixiii_lvds_rx_channel
fifo_reset_regr_dly	sim/tb/altera_mf.v	/^    reg fifo_reset_regr_dly;$/;"	r	module:stratixiii_lvds_rx_channel
fifo_reset_regr_dly2	sim/tb/altera_mf.v	/^    reg fifo_reset_regr_dly2;$/;"	r	module:stratixiii_lvds_rx_channel
fifo_reset_regr_dly3	sim/tb/altera_mf.v	/^    reg fifo_reset_regr_dly3;$/;"	r	module:stratixiii_lvds_rx_channel
fifo_size	sim/tb/altera_mf.v	/^    parameter    fifo_size    =    16;$/;"	c	module:altparallel_flash_loader
fifo_write_clk	sim/tb/altera_mf.v	/^    wire[number_of_channels -1:0] fifo_write_clk;$/;"	n	module:stratixgx_dpa_lvds_rx
fifo_write_clk_pre	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] fifo_write_clk_pre;$/;"	r	module:stratixgx_dpa_lvds_rx
file_desc	sim/tb/altera_mf.v	/^    reg [31:0] file_desc;$/;"	r	module:altsyncram
find_m_and_n_4_manual_phase	sim/tb/altera_mf.v	/^    task find_m_and_n_4_manual_phase;$/;"	t	module:MF_cycloneiii_pll
find_m_and_n_4_manual_phase	sim/tb/altera_mf.v	/^    task find_m_and_n_4_manual_phase;$/;"	t	module:MF_cycloneiiigl_pll
find_m_and_n_4_manual_phase	sim/tb/altera_mf.v	/^    task find_m_and_n_4_manual_phase;$/;"	t	module:MF_stratixiii_pll
find_simple_integer_fraction	sim/tb/altera_mf.v	/^    task find_simple_integer_fraction;$/;"	t	module:MF_cycloneiii_pll
find_simple_integer_fraction	sim/tb/altera_mf.v	/^    task find_simple_integer_fraction;$/;"	t	module:MF_cycloneiiigl_pll
find_simple_integer_fraction	sim/tb/altera_mf.v	/^    task find_simple_integer_fraction;$/;"	t	module:MF_stratix_pll
find_simple_integer_fraction	sim/tb/altera_mf.v	/^    task find_simple_integer_fraction;$/;"	t	module:MF_stratixii_pll
find_simple_integer_fraction	sim/tb/altera_mf.v	/^    task find_simple_integer_fraction;$/;"	t	module:MF_stratixiii_pll
first_clk_rising_edge	sim/tb/altera_mf.v	/^    reg first_clk_rising_edge;$/;"	r	module:altdpram
first_clkin_edge_detect	sim/tb/altera_mf.v	/^    reg  first_clkin_edge_detect;$/;"	r	module:stratixiii_lvds_rx_dpa
first_fbclk_time	sim/tb/altera_mf.v	/^    time    first_fbclk_time;$/;"	r	module:MF_cycloneiii_pll
first_fbclk_time	sim/tb/altera_mf.v	/^    time    first_fbclk_time;$/;"	r	module:MF_cycloneiiigl_pll
first_fbclk_time	sim/tb/altera_mf.v	/^    time    first_fbclk_time;$/;"	r	module:MF_stratix_pll
first_fbclk_time	sim/tb/altera_mf.v	/^    time    first_fbclk_time;$/;"	r	module:MF_stratixii_pll
first_fbclk_time	sim/tb/altera_mf.v	/^    time    first_fbclk_time;$/;"	r	module:MF_stratixiii_pll
first_inclk0_edge_detect	sim/tb/altera_mf.v	/^    reg first_inclk0_edge_detect,first_inclk1_edge_detect;$/;"	r	module:MF_cycloneiii_pll
first_inclk0_edge_detect	sim/tb/altera_mf.v	/^    reg first_inclk0_edge_detect,first_inclk1_edge_detect;$/;"	r	module:MF_cycloneiiigl_pll
first_inclk0_edge_detect	sim/tb/altera_mf.v	/^    reg first_inclk0_edge_detect,first_inclk1_edge_detect;$/;"	r	module:MF_stratixiii_pll
first_inclk1_edge_detect	sim/tb/altera_mf.v	/^    reg first_inclk0_edge_detect,first_inclk1_edge_detect;$/;"	r	module:MF_cycloneiii_pll
first_inclk1_edge_detect	sim/tb/altera_mf.v	/^    reg first_inclk0_edge_detect,first_inclk1_edge_detect;$/;"	r	module:MF_cycloneiiigl_pll
first_inclk1_edge_detect	sim/tb/altera_mf.v	/^    reg first_inclk0_edge_detect,first_inclk1_edge_detect;$/;"	r	module:MF_stratixiii_pll
first_normal_record	sim/tb/altera_mf.v	/^    reg first_normal_record;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
first_rec	sim/tb/altera_mf.v	/^    reg first_rec;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
first_rec	sim/tb/altera_mf.v	/^    reg first_rec;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:MF_cycloneiiigl_m_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:MF_cycloneiiigl_n_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:MF_cycloneiiigl_scale_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:arm_m_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:arm_n_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:arm_scale_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:cda_m_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:cda_n_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:cda_scale_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:cycloneiiigl_post_divider
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:stx_m_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:stx_n_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:stx_scale_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:ttn_m_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:ttn_n_cntr
first_rising_edge	sim/tb/altera_mf.v	/^    reg first_rising_edge;$/;"	r	module:ttn_scale_cntr
first_run	sim/tb/altera_mf.v	/^	reg     [0:0]   first_run;$/;"	r	module:alt_cal
first_run	sim/tb/altera_mf.v	/^	reg     [0:0]   first_run;$/;"	r	module:alt_cal_av
first_run	sim/tb/altera_mf.v	/^	reg     [0:0]   first_run;$/;"	r	module:alt_cal_c3gxb
first_run	sim/tb/altera_mf.v	/^	reg     [0:0]   first_run;$/;"	r	module:alt_cal_sv
first_run	sim/tb/altera_mf.v	/^        reg     [0:0]   first_run;$/;"	r	module:alt_cal_mm
first_schedule	sim/tb/altera_mf.v	/^    reg first_schedule;$/;"	r	module:MF_cycloneiii_pll
first_schedule	sim/tb/altera_mf.v	/^    reg first_schedule;$/;"	r	module:MF_cycloneiiigl_pll
first_schedule	sim/tb/altera_mf.v	/^    reg first_schedule;$/;"	r	module:MF_stratix_pll
first_schedule	sim/tb/altera_mf.v	/^    reg first_schedule;$/;"	r	module:MF_stratixii_pll
first_schedule	sim/tb/altera_mf.v	/^    reg first_schedule;$/;"	r	module:MF_stratixiii_pll
flag	sim/tb/altera_mf.v	/^    integer flag;$/;"	r	module:altmult_accum
flash_addr	sim/tb/altera_mf.v	/^    output    [addr_width-1:0]    flash_addr;$/;"	p	module:altparallel_flash_loader
flash_ale	sim/tb/altera_mf.v	/^    output    flash_ale;$/;"	p	module:altparallel_flash_loader
flash_burst_extra_cycle	sim/tb/altera_mf.v	/^    parameter    flash_burst_extra_cycle    =    0;$/;"	c	module:altparallel_flash_loader
flash_cle	sim/tb/altera_mf.v	/^    output    flash_cle;$/;"	p	module:altparallel_flash_loader
flash_clk	sim/tb/altera_mf.v	/^    output    flash_clk;$/;"	p	module:altparallel_flash_loader
flash_data	sim/tb/altera_mf.v	/^    inout    [flash_data_width-1:0]    flash_data;$/;"	p	module:altparallel_flash_loader
flash_data_width	sim/tb/altera_mf.v	/^    parameter    flash_data_width    =    16;$/;"	c	module:altparallel_flash_loader
flash_ecc_checkbox	sim/tb/altera_mf.v	/^    parameter    flash_ecc_checkbox    =    0;$/;"	c	module:altparallel_flash_loader
flash_io	sim/tb/altera_mf.v	/^    inout    [7:0]    flash_io;$/;"	p	module:altparallel_flash_loader
flash_io0	sim/tb/altera_mf.v	/^    inout    [n_flash-1:0]    flash_io0;$/;"	p	module:altparallel_flash_loader
flash_io1	sim/tb/altera_mf.v	/^    inout    [n_flash-1:0]    flash_io1;$/;"	p	module:altparallel_flash_loader
flash_io2	sim/tb/altera_mf.v	/^    inout    [n_flash-1:0]    flash_io2;$/;"	p	module:altparallel_flash_loader
flash_io3	sim/tb/altera_mf.v	/^    inout    [n_flash-1:0]    flash_io3;$/;"	p	module:altparallel_flash_loader
flash_nadv	sim/tb/altera_mf.v	/^    output    flash_nadv;$/;"	p	module:altparallel_flash_loader
flash_nce	sim/tb/altera_mf.v	/^    output    [n_flash-1:0]    flash_nce;$/;"	p	module:altparallel_flash_loader
flash_ncs	sim/tb/altera_mf.v	/^    output    [n_flash-1:0]    flash_ncs;$/;"	p	module:altparallel_flash_loader
flash_noe	sim/tb/altera_mf.v	/^    output    flash_noe;$/;"	p	module:altparallel_flash_loader
flash_nreset	sim/tb/altera_mf.v	/^    output    flash_nreset;$/;"	p	module:altparallel_flash_loader
flash_nreset_checkbox	sim/tb/altera_mf.v	/^    parameter    flash_nreset_checkbox    =    0;$/;"	c	module:altparallel_flash_loader
flash_nreset_counter	sim/tb/altera_mf.v	/^    parameter    flash_nreset_counter    =    1;$/;"	c	module:altparallel_flash_loader
flash_nwe	sim/tb/altera_mf.v	/^    output    flash_nwe;$/;"	p	module:altparallel_flash_loader
flash_rdy	sim/tb/altera_mf.v	/^    input    flash_rdy;$/;"	p	module:altparallel_flash_loader
flash_sck	sim/tb/altera_mf.v	/^    output    [n_flash-1:0]    flash_sck;$/;"	p	module:altparallel_flash_loader
flash_static_wait_width	sim/tb/altera_mf.v	/^    parameter    flash_static_wait_width    =    15;$/;"	c	module:altparallel_flash_loader
flash_type	sim/tb/altera_mf.v	/^    parameter    flash_type    =    "CFI_FLASH";$/;"	c	module:altparallel_flash_loader
flexible_lvds_rx	sim/tb/altera_mf.v	/^module flexible_lvds_rx ($/;"	m
flexible_lvds_tx	sim/tb/altera_mf.v	/^    begin: flexible_lvds_tx$/;"	b	module:altlvds_tx
flexible_lvds_tx	sim/tb/altera_mf.v	/^module flexible_lvds_tx ($/;"	m
flvds_dataout	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] flvds_dataout;$/;"	n	module:altlvds_rx
flvds_dataout	sim/tb/altera_mf.v	/^    wire[number_of_channels-1 :0] flvds_dataout;$/;"	n	module:altlvds_tx
flvds_fastclk	sim/tb/altera_mf.v	/^    wire flvds_fastclk;$/;"	n	module:altlvds_rx
flvds_fastclk	sim/tb/altera_mf.v	/^    wire flvds_fastclk;$/;"	n	module:altlvds_tx
flvds_outclock	sim/tb/altera_mf.v	/^    wire flvds_outclock;$/;"	n	module:altlvds_tx
flvds_pll_outclock	sim/tb/altera_mf.v	/^    wire flvds_pll_outclock;$/;"	n	module:altlvds_tx
flvds_regclk	sim/tb/altera_mf.v	/^    wire flvds_regclk;$/;"	n	module:altlvds_tx
flvds_rx_cda_reset	sim/tb/altera_mf.v	/^    wire[number_of_channels -1 :0] flvds_rx_cda_reset;$/;"	n	module:altlvds_rx
flvds_rx_data_align	sim/tb/altera_mf.v	/^    wire[number_of_channels -1 :0] flvds_rx_data_align;$/;"	n	module:altlvds_rx
flvds_slowclk	sim/tb/altera_mf.v	/^    wire flvds_slowclk;$/;"	n	module:altlvds_rx
flvds_slowclk	sim/tb/altera_mf.v	/^    wire flvds_slowclk;$/;"	n	module:altlvds_tx
flvds_syncclk	sim/tb/altera_mf.v	/^    wire flvds_syncclk;$/;"	n	module:altlvds_rx
fpga_conf_done	sim/tb/altera_mf.v	/^    input    fpga_conf_done;$/;"	p	module:altparallel_flash_loader
fpga_data	sim/tb/altera_mf.v	/^    output    [conf_data_width-1:0]    fpga_data;$/;"	p	module:altparallel_flash_loader
fpga_dclk	sim/tb/altera_mf.v	/^    output    fpga_dclk;$/;"	p	module:altparallel_flash_loader
fpga_nconfig	sim/tb/altera_mf.v	/^    output    fpga_nconfig;$/;"	p	module:altparallel_flash_loader
fpga_nstatus	sim/tb/altera_mf.v	/^    input    fpga_nstatus;$/;"	p	module:altparallel_flash_loader
fpga_pgm	sim/tb/altera_mf.v	/^    input    [2:0]    fpga_pgm;$/;"	p	module:altparallel_flash_loader
fpll_loop_filter_c_arr	sim/tb/altera_mf.v	/^    integer fpll_loop_filter_c_arr[0:3];$/;"	r	module:MF_cycloneiii_pll
fpll_loop_filter_c_arr	sim/tb/altera_mf.v	/^    integer fpll_loop_filter_c_arr[0:3];$/;"	r	module:MF_cycloneiiigl_pll
fpll_loop_filter_c_arr	sim/tb/altera_mf.v	/^    integer fpll_loop_filter_c_arr[0:3];$/;"	r	module:MF_stratixii_pll
fpll_loop_filter_c_arr	sim/tb/altera_mf.v	/^    integer fpll_loop_filter_c_arr[0:3];$/;"	r	module:MF_stratixiii_pll
fraction_div	sim/tb/altera_mf.v	/^        integer fraction_div; $/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
fraction_div	sim/tb/altera_mf.v	/^        integer fraction_div; $/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
fraction_div	sim/tb/altera_mf.v	/^        integer fraction_div; $/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
fraction_div	sim/tb/altera_mf.v	/^        integer fraction_div; $/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
fraction_div	sim/tb/altera_mf.v	/^        integer fraction_div; $/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
fraction_div	sim/tb/altera_mf.v	/^        output fraction_div; $/;"	p	task:MF_cycloneiii_pll.find_simple_integer_fraction
fraction_div	sim/tb/altera_mf.v	/^        output fraction_div; $/;"	p	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
fraction_div	sim/tb/altera_mf.v	/^        output fraction_div; $/;"	p	task:MF_stratix_pll.find_simple_integer_fraction
fraction_div	sim/tb/altera_mf.v	/^        output fraction_div; $/;"	p	task:MF_stratixii_pll.find_simple_integer_fraction
fraction_div	sim/tb/altera_mf.v	/^        output fraction_div; $/;"	p	task:MF_stratixiii_pll.find_simple_integer_fraction
fraction_num	sim/tb/altera_mf.v	/^        integer fraction_num; $/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
fraction_num	sim/tb/altera_mf.v	/^        integer fraction_num; $/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
fraction_num	sim/tb/altera_mf.v	/^        integer fraction_num; $/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
fraction_num	sim/tb/altera_mf.v	/^        integer fraction_num; $/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
fraction_num	sim/tb/altera_mf.v	/^        integer fraction_num; $/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
fraction_num	sim/tb/altera_mf.v	/^        output fraction_num; $/;"	p	task:MF_cycloneiii_pll.find_simple_integer_fraction
fraction_num	sim/tb/altera_mf.v	/^        output fraction_num; $/;"	p	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
fraction_num	sim/tb/altera_mf.v	/^        output fraction_num; $/;"	p	task:MF_stratix_pll.find_simple_integer_fraction
fraction_num	sim/tb/altera_mf.v	/^        output fraction_num; $/;"	p	task:MF_stratixii_pll.find_simple_integer_fraction
fraction_num	sim/tb/altera_mf.v	/^        output fraction_num; $/;"	p	task:MF_stratixiii_pll.find_simple_integer_fraction
frame_data	rtl/ft60x_top.v	/^reg [15:0] frame_data [0:1]\/*synthesis noprune*\/;$/;"	r	module:ft60x_top
frame_end	rtl/ft60x_top.v	/^reg [15:0] frame_end\/*synthesis noprune*\/;$/;"	r	module:ft60x_top
frame_header	rtl/ft60x_top.v	/^reg [15:0] frame_header\/*synthesis noprune*\/;$/;"	r	module:ft60x_top
frame_val_flag	rtl/ov5640/OV5640_capture_data.v	/^reg             frame_val_flag ;             \/\/帧有效的标志$/;"	r	module:OV5640_capture_data
fref	sim/tb/altera_mf.v	/^    output fref;$/;"	p	module:MF_cycloneiiigl_pll
fref	sim/tb/altera_mf.v	/^output        fref;$/;"	p	module:altpll
ft60x_top	rtl/ft60x_top.v	/^module ft60x_top($/;"	m
ft60x_top.v	rtl/ft60x_top.v	1;"	F
full	sim/tb/altera_mf.v	/^    output empty, full;$/;"	p	module:dcfifo_fefifo
full	sim/tb/altera_mf.v	/^    output full;$/;"	p	module:scfifo
full_flag	sim/tb/altera_mf.v	/^    reg full_flag;$/;"	r	module:scfifo
g0_clk	sim/tb/altera_mf.v	/^    wire g0_clk;$/;"	n	module:MF_stratix_pll
g0_high	sim/tb/altera_mf.v	/^    parameter g0_high = 1;$/;"	c	module:MF_stratix_pll
g0_high	sim/tb/altera_mf.v	/^parameter   g0_high             = 1;$/;"	c	module:altpll
g0_high_val	sim/tb/altera_mf.v	/^    reg [31:0] g0_high_val;$/;"	r	module:MF_stratix_pll
g0_initial	sim/tb/altera_mf.v	/^    parameter g0_initial = 1;$/;"	c	module:MF_stratix_pll
g0_initial	sim/tb/altera_mf.v	/^parameter   g0_initial          = 1;$/;"	c	module:altpll
g0_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] g0_initial_val;$/;"	r	module:MF_stratix_pll
g0_low	sim/tb/altera_mf.v	/^    parameter g0_low = 1;$/;"	c	module:MF_stratix_pll
g0_low	sim/tb/altera_mf.v	/^parameter   g0_low              = 1;$/;"	c	module:altpll
g0_low_val	sim/tb/altera_mf.v	/^    reg [31:0] g0_low_val;$/;"	r	module:MF_stratix_pll
g0_mode	sim/tb/altera_mf.v	/^    parameter g0_mode = "bypass";$/;"	c	module:MF_stratix_pll
g0_mode	sim/tb/altera_mf.v	/^parameter   g0_mode             = "bypass";$/;"	c	module:altpll
g0_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] g0_mode_val;$/;"	r	module:MF_stratix_pll
g0_ph	sim/tb/altera_mf.v	/^    parameter g0_ph = 0;$/;"	c	module:MF_stratix_pll
g0_ph	sim/tb/altera_mf.v	/^parameter   g0_ph               = 0;$/;"	c	module:altpll
g0_time_delay	sim/tb/altera_mf.v	/^    parameter g0_time_delay = 0;$/;"	c	module:MF_stratix_pll
g0_time_delay	sim/tb/altera_mf.v	/^parameter   g0_time_delay       = 0;$/;"	c	module:altpll
g0_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] g0_time_delay_val;$/;"	r	module:MF_stratix_pll
g1_clk	sim/tb/altera_mf.v	/^    wire g1_clk;$/;"	n	module:MF_stratix_pll
g1_high	sim/tb/altera_mf.v	/^    parameter g1_high = 1;$/;"	c	module:MF_stratix_pll
g1_high	sim/tb/altera_mf.v	/^parameter   g1_high             = 1;$/;"	c	module:altpll
g1_high_val	sim/tb/altera_mf.v	/^    reg [31:0] g1_high_val;$/;"	r	module:MF_stratix_pll
g1_initial	sim/tb/altera_mf.v	/^    parameter g1_initial = 1;$/;"	c	module:MF_stratix_pll
g1_initial	sim/tb/altera_mf.v	/^parameter   g1_initial          = 1;$/;"	c	module:altpll
g1_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] g1_initial_val;$/;"	r	module:MF_stratix_pll
g1_low	sim/tb/altera_mf.v	/^    parameter g1_low = 1;$/;"	c	module:MF_stratix_pll
g1_low	sim/tb/altera_mf.v	/^parameter   g1_low              = 1;$/;"	c	module:altpll
g1_low_val	sim/tb/altera_mf.v	/^    reg [31:0] g1_low_val;$/;"	r	module:MF_stratix_pll
g1_mode	sim/tb/altera_mf.v	/^    parameter g1_mode = "bypass";$/;"	c	module:MF_stratix_pll
g1_mode	sim/tb/altera_mf.v	/^parameter   g1_mode             = "bypass";$/;"	c	module:altpll
g1_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] g1_mode_val;$/;"	r	module:MF_stratix_pll
g1_ph	sim/tb/altera_mf.v	/^    parameter g1_ph = 0;$/;"	c	module:MF_stratix_pll
g1_ph	sim/tb/altera_mf.v	/^parameter   g1_ph               = 0;$/;"	c	module:altpll
g1_time_delay	sim/tb/altera_mf.v	/^    parameter g1_time_delay = 0;$/;"	c	module:MF_stratix_pll
g1_time_delay	sim/tb/altera_mf.v	/^parameter   g1_time_delay       = 0;$/;"	c	module:altpll
g1_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] g1_time_delay_val;$/;"	r	module:MF_stratix_pll
g2_clk	sim/tb/altera_mf.v	/^    wire g2_clk;$/;"	n	module:MF_stratix_pll
g2_high	sim/tb/altera_mf.v	/^    parameter g2_high = 1;$/;"	c	module:MF_stratix_pll
g2_high	sim/tb/altera_mf.v	/^parameter   g2_high             = 1;$/;"	c	module:altpll
g2_high_val	sim/tb/altera_mf.v	/^    reg [31:0] g2_high_val;$/;"	r	module:MF_stratix_pll
g2_initial	sim/tb/altera_mf.v	/^    parameter g2_initial = 1;$/;"	c	module:MF_stratix_pll
g2_initial	sim/tb/altera_mf.v	/^parameter   g2_initial          = 1;$/;"	c	module:altpll
g2_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] g2_initial_val;$/;"	r	module:MF_stratix_pll
g2_low	sim/tb/altera_mf.v	/^    parameter g2_low = 1;$/;"	c	module:MF_stratix_pll
g2_low	sim/tb/altera_mf.v	/^parameter   g2_low              = 1;$/;"	c	module:altpll
g2_low_val	sim/tb/altera_mf.v	/^    reg [31:0] g2_low_val;$/;"	r	module:MF_stratix_pll
g2_mode	sim/tb/altera_mf.v	/^    parameter g2_mode = "bypass";$/;"	c	module:MF_stratix_pll
g2_mode	sim/tb/altera_mf.v	/^parameter   g2_mode             = "bypass";$/;"	c	module:altpll
g2_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] g2_mode_val;$/;"	r	module:MF_stratix_pll
g2_ph	sim/tb/altera_mf.v	/^    parameter g2_ph = 0;$/;"	c	module:MF_stratix_pll
g2_ph	sim/tb/altera_mf.v	/^parameter   g2_ph               = 0;$/;"	c	module:altpll
g2_time_delay	sim/tb/altera_mf.v	/^    parameter g2_time_delay = 0;$/;"	c	module:MF_stratix_pll
g2_time_delay	sim/tb/altera_mf.v	/^parameter   g2_time_delay       = 0;$/;"	c	module:altpll
g2_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] g2_time_delay_val;$/;"	r	module:MF_stratix_pll
g3_clk	sim/tb/altera_mf.v	/^    wire g3_clk;$/;"	n	module:MF_stratix_pll
g3_high	sim/tb/altera_mf.v	/^    parameter g3_high = 1;$/;"	c	module:MF_stratix_pll
g3_high	sim/tb/altera_mf.v	/^parameter   g3_high             = 1;$/;"	c	module:altpll
g3_high_val	sim/tb/altera_mf.v	/^    reg [31:0] g3_high_val;$/;"	r	module:MF_stratix_pll
g3_initial	sim/tb/altera_mf.v	/^    parameter g3_initial = 1;$/;"	c	module:MF_stratix_pll
g3_initial	sim/tb/altera_mf.v	/^parameter   g3_initial          = 1;$/;"	c	module:altpll
g3_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] g3_initial_val;$/;"	r	module:MF_stratix_pll
g3_low	sim/tb/altera_mf.v	/^    parameter g3_low = 1;$/;"	c	module:MF_stratix_pll
g3_low	sim/tb/altera_mf.v	/^parameter   g3_low              = 1;$/;"	c	module:altpll
g3_low_val	sim/tb/altera_mf.v	/^    reg [31:0] g3_low_val;$/;"	r	module:MF_stratix_pll
g3_mode	sim/tb/altera_mf.v	/^    parameter g3_mode = "bypass";$/;"	c	module:MF_stratix_pll
g3_mode	sim/tb/altera_mf.v	/^parameter   g3_mode             = "bypass";$/;"	c	module:altpll
g3_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] g3_mode_val;$/;"	r	module:MF_stratix_pll
g3_ph	sim/tb/altera_mf.v	/^    parameter g3_ph = 0;$/;"	c	module:MF_stratix_pll
g3_ph	sim/tb/altera_mf.v	/^parameter   g3_ph               = 0;$/;"	c	module:altpll
g3_time_delay	sim/tb/altera_mf.v	/^    parameter g3_time_delay = 0;$/;"	c	module:MF_stratix_pll
g3_time_delay	sim/tb/altera_mf.v	/^parameter   g3_time_delay       = 0;$/;"	c	module:altpll
g3_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] g3_time_delay_val;$/;"	r	module:MF_stratix_pll
gate_count	sim/tb/altera_mf.v	/^    integer gate_count;$/;"	r	module:MF_cycloneiii_pll
gate_count	sim/tb/altera_mf.v	/^    integer gate_count;$/;"	r	module:MF_cycloneiiigl_pll
gate_count	sim/tb/altera_mf.v	/^    integer gate_count;$/;"	r	module:MF_stratix_pll
gate_count	sim/tb/altera_mf.v	/^    integer gate_count;$/;"	r	module:MF_stratixii_pll
gate_count	sim/tb/altera_mf.v	/^    integer gate_count;$/;"	r	module:MF_stratixiii_pll
gate_lock_counter	sim/tb/altera_mf.v	/^    parameter gate_lock_counter                    = 1;$/;"	c	module:MF_stratixii_pll
gate_lock_counter	sim/tb/altera_mf.v	/^    parameter gate_lock_counter = 1;$/;"	c	module:MF_stratix_pll
gate_lock_counter	sim/tb/altera_mf.v	/^parameter   gate_lock_counter         = 0;$/;"	c	module:altpll
gate_lock_signal	sim/tb/altera_mf.v	/^    parameter gate_lock_signal                     = "no";$/;"	c	module:MF_stratixii_pll
gate_lock_signal	sim/tb/altera_mf.v	/^    parameter gate_lock_signal = "no";$/;"	c	module:MF_stratix_pll
gate_lock_signal	sim/tb/altera_mf.v	/^parameter   gate_lock_signal          = "NO";$/;"	c	module:altpll
gate_out	sim/tb/altera_mf.v	/^    reg gate_out;$/;"	r	module:MF_cycloneiii_pll
gate_out	sim/tb/altera_mf.v	/^    reg gate_out;$/;"	r	module:MF_cycloneiiigl_pll
gate_out	sim/tb/altera_mf.v	/^    reg gate_out;$/;"	r	module:MF_stratix_pll
gate_out	sim/tb/altera_mf.v	/^    reg gate_out;$/;"	r	module:MF_stratixii_pll
gate_out	sim/tb/altera_mf.v	/^    reg gate_out;$/;"	r	module:MF_stratixiii_pll
gated_scanclk	sim/tb/altera_mf.v	/^    reg gated_scanclk;$/;"	r	module:MF_cycloneiii_pll
gated_scanclk	sim/tb/altera_mf.v	/^    reg gated_scanclk;$/;"	r	module:MF_cycloneiiigl_pll
gated_scanclk	sim/tb/altera_mf.v	/^    reg gated_scanclk;$/;"	r	module:MF_stratixii_pll
gated_scanclk	sim/tb/altera_mf.v	/^    reg gated_scanclk;$/;"	r	module:MF_stratixiii_pll
gcd	sim/tb/altera_mf.v	/^    function integer gcd;$/;"	f	module:MF_cycloneiii_pll
gcd	sim/tb/altera_mf.v	/^    function integer gcd;$/;"	f	module:MF_cycloneiiigl_pll
gcd	sim/tb/altera_mf.v	/^    function integer gcd;$/;"	f	module:MF_stratix_pll
gcd	sim/tb/altera_mf.v	/^    function integer gcd;$/;"	f	module:MF_stratixii_pll
gcd	sim/tb/altera_mf.v	/^    function integer gcd;$/;"	f	module:MF_stratixiii_pll
gen_tck	sim/tb/altera_mf.v	/^        begin : gen_tck$/;"	b	module:dummy_hub
get_address	sim/tb/altera_mf.v	/^    reg get_address;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
get_address_data_pairs	sim/tb/altera_mf.v	/^    reg get_address_data_pairs;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
get_address_radix	sim/tb/altera_mf.v	/^    reg get_address_radix;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
get_data	sim/tb/altera_mf.v	/^    reg get_data;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
get_data_radix	sim/tb/altera_mf.v	/^    reg get_data_radix;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
get_depth	sim/tb/altera_mf.v	/^    reg get_depth;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
get_end_address	sim/tb/altera_mf.v	/^    reg get_end_address;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
get_int_phase_shift	sim/tb/altera_mf.v	/^    function integer get_int_phase_shift; $/;"	f	module:MF_cycloneiii_pll
get_int_phase_shift	sim/tb/altera_mf.v	/^    function integer get_int_phase_shift; $/;"	f	module:MF_cycloneiiigl_pll
get_int_phase_shift	sim/tb/altera_mf.v	/^    function integer get_int_phase_shift; $/;"	f	module:MF_stratix_pll
get_int_phase_shift	sim/tb/altera_mf.v	/^    function integer get_int_phase_shift; $/;"	f	module:MF_stratixii_pll
get_int_phase_shift	sim/tb/altera_mf.v	/^    function integer get_int_phase_shift; $/;"	f	module:MF_stratixiii_pll
get_phase_degree	sim/tb/altera_mf.v	/^    function integer get_phase_degree; $/;"	f	module:MF_cycloneiii_pll
get_phase_degree	sim/tb/altera_mf.v	/^    function integer get_phase_degree; $/;"	f	module:MF_cycloneiiigl_pll
get_phase_degree	sim/tb/altera_mf.v	/^    function integer get_phase_degree; $/;"	f	module:MF_stratix_pll
get_phase_degree	sim/tb/altera_mf.v	/^    function integer get_phase_degree; $/;"	f	module:MF_stratixii_pll
get_phase_degree	sim/tb/altera_mf.v	/^    function integer get_phase_degree; $/;"	f	module:MF_stratixiii_pll
get_scan_time	sim/tb/altera_mf.v	/^                            begin : get_scan_time$/;"	b	block:signal_gen.sim_model.execute.all_scans_loop
get_start_address	sim/tb/altera_mf.v	/^    reg get_start_address;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
get_width	sim/tb/altera_mf.v	/^    reg get_width;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
given_character	sim/tb/altera_mf.v	/^    input [8:1] given_character;$/;"	p	function:ALTERA_MF_MEMORY_INITIALIZATION.tolower
given_string	sim/tb/altera_mf.v	/^    input [8*200:1] given_string;  \/\/ string to be searched$/;"	p	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
given_string	sim/tb/altera_mf.v	/^    input [8*`CYCIIIGL_PLL_WORD_LENGTH:1] given_string;$/;"	p	function:MF_cycloneiiigl_pll.alpha_tolower
given_string	sim/tb/altera_mf.v	/^    input [8*`CYCIII_PLL_WORD_LENGTH:1] given_string;$/;"	p	function:MF_cycloneiii_pll.alpha_tolower
given_string	sim/tb/altera_mf.v	/^    input [8*`STXIII_PLL_WORD_LENGTH:1] given_string;$/;"	p	function:MF_stratixiii_pll.alpha_tolower
given_string	sim/tb/altera_mf.v	/^    input [8*`STXII_PLL_WORD_LENGTH:1] given_string;$/;"	p	function:MF_stratixii_pll.alpha_tolower
given_string	sim/tb/altera_mf.v	/^    input [8*`STX_PLL_WORD_LENGTH:1] given_string;$/;"	p	function:MF_stratix_pll.alpha_tolower
given_string	sim/tb/altera_mf.v	/^input [8*`STR_LENGTH:1] given_string;$/;"	p	function:altpll.alpha_tolower
good_to_go_a	sim/tb/altera_mf.v	/^    reg good_to_go_a;$/;"	r	module:altsyncram
good_to_go_b	sim/tb/altera_mf.v	/^    reg good_to_go_b;$/;"	r	module:altsyncram
got_curr_clk_falling_edge_after_clkswitch	sim/tb/altera_mf.v	/^    reg got_curr_clk_falling_edge_after_clkswitch;$/;"	r	module:MF_cycloneiii_pll
got_curr_clk_falling_edge_after_clkswitch	sim/tb/altera_mf.v	/^    reg got_curr_clk_falling_edge_after_clkswitch;$/;"	r	module:MF_cycloneiiigl_pll
got_curr_clk_falling_edge_after_clkswitch	sim/tb/altera_mf.v	/^    reg got_curr_clk_falling_edge_after_clkswitch;$/;"	r	module:MF_stratix_pll
got_curr_clk_falling_edge_after_clkswitch	sim/tb/altera_mf.v	/^    reg got_curr_clk_falling_edge_after_clkswitch;$/;"	r	module:MF_stratixii_pll
got_curr_clk_falling_edge_after_clkswitch	sim/tb/altera_mf.v	/^    reg got_curr_clk_falling_edge_after_clkswitch;$/;"	r	module:MF_stratixiii_pll
got_first_fbclk	sim/tb/altera_mf.v	/^    reg got_first_fbclk;$/;"	r	module:MF_cycloneiii_pll
got_first_fbclk	sim/tb/altera_mf.v	/^    reg got_first_fbclk;$/;"	r	module:MF_cycloneiiigl_pll
got_first_fbclk	sim/tb/altera_mf.v	/^    reg got_first_fbclk;$/;"	r	module:MF_stratix_pll
got_first_fbclk	sim/tb/altera_mf.v	/^    reg got_first_fbclk;$/;"	r	module:MF_stratixii_pll
got_first_fbclk	sim/tb/altera_mf.v	/^    reg got_first_fbclk;$/;"	r	module:MF_stratixiii_pll
got_first_gated_scanclk	sim/tb/altera_mf.v	/^    reg got_first_gated_scanclk;$/;"	r	module:MF_cycloneiii_pll
got_first_gated_scanclk	sim/tb/altera_mf.v	/^    reg got_first_gated_scanclk;$/;"	r	module:MF_cycloneiiigl_pll
got_first_gated_scanclk	sim/tb/altera_mf.v	/^    reg got_first_gated_scanclk;$/;"	r	module:MF_stratixii_pll
got_first_gated_scanclk	sim/tb/altera_mf.v	/^    reg got_first_gated_scanclk;$/;"	r	module:MF_stratixiii_pll
got_first_refclk	sim/tb/altera_mf.v	/^    reg got_first_refclk;$/;"	r	module:MF_cycloneiii_pll
got_first_refclk	sim/tb/altera_mf.v	/^    reg got_first_refclk;$/;"	r	module:MF_cycloneiiigl_pll
got_first_refclk	sim/tb/altera_mf.v	/^    reg got_first_refclk;$/;"	r	module:MF_stratix_pll
got_first_refclk	sim/tb/altera_mf.v	/^    reg got_first_refclk;$/;"	r	module:MF_stratixii_pll
got_first_refclk	sim/tb/altera_mf.v	/^    reg got_first_refclk;$/;"	r	module:MF_stratixiii_pll
got_first_scanclk	sim/tb/altera_mf.v	/^    reg got_first_scanclk;$/;"	r	module:MF_cycloneiii_pll
got_first_scanclk	sim/tb/altera_mf.v	/^    reg got_first_scanclk;$/;"	r	module:MF_cycloneiiigl_pll
got_first_scanclk	sim/tb/altera_mf.v	/^    reg got_first_scanclk;$/;"	r	module:MF_stratixii_pll
got_first_scanclk	sim/tb/altera_mf.v	/^    reg got_first_scanclk;$/;"	r	module:MF_stratixiii_pll
got_first_scanclk_after_scanclr_inactive_edge	sim/tb/altera_mf.v	/^    reg got_first_scanclk_after_scanclr_inactive_edge;$/;"	r	module:MF_stratix_pll
got_second_refclk	sim/tb/altera_mf.v	/^    reg got_second_refclk;$/;"	r	module:MF_cycloneiii_pll
got_second_refclk	sim/tb/altera_mf.v	/^    reg got_second_refclk;$/;"	r	module:MF_cycloneiiigl_pll
got_second_refclk	sim/tb/altera_mf.v	/^    reg got_second_refclk;$/;"	r	module:MF_stratix_pll
got_second_refclk	sim/tb/altera_mf.v	/^    reg got_second_refclk;$/;"	r	module:MF_stratixii_pll
got_second_refclk	sim/tb/altera_mf.v	/^    reg got_second_refclk;$/;"	r	module:MF_stratixiii_pll
goto_dr_shift_state	sim/tb/altera_mf.v	/^    task goto_dr_shift_state;$/;"	t	module:signal_gen
goto_dr_shift_state_tsk	sim/tb/altera_mf.v	/^        begin : goto_dr_shift_state_tsk$/;"	b	task:signal_gen.goto_dr_shift_state
goto_update_state	sim/tb/altera_mf.v	/^    task goto_update_state;$/;"	t	module:signal_gen
goto_update_state_tsk	sim/tb/altera_mf.v	/^        begin : goto_update_state_tsk$/;"	b	task:signal_gen.goto_update_state
group	.vscode/tasks.json	/^            "group": {$/;"	o	object:tasks.0
guard_bit	sim/tb/altera_mf.v	/^    reg guard_bit;$/;"	r	module:altfp_mult
h_back	rtl/lcd/lcd_driver.v	/^reg  [10:0] h_back ;$/;"	r	module:lcd_driver
h_back	sim/tb/lcd/lcd_driver.v	/^reg  [10:0] h_back ;$/;"	r	module:lcd_driver
h_cnt	sim/tb/sdram_tb.v	/^reg  [9:0]  h_cnt;$/;"	r	module:sdram_tb
h_disp	rtl/lcd/lcd_driver.v	/^reg  [10:0] h_disp ;$/;"	r	module:lcd_driver
h_disp	sim/tb/lcd/lcd_driver.v	/^reg  [10:0] h_disp ;$/;"	r	module:lcd_driver
h_ff	sim/tb/altera_mf.v	/^    integer h_ff;$/;"	r	module:flexible_lvds_tx
h_int_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] h_int_reg;$/;"	r	module:flexible_lvds_rx
h_s_ff	sim/tb/altera_mf.v	/^    integer h_s_ff;$/;"	r	module:flexible_lvds_tx
h_sync	rtl/lcd/lcd_driver.v	/^reg  [10:0] h_sync ;$/;"	r	module:lcd_driver
h_sync	sim/tb/lcd/lcd_driver.v	/^reg  [10:0] h_sync ;$/;"	r	module:lcd_driver
h_sync_a	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 :0] h_sync_a;$/;"	r	module:flexible_lvds_tx
h_total	rtl/lcd/lcd_driver.v	/^reg  [10:0] h_total;$/;"	r	module:lcd_driver
h_total	sim/tb/lcd/lcd_driver.v	/^reg  [10:0] h_total;$/;"	r	module:lcd_driver
h_us_ff	sim/tb/altera_mf.v	/^    integer h_us_ff;$/;"	r	module:flexible_lvds_tx
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_cycloneiii_pll.counter_high
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_cycloneiii_pll.counter_low
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_cycloneiii_pll.counter_mode
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_cycloneiiigl_pll.counter_high
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_cycloneiiigl_pll.counter_low
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_cycloneiiigl_pll.counter_mode
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_stratix_pll.counter_high
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_stratix_pll.counter_low
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_stratix_pll.counter_mode
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_stratixii_pll.counter_high
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_stratixii_pll.counter_low
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_stratixii_pll.counter_mode
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_stratixiii_pll.counter_high
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_stratixiii_pll.counter_low
half_cycle_high	sim/tb/altera_mf.v	/^    integer half_cycle_high;$/;"	r	function:MF_stratixiii_pll.counter_mode
head	sim/tb/altera_mf.v	/^    integer head;     \/\/ pointer to memory$/;"	r	module:altshift_taps
head	sim/tb/altera_mf.v	/^    integer head;$/;"	r	module:altaccumulate
head_mult	sim/tb/altera_mf.v	/^    integer head_mult;$/;"	r	module:altmult_accum
head_result	sim/tb/altera_mf.v	/^    reg [31:0] head_result;$/;"	r	module:altmult_accum
head_result	sim/tb/altera_mf.v	/^    reg [31:0] head_result;$/;"	r	module:altmult_add
head_result_int	sim/tb/altera_mf.v	/^    integer head_result_int; $/;"	r	module:altmult_add
head_result_wire	sim/tb/altera_mf.v	/^    wire [31:0] head_result_wire;$/;"	n	module:altmult_accum
head_result_wire	sim/tb/altera_mf.v	/^    wire [31:0] head_result_wire;$/;"	n	module:altmult_add
hex	sim/tb/altera_mf.v	/^    reg [3 : 0] hex, tmp_char;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
hex	sim/tb/altera_mf.v	/^    reg [3:0] hex, tmp_char;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
hexToBits	sim/tb/altera_mf.v	/^    function [3 : 0]  hexToBits;$/;"	f	module:signal_gen
hex_value	sim/tb/altera_mf.v	/^    reg [3 : 0]                             hex_value;$/;"	r	module:signal_gen
high	sim/tb/altera_mf.v	/^    input [31:0] high;$/;"	p	module:MF_cycloneiiigl_scale_cntr
high	sim/tb/altera_mf.v	/^    input [31:0] high;$/;"	p	module:arm_scale_cntr
high	sim/tb/altera_mf.v	/^    input [31:0] high;$/;"	p	module:cda_scale_cntr
high	sim/tb/altera_mf.v	/^    input [31:0] high;$/;"	p	module:stx_scale_cntr
high	sim/tb/altera_mf.v	/^    input [31:0] high;$/;"	p	module:ttn_scale_cntr
high	sim/tb/altera_mf.v	/^    integer high;$/;"	r	module:MF_cycloneiii_pll
high	sim/tb/altera_mf.v	/^    integer high;$/;"	r	module:MF_cycloneiiigl_pll
high	sim/tb/altera_mf.v	/^    integer high;$/;"	r	module:MF_stratix_pll
high	sim/tb/altera_mf.v	/^    integer high;$/;"	r	module:MF_stratixii_pll
high	sim/tb/altera_mf.v	/^    integer high;$/;"	r	module:MF_stratixiii_pll
high_cnt_xfer_done	sim/tb/altera_mf.v	/^    reg high_cnt_xfer_done;$/;"	r	module:stx_scale_cntr
high_reg	sim/tb/altera_mf.v	/^    reg [31:0] high_reg;$/;"	r	module:stx_scale_cntr
high_time	sim/tb/altera_mf.v	/^    integer high_time;$/;"	r	module:MF_cycloneiii_pll
high_time	sim/tb/altera_mf.v	/^    integer high_time;$/;"	r	module:MF_stratix_pll
high_time	sim/tb/altera_mf.v	/^    integer high_time;$/;"	r	module:MF_stratixii_pll
high_time	sim/tb/altera_mf.v	/^    integer high_time;$/;"	r	module:MF_stratixiii_pll
high_time	sim/tb/altera_mf.v	/^    time high_time;$/;"	r	module:MF_cycloneiiigl_pll
high_time0	sim/tb/altera_mf.v	/^time high_time0;$/;"	r	module:altclklock
high_time1	sim/tb/altera_mf.v	/^time high_time1;$/;"	r	module:altclklock
high_time2	sim/tb/altera_mf.v	/^time high_time2;$/;"	r	module:altclklock
high_time_ext	sim/tb/altera_mf.v	/^time high_time_ext;$/;"	r	module:altclklock
holdReg	sim/tb/altera_mf.v	/^        begin : holdReg$/;"	b	module:jtag_tap_controller
i	sim/tb/altera_mf.v	/^        genvar i;$/;"	r	module:altera_std_synchronizer_bundle
i	sim/tb/altera_mf.v	/^        integer                             i;    $/;"	r	task:signal_gen.v_dr_scan
i	sim/tb/altera_mf.v	/^        integer i;    $/;"	r	task:signal_gen.jtag_ir_usr0
i	sim/tb/altera_mf.v	/^        integer i;    $/;"	r	task:signal_gen.jtag_ir_usr1
i	sim/tb/altera_mf.v	/^        integer i;    $/;"	r	task:signal_gen.send_force_ir_capture
i	sim/tb/altera_mf.v	/^        integer i;    $/;"	r	task:signal_gen.v_ir_scan
i	sim/tb/altera_mf.v	/^        integer i;$/;"	r	function:parallel_add.ceil_log2
i	sim/tb/altera_mf.v	/^    genvar i;$/;"	r	module:stratixiii_lvds_rx
i	sim/tb/altera_mf.v	/^    input i;$/;"	p	module:pll_iobuf
i	sim/tb/altera_mf.v	/^    integer                i;$/;"	r	module:alt3pram
i	sim/tb/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
i	sim/tb/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
i	sim/tb/altera_mf.v	/^    integer i;        \/\/ for loop index$/;"	r	module:altshift_taps
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:MF_cycloneiii_pll
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:MF_cycloneiiigl_pll
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:MF_stratix_pll
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:MF_stratixii_pll
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:MF_stratixiii_pll
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:altaccumulate
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:altdpram
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:altlvds_rx
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:altlvds_tx
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:altmult_accum
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:altmult_add
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:altsqrt
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:altsquare
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:altsyncram
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:dcfifo_async
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:dcfifo_low_latency
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:dcfifo_sync
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:flexible_lvds_rx
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:flexible_lvds_tx
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:scfifo
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:stratixgx_dpa_lvds_rx
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:stratixii_lvds_rx
i	sim/tb/altera_mf.v	/^    integer i;$/;"	r	module:stratixiii_lvds_rx_channel
i	sim/tb/altera_mf.v	/^  integer i;$/;"	r	module:alt_dfe
i	sim/tb/altera_mf.v	/^  integer i;$/;"	r	module:alt_eyemon
i0	sim/tb/altera_mf.v	/^    integer i0;$/;"	r	module:altfp_mult
i0	sim/tb/altera_mf.v	/^    integer i0;$/;"	r	module:stratixgx_dpa_lvds_rx
i0_tmp	sim/tb/altera_mf.v	/^        integer i0_tmp;$/;"	r	task:altfp_mult.add_bits
i1	sim/tb/altera_mf.v	/^    integer i1;$/;"	r	module:altfp_mult
i1	sim/tb/altera_mf.v	/^    integer i1;$/;"	r	module:altlvds_rx
i1	sim/tb/altera_mf.v	/^    integer i1;$/;"	r	module:altlvds_tx
i1	sim/tb/altera_mf.v	/^    integer i1;$/;"	r	module:altsqrt
i1	sim/tb/altera_mf.v	/^    integer i1;$/;"	r	module:flexible_lvds_rx
i1	sim/tb/altera_mf.v	/^    integer i1;$/;"	r	module:flexible_lvds_tx
i1	sim/tb/altera_mf.v	/^    integer i1;$/;"	r	module:stratix_lvds_rx
i1	sim/tb/altera_mf.v	/^    integer i1;$/;"	r	module:stratixgx_dpa_lvds_rx
i1	sim/tb/altera_mf.v	/^    integer i1;$/;"	r	module:stratixii_tx_outclk
i2	sim/tb/altera_mf.v	/^    integer i2;$/;"	r	module:altfp_mult
i2	sim/tb/altera_mf.v	/^    integer i2;$/;"	r	module:altlvds_rx
i2	sim/tb/altera_mf.v	/^    integer i2;$/;"	r	module:altlvds_tx
i2	sim/tb/altera_mf.v	/^    integer i2;$/;"	r	module:altmult_accum
i2	sim/tb/altera_mf.v	/^    integer i2;$/;"	r	module:altsyncram
i2	sim/tb/altera_mf.v	/^    integer i2;$/;"	r	module:flexible_lvds_rx
i2	sim/tb/altera_mf.v	/^    integer i2;$/;"	r	module:flexible_lvds_tx
i2	sim/tb/altera_mf.v	/^    integer i2;$/;"	r	module:stratixgx_dpa_lvds_rx
i2	sim/tb/altera_mf.v	/^    integer i2;$/;"	r	module:stratixii_lvds_rx
i2	sim/tb/altera_mf.v	/^    integer i2;$/;"	r	module:stratixii_tx_outclk
i2c_addr	rtl/ov5640/i2c_dri.v	/^          input        [15:0]  i2c_addr   ,      \/\/ I2C器件内地址$/;"	p	module:i2c_dri
i2c_data	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    output  reg  [23:0]  i2c_data ,     \/\/I2C要配置的地址与数据(高16位地址,低8位/;"	p	module:i2c_ov5640_rgb565_cfg
i2c_data	rtl/ov5640/ov5640_dri.v	/^wire [23:0] i2c_data       ;  \/\/I2C要配置的地址与数据(高8位地址,低8位数据)   /;"	n	module:ov5640_dri
i2c_data_r	rtl/ov5640/i2c_dri.v	/^          output  reg  [ 7:0]  i2c_data_r ,      \/\/ I2C读出的数据$/;"	p	module:i2c_dri
i2c_data_r	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    input        [7:0]   i2c_data_r,    \/\/I2C读出的数据$/;"	p	module:i2c_ov5640_rgb565_cfg
i2c_data_r	rtl/ov5640/ov5640_dri.v	/^wire [ 7:0] i2c_data_r     ;  \/\/I2C读出的数据$/;"	n	module:ov5640_dri
i2c_data_w	rtl/ov5640/i2c_dri.v	/^          input        [ 7:0]  i2c_data_w ,      \/\/ I2C要写的数据$/;"	p	module:i2c_dri
i2c_done	rtl/ov5640/i2c_dri.v	/^          output  reg          i2c_done   ,      \/\/ I2C一次操作完成$/;"	p	module:i2c_dri
i2c_done	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    input                i2c_done ,     \/\/I2C寄存器配置完成信号$/;"	p	module:i2c_ov5640_rgb565_cfg
i2c_done	rtl/ov5640/ov5640_dri.v	/^wire        i2c_done       ;  \/\/I2C寄存器配置完成信号$/;"	n	module:ov5640_dri
i2c_dri	rtl/ov5640/i2c_dri.v	/^module i2c_dri$/;"	m
i2c_dri.v	rtl/ov5640/i2c_dri.v	1;"	F
i2c_dri_clk	rtl/ov5640/ov5640_dri.v	/^wire        i2c_dri_clk    ;  \/\/I2C操作时钟$/;"	n	module:ov5640_dri
i2c_exec	rtl/ov5640/i2c_dri.v	/^          input                i2c_exec   ,      \/\/ I2C触发执行信号$/;"	p	module:i2c_dri
i2c_exec	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    output  reg          i2c_exec ,     \/\/I2C触发执行信号   $/;"	p	module:i2c_ov5640_rgb565_cfg
i2c_exec	rtl/ov5640/ov5640_dri.v	/^wire        i2c_exec       ;  \/\/I2C触发执行信号$/;"	n	module:ov5640_dri
i2c_ov5640_rgb565_cfg	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^module i2c_ov5640_rgb565_cfg$/;"	m
i2c_ov5640_rgb565_cfg.v	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	1;"	F
i2c_rh_wl	rtl/ov5640/i2c_dri.v	/^          input                i2c_rh_wl  ,      \/\/ I2C读写控制信号$/;"	p	module:i2c_dri
i2c_rh_wl	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    output  reg          i2c_rh_wl,     \/\/I2C读写控制信号$/;"	p	module:i2c_ov5640_rgb565_cfg
i2c_rh_wl	rtl/ov5640/ov5640_dri.v	/^wire        i2c_rh_wl      ;  \/\/I2C读写控制信号$/;"	n	module:ov5640_dri
i3	sim/tb/altera_mf.v	/^    integer i3;$/;"	r	module:altfp_mult
i3	sim/tb/altera_mf.v	/^    integer i3;$/;"	r	module:altlvds_rx
i3	sim/tb/altera_mf.v	/^    integer i3;$/;"	r	module:altmult_accum
i3	sim/tb/altera_mf.v	/^    integer i3;$/;"	r	module:altsyncram
i3	sim/tb/altera_mf.v	/^    integer i3;$/;"	r	module:flexible_lvds_rx
i3	sim/tb/altera_mf.v	/^    integer i3;$/;"	r	module:flexible_lvds_tx
i3	sim/tb/altera_mf.v	/^    integer i3;$/;"	r	module:stratixgx_dpa_lvds_rx
i3	sim/tb/altera_mf.v	/^    integer i3;$/;"	r	module:stratixii_lvds_rx
i4	sim/tb/altera_mf.v	/^    integer i4;$/;"	r	module:altfp_mult
i4	sim/tb/altera_mf.v	/^    integer i4;$/;"	r	module:altlvds_rx
i4	sim/tb/altera_mf.v	/^    integer i4;$/;"	r	module:altmult_accum
i4	sim/tb/altera_mf.v	/^    integer i4;$/;"	r	module:altsyncram
i4	sim/tb/altera_mf.v	/^    integer i4;$/;"	r	module:flexible_lvds_rx
i4	sim/tb/altera_mf.v	/^    integer i4;$/;"	r	module:flexible_lvds_tx
i4	sim/tb/altera_mf.v	/^    integer i4;$/;"	r	module:stratixgx_dpa_lvds_rx
i4	sim/tb/altera_mf.v	/^    integer i4;$/;"	r	module:stratixii_lvds_rx
i5	sim/tb/altera_mf.v	/^    integer i5;$/;"	r	module:altfp_mult
i5	sim/tb/altera_mf.v	/^    integer i5;$/;"	r	module:altlvds_rx
i5	sim/tb/altera_mf.v	/^    integer i5;$/;"	r	module:altsyncram
i5	sim/tb/altera_mf.v	/^    integer i5;$/;"	r	module:stratixgx_dpa_lvds_rx
i6	sim/tb/altera_mf.v	/^    integer i6;$/;"	r	module:stratixgx_dpa_lvds_rx
i6	sim/tb/altera_mf.v	/^    integer i6;$/;"	r	module:stratixii_lvds_rx
i7	sim/tb/altera_mf.v	/^    integer i7;$/;"	r	module:stratixgx_dpa_lvds_rx
i8	sim/tb/altera_mf.v	/^    integer i8;$/;"	r	module:stratixgx_dpa_lvds_rx
i_aclr	sim/tb/altera_mf.v	/^    wire i_aclr;$/;"	n	module:altsquare
i_aclr_flag_a	sim/tb/altera_mf.v	/^    integer i_aclr_flag_a;$/;"	r	module:altsyncram
i_aclr_flag_b	sim/tb/altera_mf.v	/^    integer i_aclr_flag_b;$/;"	r	module:altsyncram
i_address_aclr_a	sim/tb/altera_mf.v	/^    wire i_address_aclr_a;$/;"	n	module:altsyncram
i_address_aclr_a_flag	sim/tb/altera_mf.v	/^    reg i_address_aclr_a_flag;$/;"	r	module:altsyncram
i_address_aclr_a_prev	sim/tb/altera_mf.v	/^    reg i_address_aclr_a_prev;$/;"	r	module:altsyncram
i_address_aclr_b	sim/tb/altera_mf.v	/^    wire i_address_aclr_b;$/;"	n	module:altsyncram
i_address_aclr_b_flag	sim/tb/altera_mf.v	/^    reg i_address_aclr_b_flag;$/;"	r	module:altsyncram
i_address_aclr_b_prev	sim/tb/altera_mf.v	/^    reg i_address_aclr_b_prev;$/;"	r	module:altsyncram
i_address_aclr_family_a	sim/tb/altera_mf.v	/^   parameter i_address_aclr_family_a = ((((family_has_stratixv_style_ram == 1) || (family_has_st/;"	c	module:altsyncram
i_address_aclr_family_b	sim/tb/altera_mf.v	/^   parameter i_address_aclr_family_b = ((((family_has_stratixv_style_ram == 1) || (family_has_st/;"	c	module:altsyncram
i_address_reg_a	sim/tb/altera_mf.v	/^    reg [widthad_a-1:0] i_address_reg_a;$/;"	r	module:altsyncram
i_address_reg_b	sim/tb/altera_mf.v	/^    reg [widthad_b-1:0] i_address_reg_b;$/;"	r	module:altsyncram
i_avmm_clk	sim/tb/altera_mf.v	/^  input                               i_avmm_clk,$/;"	p	module:alt_dfe
i_avmm_clk	sim/tb/altera_mf.v	/^  input                               i_avmm_clk,$/;"	p	module:alt_eyemon
i_avmm_saddress	sim/tb/altera_mf.v	/^  input  [avmm_slave_addr_width-1:0]  i_avmm_saddress,$/;"	p	module:alt_dfe
i_avmm_saddress	sim/tb/altera_mf.v	/^  input  [avmm_slave_addr_width-1:0]  i_avmm_saddress,$/;"	p	module:alt_eyemon
i_avmm_sread	sim/tb/altera_mf.v	/^  input                               i_avmm_sread,$/;"	p	module:alt_dfe
i_avmm_sread	sim/tb/altera_mf.v	/^  input                               i_avmm_sread,$/;"	p	module:alt_eyemon
i_avmm_swrite	sim/tb/altera_mf.v	/^  input                               i_avmm_swrite,$/;"	p	module:alt_dfe
i_avmm_swrite	sim/tb/altera_mf.v	/^  input                               i_avmm_swrite,$/;"	p	module:alt_eyemon
i_avmm_swritedata	sim/tb/altera_mf.v	/^  input  [avmm_slave_wdata_width-1:0] i_avmm_swritedata,$/;"	p	module:alt_dfe
i_avmm_swritedata	sim/tb/altera_mf.v	/^  input  [avmm_slave_wdata_width-1:0] i_avmm_swritedata,$/;"	p	module:alt_eyemon
i_byte_size	sim/tb/altera_mf.v	/^    integer i_byte_size;$/;"	r	module:altsyncram
i_byte_size	sim/tb/altera_mf.v	/^    parameter i_byte_size = ((byte_size == 0) && (width_byteena != 0)) ? $/;"	c	module:altdpram
i_byte_size_tmp	sim/tb/altera_mf.v	/^    parameter i_byte_size_tmp = (width_byteena_a > 1)? width_a \/ width_byteena_a : 8;$/;"	c	module:altsyncram
i_byteena	sim/tb/altera_mf.v	/^    tri1 [i_width_byteena-1:0] i_byteena;$/;"	n	module:altdpram
i_byteena_a	sim/tb/altera_mf.v	/^    tri1 [width_byteena_a-1:0] i_byteena_a;$/;"	n	module:altsyncram
i_byteena_aclr_a	sim/tb/altera_mf.v	/^    wire i_byteena_aclr_a;$/;"	n	module:altsyncram
i_byteena_aclr_b	sim/tb/altera_mf.v	/^    wire i_byteena_aclr_b;$/;"	n	module:altsyncram
i_byteena_b	sim/tb/altera_mf.v	/^    tri1 [width_byteena_b-1:0] i_byteena_b;$/;"	n	module:altsyncram
i_byteena_count	sim/tb/altera_mf.v	/^    integer i_byteena_count;$/;"	r	module:altsyncram
i_byteena_mask	sim/tb/altera_mf.v	/^    reg [width-1:0] i_byteena_mask;$/;"	r	module:altdpram
i_byteena_mask_at_low	sim/tb/altera_mf.v	/^    reg [width-1:0] i_byteena_mask_at_low;$/;"	r	module:altdpram
i_byteena_mask_out	sim/tb/altera_mf.v	/^    reg [width-1:0] i_byteena_mask_out;$/;"	r	module:altdpram
i_byteena_mask_reg_a	sim/tb/altera_mf.v	/^    reg [width_a-1:0] i_byteena_mask_reg_a;$/;"	r	module:altsyncram
i_byteena_mask_reg_a_out	sim/tb/altera_mf.v	/^    reg [width_a-1:0] i_byteena_mask_reg_a_out;$/;"	r	module:altsyncram
i_byteena_mask_reg_a_out_b	sim/tb/altera_mf.v	/^    reg [width_a-1:0] i_byteena_mask_reg_a_out_b;$/;"	r	module:altsyncram
i_byteena_mask_reg_a_tmp	sim/tb/altera_mf.v	/^    reg [width_a-1:0] i_byteena_mask_reg_a_tmp;$/;"	r	module:altsyncram
i_byteena_mask_reg_a_x	sim/tb/altera_mf.v	/^    reg [width_a-1:0] i_byteena_mask_reg_a_x;$/;"	r	module:altsyncram
i_byteena_mask_reg_b	sim/tb/altera_mf.v	/^    reg [width_b-1:0] i_byteena_mask_reg_b;$/;"	r	module:altsyncram
i_byteena_mask_reg_b_out	sim/tb/altera_mf.v	/^    reg [width_b-1:0] i_byteena_mask_reg_b_out;$/;"	r	module:altsyncram
i_byteena_mask_reg_b_out_a	sim/tb/altera_mf.v	/^    reg [width_b-1:0] i_byteena_mask_reg_b_out_a;$/;"	r	module:altsyncram
i_byteena_mask_reg_b_tmp	sim/tb/altera_mf.v	/^    reg [width_b-1:0] i_byteena_mask_reg_b_tmp;$/;"	r	module:altsyncram
i_byteena_mask_reg_b_x	sim/tb/altera_mf.v	/^    reg [width_b-1:0] i_byteena_mask_reg_b_x;$/;"	r	module:altsyncram
i_byteena_mask_x	sim/tb/altera_mf.v	/^    reg [width-1:0] i_byteena_mask_x;$/;"	r	module:altdpram
i_c_high	sim/tb/altera_mf.v	/^    integer   i_c_high[0:5];$/;"	r	module:MF_stratixii_pll
i_c_high	sim/tb/altera_mf.v	/^    integer   i_c_high[0:9];$/;"	r	module:MF_cycloneiii_pll
i_c_high	sim/tb/altera_mf.v	/^    integer   i_c_high[0:9];$/;"	r	module:MF_cycloneiiigl_pll
i_c_high	sim/tb/altera_mf.v	/^    integer   i_c_high[0:9];$/;"	r	module:MF_stratixiii_pll
i_c_initial	sim/tb/altera_mf.v	/^    integer   i_c_initial[0:5];$/;"	r	module:MF_stratixii_pll
i_c_initial	sim/tb/altera_mf.v	/^    integer   i_c_initial[0:9];$/;"	r	module:MF_cycloneiii_pll
i_c_initial	sim/tb/altera_mf.v	/^    integer   i_c_initial[0:9];$/;"	r	module:MF_cycloneiiigl_pll
i_c_initial	sim/tb/altera_mf.v	/^    integer   i_c_initial[0:9];$/;"	r	module:MF_stratixiii_pll
i_c_low	sim/tb/altera_mf.v	/^    integer   i_c_low[0:5];$/;"	r	module:MF_stratixii_pll
i_c_low	sim/tb/altera_mf.v	/^    integer   i_c_low[0:9];$/;"	r	module:MF_cycloneiii_pll
i_c_low	sim/tb/altera_mf.v	/^    integer   i_c_low[0:9];$/;"	r	module:MF_cycloneiiigl_pll
i_c_low	sim/tb/altera_mf.v	/^    integer   i_c_low[0:9];$/;"	r	module:MF_stratixiii_pll
i_c_mode	sim/tb/altera_mf.v	/^    reg       [8*6:1] i_c_mode[0:5];$/;"	r	module:MF_stratixii_pll
i_c_mode	sim/tb/altera_mf.v	/^    reg       [8*6:1] i_c_mode[0:9];$/;"	r	module:MF_cycloneiii_pll
i_c_mode	sim/tb/altera_mf.v	/^    reg       [8*6:1] i_c_mode[0:9];$/;"	r	module:MF_cycloneiiigl_pll
i_c_mode	sim/tb/altera_mf.v	/^    reg       [8*6:1] i_c_mode[0:9];$/;"	r	module:MF_stratixiii_pll
i_c_ph	sim/tb/altera_mf.v	/^    integer   i_c_ph[0:5];$/;"	r	module:MF_stratixii_pll
i_c_ph	sim/tb/altera_mf.v	/^    integer   i_c_ph[0:9];$/;"	r	module:MF_cycloneiii_pll
i_c_ph	sim/tb/altera_mf.v	/^    integer   i_c_ph[0:9];$/;"	r	module:MF_cycloneiiigl_pll
i_c_ph	sim/tb/altera_mf.v	/^    integer   i_c_ph[0:9];$/;"	r	module:MF_stratixiii_pll
i_charge_pump_current	sim/tb/altera_mf.v	/^    integer   i_charge_pump_current;$/;"	r	module:MF_cycloneiii_pll
i_charge_pump_current	sim/tb/altera_mf.v	/^    integer   i_charge_pump_current;$/;"	r	module:MF_cycloneiiigl_pll
i_charge_pump_current	sim/tb/altera_mf.v	/^    integer   i_charge_pump_current;$/;"	r	module:MF_stratix_pll
i_charge_pump_current	sim/tb/altera_mf.v	/^    integer   i_charge_pump_current;$/;"	r	module:MF_stratixii_pll
i_charge_pump_current	sim/tb/altera_mf.v	/^    integer   i_charge_pump_current;$/;"	r	module:MF_stratixiii_pll
i_clk0_counter	sim/tb/altera_mf.v	/^    integer   i_clk0_counter;$/;"	r	module:MF_stratix_pll
i_clk0_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk0_counter;$/;"	r	module:MF_cycloneiii_pll
i_clk0_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk0_counter;$/;"	r	module:MF_cycloneiiigl_pll
i_clk0_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk0_counter;$/;"	r	module:MF_stratixii_pll
i_clk0_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk0_counter;$/;"	r	module:MF_stratixiii_pll
i_clk0_div_by	sim/tb/altera_mf.v	/^    integer i_clk0_div_by;$/;"	r	module:MF_cycloneiii_pll
i_clk0_div_by	sim/tb/altera_mf.v	/^    integer i_clk0_div_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk0_div_by	sim/tb/altera_mf.v	/^    integer i_clk0_div_by;$/;"	r	module:MF_stratix_pll
i_clk0_div_by	sim/tb/altera_mf.v	/^    integer i_clk0_div_by;$/;"	r	module:MF_stratixii_pll
i_clk0_div_by	sim/tb/altera_mf.v	/^    integer i_clk0_div_by;$/;"	r	module:MF_stratixiii_pll
i_clk0_mult_by	sim/tb/altera_mf.v	/^    integer i_clk0_mult_by;$/;"	r	module:MF_cycloneiii_pll
i_clk0_mult_by	sim/tb/altera_mf.v	/^    integer i_clk0_mult_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk0_mult_by	sim/tb/altera_mf.v	/^    integer i_clk0_mult_by;$/;"	r	module:MF_stratix_pll
i_clk0_mult_by	sim/tb/altera_mf.v	/^    integer i_clk0_mult_by;$/;"	r	module:MF_stratixii_pll
i_clk0_mult_by	sim/tb/altera_mf.v	/^    integer i_clk0_mult_by;$/;"	r	module:MF_stratixiii_pll
i_clk0_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk0_phase_shift;$/;"	r	module:MF_cycloneiii_pll
i_clk0_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk0_phase_shift;$/;"	r	module:MF_cycloneiiigl_pll
i_clk0_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk0_phase_shift;$/;"	r	module:MF_stratix_pll
i_clk0_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk0_phase_shift;$/;"	r	module:MF_stratixii_pll
i_clk0_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk0_phase_shift;$/;"	r	module:MF_stratixiii_pll
i_clk1_counter	sim/tb/altera_mf.v	/^    integer   i_clk1_counter;$/;"	r	module:MF_stratix_pll
i_clk1_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk1_counter;$/;"	r	module:MF_cycloneiii_pll
i_clk1_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk1_counter;$/;"	r	module:MF_cycloneiiigl_pll
i_clk1_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk1_counter;$/;"	r	module:MF_stratixii_pll
i_clk1_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk1_counter;$/;"	r	module:MF_stratixiii_pll
i_clk1_div_by	sim/tb/altera_mf.v	/^    integer i_clk1_div_by;$/;"	r	module:MF_cycloneiii_pll
i_clk1_div_by	sim/tb/altera_mf.v	/^    integer i_clk1_div_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk1_div_by	sim/tb/altera_mf.v	/^    integer i_clk1_div_by;$/;"	r	module:MF_stratix_pll
i_clk1_div_by	sim/tb/altera_mf.v	/^    integer i_clk1_div_by;$/;"	r	module:MF_stratixii_pll
i_clk1_div_by	sim/tb/altera_mf.v	/^    integer i_clk1_div_by;$/;"	r	module:MF_stratixiii_pll
i_clk1_mult_by	sim/tb/altera_mf.v	/^    integer i_clk1_mult_by;$/;"	r	module:MF_cycloneiii_pll
i_clk1_mult_by	sim/tb/altera_mf.v	/^    integer i_clk1_mult_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk1_mult_by	sim/tb/altera_mf.v	/^    integer i_clk1_mult_by;$/;"	r	module:MF_stratix_pll
i_clk1_mult_by	sim/tb/altera_mf.v	/^    integer i_clk1_mult_by;$/;"	r	module:MF_stratixii_pll
i_clk1_mult_by	sim/tb/altera_mf.v	/^    integer i_clk1_mult_by;$/;"	r	module:MF_stratixiii_pll
i_clk1_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk1_phase_shift;$/;"	r	module:MF_cycloneiii_pll
i_clk1_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk1_phase_shift;$/;"	r	module:MF_cycloneiiigl_pll
i_clk1_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk1_phase_shift;$/;"	r	module:MF_stratix_pll
i_clk1_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk1_phase_shift;$/;"	r	module:MF_stratixii_pll
i_clk1_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk1_phase_shift;$/;"	r	module:MF_stratixiii_pll
i_clk2_counter	sim/tb/altera_mf.v	/^    integer   i_clk2_counter;$/;"	r	module:MF_stratix_pll
i_clk2_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk2_counter;$/;"	r	module:MF_cycloneiii_pll
i_clk2_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk2_counter;$/;"	r	module:MF_cycloneiiigl_pll
i_clk2_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk2_counter;$/;"	r	module:MF_stratixii_pll
i_clk2_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk2_counter;$/;"	r	module:MF_stratixiii_pll
i_clk2_div_by	sim/tb/altera_mf.v	/^    integer i_clk2_div_by;$/;"	r	module:MF_cycloneiii_pll
i_clk2_div_by	sim/tb/altera_mf.v	/^    integer i_clk2_div_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk2_div_by	sim/tb/altera_mf.v	/^    integer i_clk2_div_by;$/;"	r	module:MF_stratix_pll
i_clk2_div_by	sim/tb/altera_mf.v	/^    integer i_clk2_div_by;$/;"	r	module:MF_stratixii_pll
i_clk2_div_by	sim/tb/altera_mf.v	/^    integer i_clk2_div_by;$/;"	r	module:MF_stratixiii_pll
i_clk2_mult_by	sim/tb/altera_mf.v	/^    integer i_clk2_mult_by;$/;"	r	module:MF_cycloneiii_pll
i_clk2_mult_by	sim/tb/altera_mf.v	/^    integer i_clk2_mult_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk2_mult_by	sim/tb/altera_mf.v	/^    integer i_clk2_mult_by;$/;"	r	module:MF_stratix_pll
i_clk2_mult_by	sim/tb/altera_mf.v	/^    integer i_clk2_mult_by;$/;"	r	module:MF_stratixii_pll
i_clk2_mult_by	sim/tb/altera_mf.v	/^    integer i_clk2_mult_by;$/;"	r	module:MF_stratixiii_pll
i_clk2_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk2_phase_shift;$/;"	r	module:MF_cycloneiii_pll
i_clk2_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk2_phase_shift;$/;"	r	module:MF_cycloneiiigl_pll
i_clk2_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk2_phase_shift;$/;"	r	module:MF_stratix_pll
i_clk2_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk2_phase_shift;$/;"	r	module:MF_stratixii_pll
i_clk2_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk2_phase_shift;$/;"	r	module:MF_stratixiii_pll
i_clk3_counter	sim/tb/altera_mf.v	/^    integer   i_clk3_counter;$/;"	r	module:MF_stratix_pll
i_clk3_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk3_counter;$/;"	r	module:MF_cycloneiii_pll
i_clk3_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk3_counter;$/;"	r	module:MF_cycloneiiigl_pll
i_clk3_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk3_counter;$/;"	r	module:MF_stratixii_pll
i_clk3_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk3_counter;$/;"	r	module:MF_stratixiii_pll
i_clk3_div_by	sim/tb/altera_mf.v	/^    integer i_clk3_div_by;$/;"	r	module:MF_cycloneiii_pll
i_clk3_div_by	sim/tb/altera_mf.v	/^    integer i_clk3_div_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk3_div_by	sim/tb/altera_mf.v	/^    integer i_clk3_div_by;$/;"	r	module:MF_stratix_pll
i_clk3_div_by	sim/tb/altera_mf.v	/^    integer i_clk3_div_by;$/;"	r	module:MF_stratixii_pll
i_clk3_div_by	sim/tb/altera_mf.v	/^    integer i_clk3_div_by;$/;"	r	module:MF_stratixiii_pll
i_clk3_mult_by	sim/tb/altera_mf.v	/^    integer i_clk3_mult_by;$/;"	r	module:MF_cycloneiii_pll
i_clk3_mult_by	sim/tb/altera_mf.v	/^    integer i_clk3_mult_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk3_mult_by	sim/tb/altera_mf.v	/^    integer i_clk3_mult_by;$/;"	r	module:MF_stratix_pll
i_clk3_mult_by	sim/tb/altera_mf.v	/^    integer i_clk3_mult_by;$/;"	r	module:MF_stratixii_pll
i_clk3_mult_by	sim/tb/altera_mf.v	/^    integer i_clk3_mult_by;$/;"	r	module:MF_stratixiii_pll
i_clk3_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk3_phase_shift;$/;"	r	module:MF_cycloneiii_pll
i_clk3_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk3_phase_shift;$/;"	r	module:MF_cycloneiiigl_pll
i_clk3_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk3_phase_shift;$/;"	r	module:MF_stratixiii_pll
i_clk4_counter	sim/tb/altera_mf.v	/^    integer   i_clk4_counter;$/;"	r	module:MF_stratix_pll
i_clk4_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk4_counter;$/;"	r	module:MF_cycloneiii_pll
i_clk4_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk4_counter;$/;"	r	module:MF_cycloneiiigl_pll
i_clk4_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk4_counter;$/;"	r	module:MF_stratixii_pll
i_clk4_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk4_counter;$/;"	r	module:MF_stratixiii_pll
i_clk4_div_by	sim/tb/altera_mf.v	/^    integer i_clk4_div_by;$/;"	r	module:MF_cycloneiii_pll
i_clk4_div_by	sim/tb/altera_mf.v	/^    integer i_clk4_div_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk4_div_by	sim/tb/altera_mf.v	/^    integer i_clk4_div_by;$/;"	r	module:MF_stratix_pll
i_clk4_div_by	sim/tb/altera_mf.v	/^    integer i_clk4_div_by;$/;"	r	module:MF_stratixii_pll
i_clk4_div_by	sim/tb/altera_mf.v	/^    integer i_clk4_div_by;$/;"	r	module:MF_stratixiii_pll
i_clk4_mult_by	sim/tb/altera_mf.v	/^    integer i_clk4_mult_by;$/;"	r	module:MF_cycloneiii_pll
i_clk4_mult_by	sim/tb/altera_mf.v	/^    integer i_clk4_mult_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk4_mult_by	sim/tb/altera_mf.v	/^    integer i_clk4_mult_by;$/;"	r	module:MF_stratix_pll
i_clk4_mult_by	sim/tb/altera_mf.v	/^    integer i_clk4_mult_by;$/;"	r	module:MF_stratixii_pll
i_clk4_mult_by	sim/tb/altera_mf.v	/^    integer i_clk4_mult_by;$/;"	r	module:MF_stratixiii_pll
i_clk4_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk4_phase_shift;$/;"	r	module:MF_cycloneiii_pll
i_clk4_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk4_phase_shift;$/;"	r	module:MF_cycloneiiigl_pll
i_clk4_phase_shift	sim/tb/altera_mf.v	/^    integer i_clk4_phase_shift;$/;"	r	module:MF_stratixiii_pll
i_clk5_counter	sim/tb/altera_mf.v	/^    integer   i_clk5_counter;$/;"	r	module:MF_stratix_pll
i_clk5_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk5_counter;$/;"	r	module:MF_stratixii_pll
i_clk5_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk5_counter;$/;"	r	module:MF_stratixiii_pll
i_clk5_div_by	sim/tb/altera_mf.v	/^    integer i_clk5_div_by;$/;"	r	module:MF_cycloneiii_pll
i_clk5_div_by	sim/tb/altera_mf.v	/^    integer i_clk5_div_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk5_div_by	sim/tb/altera_mf.v	/^    integer i_clk5_div_by;$/;"	r	module:MF_stratix_pll
i_clk5_div_by	sim/tb/altera_mf.v	/^    integer i_clk5_div_by;$/;"	r	module:MF_stratixii_pll
i_clk5_div_by	sim/tb/altera_mf.v	/^    integer i_clk5_div_by;$/;"	r	module:MF_stratixiii_pll
i_clk5_mult_by	sim/tb/altera_mf.v	/^    integer i_clk5_mult_by;$/;"	r	module:MF_cycloneiii_pll
i_clk5_mult_by	sim/tb/altera_mf.v	/^    integer i_clk5_mult_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk5_mult_by	sim/tb/altera_mf.v	/^    integer i_clk5_mult_by;$/;"	r	module:MF_stratix_pll
i_clk5_mult_by	sim/tb/altera_mf.v	/^    integer i_clk5_mult_by;$/;"	r	module:MF_stratixii_pll
i_clk5_mult_by	sim/tb/altera_mf.v	/^    integer i_clk5_mult_by;$/;"	r	module:MF_stratixiii_pll
i_clk6_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk6_counter;$/;"	r	module:MF_stratixiii_pll
i_clk6_div_by	sim/tb/altera_mf.v	/^    integer i_clk6_div_by;$/;"	r	module:MF_cycloneiii_pll
i_clk6_div_by	sim/tb/altera_mf.v	/^    integer i_clk6_div_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk6_div_by	sim/tb/altera_mf.v	/^    integer i_clk6_div_by;$/;"	r	module:MF_stratixiii_pll
i_clk6_mult_by	sim/tb/altera_mf.v	/^    integer i_clk6_mult_by;$/;"	r	module:MF_cycloneiii_pll
i_clk6_mult_by	sim/tb/altera_mf.v	/^    integer i_clk6_mult_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk6_mult_by	sim/tb/altera_mf.v	/^    integer i_clk6_mult_by;$/;"	r	module:MF_stratixiii_pll
i_clk7_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk7_counter;$/;"	r	module:MF_stratixiii_pll
i_clk7_div_by	sim/tb/altera_mf.v	/^    integer i_clk7_div_by;$/;"	r	module:MF_cycloneiii_pll
i_clk7_div_by	sim/tb/altera_mf.v	/^    integer i_clk7_div_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk7_div_by	sim/tb/altera_mf.v	/^    integer i_clk7_div_by;$/;"	r	module:MF_stratixiii_pll
i_clk7_mult_by	sim/tb/altera_mf.v	/^    integer i_clk7_mult_by;$/;"	r	module:MF_cycloneiii_pll
i_clk7_mult_by	sim/tb/altera_mf.v	/^    integer i_clk7_mult_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk7_mult_by	sim/tb/altera_mf.v	/^    integer i_clk7_mult_by;$/;"	r	module:MF_stratixiii_pll
i_clk8_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk8_counter;$/;"	r	module:MF_stratixiii_pll
i_clk8_div_by	sim/tb/altera_mf.v	/^    integer i_clk8_div_by;$/;"	r	module:MF_cycloneiii_pll
i_clk8_div_by	sim/tb/altera_mf.v	/^    integer i_clk8_div_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk8_div_by	sim/tb/altera_mf.v	/^    integer i_clk8_div_by;$/;"	r	module:MF_stratixiii_pll
i_clk8_mult_by	sim/tb/altera_mf.v	/^    integer i_clk8_mult_by;$/;"	r	module:MF_cycloneiii_pll
i_clk8_mult_by	sim/tb/altera_mf.v	/^    integer i_clk8_mult_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk8_mult_by	sim/tb/altera_mf.v	/^    integer i_clk8_mult_by;$/;"	r	module:MF_stratixiii_pll
i_clk9_counter	sim/tb/altera_mf.v	/^    reg [8*2:1] i_clk9_counter;$/;"	r	module:MF_stratixiii_pll
i_clk9_div_by	sim/tb/altera_mf.v	/^    integer i_clk9_div_by;$/;"	r	module:MF_cycloneiii_pll
i_clk9_div_by	sim/tb/altera_mf.v	/^    integer i_clk9_div_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk9_div_by	sim/tb/altera_mf.v	/^    integer i_clk9_div_by;$/;"	r	module:MF_stratixiii_pll
i_clk9_mult_by	sim/tb/altera_mf.v	/^    integer i_clk9_mult_by;$/;"	r	module:MF_cycloneiii_pll
i_clk9_mult_by	sim/tb/altera_mf.v	/^    integer i_clk9_mult_by;$/;"	r	module:MF_cycloneiiigl_pll
i_clk9_mult_by	sim/tb/altera_mf.v	/^    integer i_clk9_mult_by;$/;"	r	module:MF_stratixiii_pll
i_clken	sim/tb/altera_mf.v	/^    wire i_clken;$/;"	n	module:altsquare
i_clock	sim/tb/altera_mf.v	/^    wire i_clock;$/;"	n	module:altsquare
i_clocken0	sim/tb/altera_mf.v	/^    wire i_clocken0;$/;"	n	module:altsyncram
i_clocken0_b	sim/tb/altera_mf.v	/^    wire i_clocken0_b;$/;"	n	module:altsyncram
i_clocken1_b	sim/tb/altera_mf.v	/^    wire i_clocken1_b;$/;"	n	module:altsyncram
i_core_clocken0_b	sim/tb/altera_mf.v	/^    wire i_core_clocken0_b;$/;"	n	module:altsyncram
i_core_clocken0_b_reg	sim/tb/altera_mf.v	/^    reg i_core_clocken0_b_reg;$/;"	r	module:altsyncram
i_core_clocken1_b	sim/tb/altera_mf.v	/^    wire i_core_clocken1_b;$/;"	n	module:altsyncram
i_core_clocken1_b_reg	sim/tb/altera_mf.v	/^    reg i_core_clocken1_b_reg;$/;"	r	module:altsyncram
i_core_clocken_a	sim/tb/altera_mf.v	/^    wire i_core_clocken_a;$/;"	n	module:altsyncram
i_core_clocken_a_reg	sim/tb/altera_mf.v	/^    reg i_core_clocken_a_reg;$/;"	r	module:altsyncram
i_core_clocken_b	sim/tb/altera_mf.v	/^    wire i_core_clocken_b;$/;"	n	module:altsyncram
i_data_hi	sim/tb/altera_mf.v	/^    reg  [width-1:0]       i_data_hi;$/;"	r	module:alt3pram
i_data_lo	sim/tb/altera_mf.v	/^    reg  [width-1:0]       i_data_lo;$/;"	r	module:alt3pram
i_data_reg	sim/tb/altera_mf.v	/^    wire [width-1:0]       i_data_reg;$/;"	n	module:alt3pram
i_data_reg_a	sim/tb/altera_mf.v	/^    reg [width_a-1:0] i_data_reg_a;$/;"	r	module:altsyncram
i_data_reg_b	sim/tb/altera_mf.v	/^    reg [width_b-1:0] i_data_reg_b;$/;"	r	module:altsyncram
i_data_tmp	sim/tb/altera_mf.v	/^    reg [lpm_width-1:0] i_data_tmp;$/;"	r	module:dcfifo_async
i_data_tmp	sim/tb/altera_mf.v	/^    reg [lpm_width-1:0] i_data_tmp;$/;"	r	module:dcfifo_sync
i_data_tmp	sim/tb/altera_mf.v	/^    wire [width-1:0]       i_data_tmp;$/;"	n	module:alt3pram
i_data_write_time_a	sim/tb/altera_mf.v	/^    time i_data_write_time_a;$/;"	r	module:altsyncram
i_delayed_wrptr_g	sim/tb/altera_mf.v	/^    reg [lpm_widthu:0] i_delayed_wrptr_g;$/;"	r	module:dcfifo_low_latency
i_div_wa	sim/tb/altera_mf.v	/^    integer i_div_wa;$/;"	r	module:altsyncram
i_div_wb	sim/tb/altera_mf.v	/^    integer i_div_wb;$/;"	r	module:altsyncram
i_dprio_busy	sim/tb/altera_mf.v	/^  input                         i_dprio_busy,$/;"	p	module:alt_dfe
i_dprio_busy	sim/tb/altera_mf.v	/^  input                         i_dprio_busy,$/;"	p	module:alt_eyemon
i_dprio_in	sim/tb/altera_mf.v	/^  input  [dprio_data_width-1:0] i_dprio_in,$/;"	p	module:alt_dfe
i_dprio_in	sim/tb/altera_mf.v	/^  input  [dprio_data_width-1:0] i_dprio_in,$/;"	p	module:alt_eyemon
i_e0_high	sim/tb/altera_mf.v	/^    integer   i_e0_high;$/;"	r	module:MF_stratix_pll
i_e0_initial	sim/tb/altera_mf.v	/^    integer   i_e0_initial;$/;"	r	module:MF_stratix_pll
i_e0_low	sim/tb/altera_mf.v	/^    integer   i_e0_low;$/;"	r	module:MF_stratix_pll
i_e0_mode	sim/tb/altera_mf.v	/^    reg [8*6:1]   i_e0_mode;$/;"	r	module:MF_stratix_pll
i_e0_ph	sim/tb/altera_mf.v	/^    integer   i_e0_ph;$/;"	r	module:MF_stratix_pll
i_e0_time_delay	sim/tb/altera_mf.v	/^    integer   i_e0_time_delay;$/;"	r	module:MF_stratix_pll
i_e1_high	sim/tb/altera_mf.v	/^    integer   i_e1_high;$/;"	r	module:MF_stratix_pll
i_e1_initial	sim/tb/altera_mf.v	/^    integer   i_e1_initial;$/;"	r	module:MF_stratix_pll
i_e1_low	sim/tb/altera_mf.v	/^    integer   i_e1_low;$/;"	r	module:MF_stratix_pll
i_e1_mode	sim/tb/altera_mf.v	/^    reg [8*6:1]   i_e1_mode;$/;"	r	module:MF_stratix_pll
i_e1_ph	sim/tb/altera_mf.v	/^    integer   i_e1_ph;$/;"	r	module:MF_stratix_pll
i_e1_time_delay	sim/tb/altera_mf.v	/^    integer   i_e1_time_delay;$/;"	r	module:MF_stratix_pll
i_e2_high	sim/tb/altera_mf.v	/^    integer   i_e2_high;$/;"	r	module:MF_stratix_pll
i_e2_initial	sim/tb/altera_mf.v	/^    integer   i_e2_initial;$/;"	r	module:MF_stratix_pll
i_e2_low	sim/tb/altera_mf.v	/^    integer   i_e2_low;$/;"	r	module:MF_stratix_pll
i_e2_mode	sim/tb/altera_mf.v	/^    reg [8*6:1]   i_e2_mode;$/;"	r	module:MF_stratix_pll
i_e2_ph	sim/tb/altera_mf.v	/^    integer   i_e2_ph;$/;"	r	module:MF_stratix_pll
i_e2_time_delay	sim/tb/altera_mf.v	/^    integer   i_e2_time_delay;$/;"	r	module:MF_stratix_pll
i_e3_high	sim/tb/altera_mf.v	/^    integer   i_e3_high;$/;"	r	module:MF_stratix_pll
i_e3_initial	sim/tb/altera_mf.v	/^    integer   i_e3_initial;$/;"	r	module:MF_stratix_pll
i_e3_low	sim/tb/altera_mf.v	/^    integer   i_e3_low;$/;"	r	module:MF_stratix_pll
i_e3_mode	sim/tb/altera_mf.v	/^    reg [8*6:1]   i_e3_mode;$/;"	r	module:MF_stratix_pll
i_e3_ph	sim/tb/altera_mf.v	/^    integer   i_e3_ph;$/;"	r	module:MF_stratix_pll
i_e3_time_delay	sim/tb/altera_mf.v	/^    integer   i_e3_time_delay;$/;"	r	module:MF_stratix_pll
i_empty	sim/tb/altera_mf.v	/^    reg i_empty, i_full;$/;"	r	module:dcfifo_fefifo
i_extclk0_counter	sim/tb/altera_mf.v	/^    integer   i_extclk0_counter;$/;"	r	module:MF_stratix_pll
i_extclk0_div_by	sim/tb/altera_mf.v	/^    integer i_extclk0_div_by;$/;"	r	module:MF_stratix_pll
i_extclk0_mult_by	sim/tb/altera_mf.v	/^    integer i_extclk0_mult_by;$/;"	r	module:MF_stratix_pll
i_extclk1_counter	sim/tb/altera_mf.v	/^    integer   i_extclk1_counter;$/;"	r	module:MF_stratix_pll
i_extclk1_div_by	sim/tb/altera_mf.v	/^    integer i_extclk1_div_by;$/;"	r	module:MF_stratix_pll
i_extclk1_mult_by	sim/tb/altera_mf.v	/^    integer i_extclk1_mult_by;$/;"	r	module:MF_stratix_pll
i_extclk2_counter	sim/tb/altera_mf.v	/^    integer   i_extclk2_counter;$/;"	r	module:MF_stratix_pll
i_extclk2_div_by	sim/tb/altera_mf.v	/^    integer i_extclk2_div_by;$/;"	r	module:MF_stratix_pll
i_extclk2_mult_by	sim/tb/altera_mf.v	/^    integer i_extclk2_mult_by;$/;"	r	module:MF_stratix_pll
i_extclk3_counter	sim/tb/altera_mf.v	/^    integer   i_extclk3_counter;$/;"	r	module:MF_stratix_pll
i_extclk3_div_by	sim/tb/altera_mf.v	/^    integer i_extclk3_div_by;$/;"	r	module:MF_stratix_pll
i_extclk3_mult_by	sim/tb/altera_mf.v	/^    integer i_extclk3_mult_by;$/;"	r	module:MF_stratix_pll
i_first_bit_position	sim/tb/altera_mf.v	/^    integer i_first_bit_position;$/;"	r	module:dcfifo_low_latency
i_force_reread_a	sim/tb/altera_mf.v	/^    reg i_force_reread_a;$/;"	r	module:altsyncram
i_force_reread_a1	sim/tb/altera_mf.v	/^    reg i_force_reread_a1;$/;"	r	module:altsyncram
i_force_reread_a_signal	sim/tb/altera_mf.v	/^    reg i_force_reread_a_signal;$/;"	r	module:altsyncram
i_force_reread_b	sim/tb/altera_mf.v	/^    reg i_force_reread_b;$/;"	r	module:altsyncram
i_force_reread_b1	sim/tb/altera_mf.v	/^    reg i_force_reread_b1;$/;"	r	module:altsyncram
i_force_reread_b_signal	sim/tb/altera_mf.v	/^    reg i_force_reread_b_signal;$/;"	r	module:altsyncram
i_full	sim/tb/altera_mf.v	/^    reg i_empty, i_full;$/;"	r	module:dcfifo_fefifo
i_g0_high	sim/tb/altera_mf.v	/^    integer   i_g0_high;$/;"	r	module:MF_stratix_pll
i_g0_initial	sim/tb/altera_mf.v	/^    integer   i_g0_initial;$/;"	r	module:MF_stratix_pll
i_g0_low	sim/tb/altera_mf.v	/^    integer   i_g0_low;$/;"	r	module:MF_stratix_pll
i_g0_mode	sim/tb/altera_mf.v	/^    reg [8*6:1]   i_g0_mode;$/;"	r	module:MF_stratix_pll
i_g0_ph	sim/tb/altera_mf.v	/^    integer   i_g0_ph;$/;"	r	module:MF_stratix_pll
i_g0_time_delay	sim/tb/altera_mf.v	/^    integer   i_g0_time_delay;$/;"	r	module:MF_stratix_pll
i_g1_high	sim/tb/altera_mf.v	/^    integer   i_g1_high;$/;"	r	module:MF_stratix_pll
i_g1_initial	sim/tb/altera_mf.v	/^    integer   i_g1_initial;$/;"	r	module:MF_stratix_pll
i_g1_low	sim/tb/altera_mf.v	/^    integer   i_g1_low;$/;"	r	module:MF_stratix_pll
i_g1_mode	sim/tb/altera_mf.v	/^    reg [8*6:1]   i_g1_mode;$/;"	r	module:MF_stratix_pll
i_g1_ph	sim/tb/altera_mf.v	/^    integer   i_g1_ph;$/;"	r	module:MF_stratix_pll
i_g1_time_delay	sim/tb/altera_mf.v	/^    integer   i_g1_time_delay;$/;"	r	module:MF_stratix_pll
i_g2_high	sim/tb/altera_mf.v	/^    integer   i_g2_high;$/;"	r	module:MF_stratix_pll
i_g2_initial	sim/tb/altera_mf.v	/^    integer   i_g2_initial;$/;"	r	module:MF_stratix_pll
i_g2_low	sim/tb/altera_mf.v	/^    integer   i_g2_low;$/;"	r	module:MF_stratix_pll
i_g2_mode	sim/tb/altera_mf.v	/^    reg [8*6:1]   i_g2_mode;$/;"	r	module:MF_stratix_pll
i_g2_ph	sim/tb/altera_mf.v	/^    integer   i_g2_ph;$/;"	r	module:MF_stratix_pll
i_g2_time_delay	sim/tb/altera_mf.v	/^    integer   i_g2_time_delay;$/;"	r	module:MF_stratix_pll
i_g3_high	sim/tb/altera_mf.v	/^    integer   i_g3_high;$/;"	r	module:MF_stratix_pll
i_g3_initial	sim/tb/altera_mf.v	/^    integer   i_g3_initial;$/;"	r	module:MF_stratix_pll
i_g3_low	sim/tb/altera_mf.v	/^    integer   i_g3_low;$/;"	r	module:MF_stratix_pll
i_g3_mode	sim/tb/altera_mf.v	/^    reg [8*6:1]   i_g3_mode;$/;"	r	module:MF_stratix_pll
i_g3_ph	sim/tb/altera_mf.v	/^    integer   i_g3_ph;$/;"	r	module:MF_stratix_pll
i_g3_time_delay	sim/tb/altera_mf.v	/^    integer   i_g3_time_delay;$/;"	r	module:MF_stratix_pll
i_good_to_write_a	sim/tb/altera_mf.v	/^    wire i_good_to_write_a;$/;"	n	module:altsyncram
i_good_to_write_a2	sim/tb/altera_mf.v	/^    reg i_good_to_write_a2;$/;"	r	module:altsyncram
i_good_to_write_b	sim/tb/altera_mf.v	/^    wire i_good_to_write_b;$/;"	n	module:altsyncram
i_good_to_write_b2	sim/tb/altera_mf.v	/^    reg i_good_to_write_b2;$/;"	r	module:altsyncram
i_indata_aclr_a	sim/tb/altera_mf.v	/^    wire i_indata_aclr_a;$/;"	n	module:altsyncram
i_indata_aclr_b	sim/tb/altera_mf.v	/^    wire i_indata_aclr_b;$/;"	n	module:altsyncram
i_l0_high	sim/tb/altera_mf.v	/^    integer   i_l0_high;$/;"	r	module:MF_stratix_pll
i_l0_initial	sim/tb/altera_mf.v	/^    integer   i_l0_initial;$/;"	r	module:MF_stratix_pll
i_l0_low	sim/tb/altera_mf.v	/^    integer   i_l0_low;$/;"	r	module:MF_stratix_pll
i_l0_mode	sim/tb/altera_mf.v	/^    reg [8*6:1]   i_l0_mode;$/;"	r	module:MF_stratix_pll
i_l0_ph	sim/tb/altera_mf.v	/^    integer   i_l0_ph;$/;"	r	module:MF_stratix_pll
i_l0_time_delay	sim/tb/altera_mf.v	/^    integer   i_l0_time_delay;$/;"	r	module:MF_stratix_pll
i_l1_high	sim/tb/altera_mf.v	/^    integer   i_l1_high;$/;"	r	module:MF_stratix_pll
i_l1_initial	sim/tb/altera_mf.v	/^    integer   i_l1_initial;$/;"	r	module:MF_stratix_pll
i_l1_low	sim/tb/altera_mf.v	/^    integer   i_l1_low;$/;"	r	module:MF_stratix_pll
i_l1_mode	sim/tb/altera_mf.v	/^    reg [8*6:1]   i_l1_mode;$/;"	r	module:MF_stratix_pll
i_l1_ph	sim/tb/altera_mf.v	/^    integer   i_l1_ph;$/;"	r	module:MF_stratix_pll
i_l1_time_delay	sim/tb/altera_mf.v	/^    integer   i_l1_time_delay;$/;"	r	module:MF_stratix_pll
i_loop_filter_r	sim/tb/altera_mf.v	/^    integer   i_loop_filter_r;$/;"	r	module:MF_cycloneiii_pll
i_loop_filter_r	sim/tb/altera_mf.v	/^    integer   i_loop_filter_r;$/;"	r	module:MF_cycloneiiigl_pll
i_loop_filter_r	sim/tb/altera_mf.v	/^    integer   i_loop_filter_r;$/;"	r	module:MF_stratix_pll
i_loop_filter_r	sim/tb/altera_mf.v	/^    integer   i_loop_filter_r;$/;"	r	module:MF_stratixii_pll
i_loop_filter_r	sim/tb/altera_mf.v	/^    integer   i_loop_filter_r;$/;"	r	module:MF_stratixiii_pll
i_lutram_output	sim/tb/altera_mf.v	/^    wire [width-1:0] i_lutram_output;$/;"	n	module:altdpram
i_lutram_output_reg_inclk	sim/tb/altera_mf.v	/^    reg [width-1:0] i_lutram_output_reg_inclk;$/;"	r	module:altdpram
i_lutram_output_reg_outclk	sim/tb/altera_mf.v	/^    reg [width-1:0] i_lutram_output_reg_outclk;$/;"	r	module:altdpram
i_lutram_output_unreg	sim/tb/altera_mf.v	/^    wire [width-1:0] i_lutram_output_unreg;$/;"	n	module:altdpram
i_lutram_read	sim/tb/altera_mf.v	/^    parameter i_lutram_read = (((is_lutram == 1) && (read_during_write_mode_port_a == "DONT_CARE/;"	c	module:altsyncram
i_m	sim/tb/altera_mf.v	/^    integer   i_m;$/;"	r	module:MF_cycloneiii_pll
i_m	sim/tb/altera_mf.v	/^    integer   i_m;$/;"	r	module:MF_cycloneiiigl_pll
i_m	sim/tb/altera_mf.v	/^    integer   i_m;$/;"	r	module:MF_stratix_pll
i_m	sim/tb/altera_mf.v	/^    integer   i_m;$/;"	r	module:MF_stratixii_pll
i_m	sim/tb/altera_mf.v	/^    integer   i_m;$/;"	r	module:MF_stratixiii_pll
i_m2	sim/tb/altera_mf.v	/^    integer   i_m2;$/;"	r	module:MF_stratix_pll
i_m2	sim/tb/altera_mf.v	/^    integer   i_m2;$/;"	r	module:MF_stratixii_pll
i_m_initial	sim/tb/altera_mf.v	/^    integer   i_m_initial;$/;"	r	module:MF_cycloneiii_pll
i_m_initial	sim/tb/altera_mf.v	/^    integer   i_m_initial;$/;"	r	module:MF_cycloneiiigl_pll
i_m_initial	sim/tb/altera_mf.v	/^    integer   i_m_initial;$/;"	r	module:MF_stratix_pll
i_m_initial	sim/tb/altera_mf.v	/^    integer   i_m_initial;$/;"	r	module:MF_stratixii_pll
i_m_initial	sim/tb/altera_mf.v	/^    integer   i_m_initial;$/;"	r	module:MF_stratixiii_pll
i_m_ph	sim/tb/altera_mf.v	/^    integer   i_m_ph;$/;"	r	module:MF_cycloneiii_pll
i_m_ph	sim/tb/altera_mf.v	/^    integer   i_m_ph;$/;"	r	module:MF_cycloneiiigl_pll
i_m_ph	sim/tb/altera_mf.v	/^    integer   i_m_ph;$/;"	r	module:MF_stratix_pll
i_m_ph	sim/tb/altera_mf.v	/^    integer   i_m_ph;$/;"	r	module:MF_stratixii_pll
i_m_ph	sim/tb/altera_mf.v	/^    integer   i_m_ph;$/;"	r	module:MF_stratixiii_pll
i_m_time_delay	sim/tb/altera_mf.v	/^    integer   i_m_time_delay;$/;"	r	module:MF_stratix_pll
i_max_iter	sim/tb/altera_mf.v	/^        integer i_max_iter;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
i_max_iter	sim/tb/altera_mf.v	/^        integer i_max_iter;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
i_max_iter	sim/tb/altera_mf.v	/^        integer i_max_iter;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
i_max_iter	sim/tb/altera_mf.v	/^        integer i_max_iter;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
i_max_iter	sim/tb/altera_mf.v	/^        integer i_max_iter;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
i_maximize_speed	sim/tb/altera_mf.v	/^    integer i_maximize_speed;$/;"	r	module:dcfifo_low_latency
i_mem_address	sim/tb/altera_mf.v	/^    integer i_mem_address;$/;"	r	module:dcfifo_low_latency
i_n	sim/tb/altera_mf.v	/^    integer   i_n;$/;"	r	module:MF_cycloneiii_pll
i_n	sim/tb/altera_mf.v	/^    integer   i_n;$/;"	r	module:MF_cycloneiiigl_pll
i_n	sim/tb/altera_mf.v	/^    integer   i_n;$/;"	r	module:MF_stratix_pll
i_n	sim/tb/altera_mf.v	/^    integer   i_n;$/;"	r	module:MF_stratixii_pll
i_n	sim/tb/altera_mf.v	/^    integer   i_n;$/;"	r	module:MF_stratixiii_pll
i_n2	sim/tb/altera_mf.v	/^    integer   i_n2;$/;"	r	module:MF_stratix_pll
i_n2	sim/tb/altera_mf.v	/^    integer   i_n2;$/;"	r	module:MF_stratixii_pll
i_n_time_delay	sim/tb/altera_mf.v	/^    integer   i_n_time_delay;$/;"	r	module:MF_stratix_pll
i_nmram_write_a	sim/tb/altera_mf.v	/^    reg i_nmram_write_a;$/;"	r	module:altsyncram
i_nmram_write_b	sim/tb/altera_mf.v	/^    reg i_nmram_write_b;$/;"	r	module:altsyncram
i_non_stratix_inclock	sim/tb/altera_mf.v	/^    wire                   i_non_stratix_inclock;  \/\/ inclock signal for non-Stratix families$/;"	n	module:alt3pram
i_non_stratix_outclock	sim/tb/altera_mf.v	/^    wire                   i_non_stratix_outclock; \/\/ inclock signal for non-Stratix families$/;"	n	module:alt3pram
i_numwords	sim/tb/altera_mf.v	/^    integer                i_numwords;$/;"	r	module:alt3pram
i_numwords	sim/tb/altera_mf.v	/^    integer i_numwords;$/;"	r	module:altdpram
i_numwords_a	sim/tb/altera_mf.v	/^    integer i_numwords_a;$/;"	r	module:altsyncram
i_numwords_b	sim/tb/altera_mf.v	/^    integer i_numwords_b;$/;"	r	module:altsyncram
i_old_data	sim/tb/altera_mf.v	/^    reg [width-1:0] i_old_data;$/;"	r	module:altdpram
i_original_address_a	sim/tb/altera_mf.v	/^    reg [widthad_a-1:0] i_original_address_a;$/;"	r	module:altsyncram
i_original_data_a	sim/tb/altera_mf.v	/^    reg [width_a - 1 : 0] i_original_data_a;$/;"	r	module:altsyncram
i_original_data_b	sim/tb/altera_mf.v	/^    reg [width_b - 1 : 0] i_original_data_b;$/;"	r	module:altsyncram
i_outdata_aclr_a	sim/tb/altera_mf.v	/^    wire i_outdata_aclr_a;$/;"	n	module:altsyncram
i_outdata_aclr_a_prev	sim/tb/altera_mf.v	/^    reg i_outdata_aclr_a_prev;$/;"	r	module:altsyncram
i_outdata_aclr_b	sim/tb/altera_mf.v	/^    wire i_outdata_aclr_b;$/;"	n	module:altsyncram
i_outdata_aclr_b_prev	sim/tb/altera_mf.v	/^    reg i_outdata_aclr_b_prev;$/;"	r	module:altsyncram
i_outdata_clken_a	sim/tb/altera_mf.v	/^    wire i_outdata_clken_a;$/;"	n	module:altsyncram
i_outdata_clken_b	sim/tb/altera_mf.v	/^    wire i_outdata_clken_b;$/;"	n	module:altsyncram
i_outlatch_clken_a	sim/tb/altera_mf.v	/^    wire i_outlatch_clken_a;$/;"	n	module:altsyncram
i_outlatch_clken_b	sim/tb/altera_mf.v	/^    wire i_outlatch_clken_b;	$/;"	n	module:altsyncram
i_pfd_max	sim/tb/altera_mf.v	/^    integer   i_pfd_max;$/;"	r	module:MF_cycloneiii_pll
i_pfd_max	sim/tb/altera_mf.v	/^    integer   i_pfd_max;$/;"	r	module:MF_cycloneiiigl_pll
i_pfd_max	sim/tb/altera_mf.v	/^    integer   i_pfd_max;$/;"	r	module:MF_stratix_pll
i_pfd_max	sim/tb/altera_mf.v	/^    integer   i_pfd_max;$/;"	r	module:MF_stratixii_pll
i_pfd_max	sim/tb/altera_mf.v	/^    integer   i_pfd_max;$/;"	r	module:MF_stratixiii_pll
i_pfd_min	sim/tb/altera_mf.v	/^    integer   i_pfd_min;$/;"	r	module:MF_cycloneiii_pll
i_pfd_min	sim/tb/altera_mf.v	/^    integer   i_pfd_min;$/;"	r	module:MF_cycloneiiigl_pll
i_pfd_min	sim/tb/altera_mf.v	/^    integer   i_pfd_min;$/;"	r	module:MF_stratix_pll
i_pfd_min	sim/tb/altera_mf.v	/^    integer   i_pfd_min;$/;"	r	module:MF_stratixii_pll
i_pfd_min	sim/tb/altera_mf.v	/^    integer   i_pfd_min;$/;"	r	module:MF_stratixiii_pll
i_phase_shift	sim/tb/altera_mf.v	/^    input i_phase_shift;$/;"	p	function:MF_cycloneiii_pll.get_int_phase_shift
i_phase_shift	sim/tb/altera_mf.v	/^    input i_phase_shift;$/;"	p	function:MF_cycloneiiigl_pll.get_int_phase_shift
i_phase_shift	sim/tb/altera_mf.v	/^    input i_phase_shift;$/;"	p	function:MF_stratix_pll.get_int_phase_shift
i_phase_shift	sim/tb/altera_mf.v	/^    input i_phase_shift;$/;"	p	function:MF_stratixii_pll.get_int_phase_shift
i_phase_shift	sim/tb/altera_mf.v	/^    input i_phase_shift;$/;"	p	function:MF_stratixiii_pll.get_int_phase_shift
i_phase_shift	sim/tb/altera_mf.v	/^    integer i_phase_shift;$/;"	r	function:MF_cycloneiii_pll.get_int_phase_shift
i_phase_shift	sim/tb/altera_mf.v	/^    integer i_phase_shift;$/;"	r	function:MF_cycloneiiigl_pll.get_int_phase_shift
i_phase_shift	sim/tb/altera_mf.v	/^    integer i_phase_shift;$/;"	r	function:MF_stratix_pll.get_int_phase_shift
i_phase_shift	sim/tb/altera_mf.v	/^    integer i_phase_shift;$/;"	r	function:MF_stratixii_pll.get_int_phase_shift
i_phase_shift	sim/tb/altera_mf.v	/^    integer i_phase_shift;$/;"	r	function:MF_stratixiii_pll.get_int_phase_shift
i_q	sim/tb/altera_mf.v	/^    reg [lpm_width_r-1:0] i_q;$/;"	r	module:dcfifo_low_latency
i_q_ecc_reg_b	sim/tb/altera_mf.v	/^	reg [width_b-1:0] i_q_ecc_reg_b;$/;"	r	module:altsyncram
i_q_ecc_tmp_b	sim/tb/altera_mf.v	/^    reg [width_b-1:0] i_q_ecc_tmp_b;$/;"	r	module:altsyncram
i_q_is_registered	sim/tb/altera_mf.v	/^    reg i_q_is_registered;$/;"	r	module:dcfifo_low_latency
i_q_output_latch	sim/tb/altera_mf.v	/^    reg [width_b-1:0] i_q_output_latch;$/;"	r	module:altsyncram
i_q_reg_a	sim/tb/altera_mf.v	/^    reg [width_a-1:0] i_q_reg_a;$/;"	r	module:altsyncram
i_q_reg_b	sim/tb/altera_mf.v	/^    reg [width_b-1:0] i_q_reg_b;$/;"	r	module:altsyncram
i_q_tmp	sim/tb/altera_mf.v	/^    reg [lpm_width-1:0] i_q_tmp;$/;"	r	module:dcfifo_async
i_q_tmp	sim/tb/altera_mf.v	/^    reg [lpm_width-1:0] i_q_tmp;$/;"	r	module:dcfifo_sync
i_q_tmp2_a	sim/tb/altera_mf.v	/^    reg [width_a-1:0] i_q_tmp2_a;$/;"	r	module:altsyncram
i_q_tmp2_a_idx	sim/tb/altera_mf.v	/^    integer i_q_tmp2_a_idx;$/;"	r	module:altsyncram
i_q_tmp2_b	sim/tb/altera_mf.v	/^    reg [width_b-1:0] i_q_tmp2_b;$/;"	r	module:altsyncram
i_q_tmp_a	sim/tb/altera_mf.v	/^    reg [width_a-1:0] i_q_tmp_a;$/;"	r	module:altsyncram
i_q_tmp_b	sim/tb/altera_mf.v	/^    reg [width_b-1:0] i_q_tmp_b;$/;"	r	module:altsyncram
i_qa_reg	sim/tb/altera_mf.v	/^    reg  [width-1:0]       i_qa_reg;$/;"	r	module:alt3pram
i_qa_stratix	sim/tb/altera_mf.v	/^    wire [width-1:0]       i_qa_stratix;  \/\/ qa signal for Stratix families$/;"	n	module:alt3pram
i_qa_tmp	sim/tb/altera_mf.v	/^    reg  [width-1:0]       i_qa_tmp;$/;"	r	module:alt3pram
i_qb_reg	sim/tb/altera_mf.v	/^    reg  [width-1:0]       i_qb_reg;$/;"	r	module:alt3pram
i_qb_stratix	sim/tb/altera_mf.v	/^    wire [width-1:0]       i_qb_stratix;  \/\/ qa signal for Stratix families$/;"	n	module:alt3pram
i_qb_tmp	sim/tb/altera_mf.v	/^    reg  [width-1:0]       i_qb_tmp;$/;"	r	module:alt3pram
i_ram_block_type	sim/tb/altera_mf.v	/^    reg [7*8:0] i_ram_block_type;$/;"	r	module:altsyncram
i_rd_udwn	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] i_rd_udwn;$/;"	r	module:dcfifo_async
i_rdaddress_reg_a	sim/tb/altera_mf.v	/^    reg  [widthad-1:0]     i_rdaddress_reg_a;$/;"	r	module:alt3pram
i_rdaddress_reg_a_dly	sim/tb/altera_mf.v	/^    reg  [widthad-1:0]     i_rdaddress_reg_a_dly;$/;"	r	module:alt3pram
i_rdaddress_reg_b	sim/tb/altera_mf.v	/^    reg  [widthad-1:0]     i_rdaddress_reg_b;$/;"	r	module:alt3pram
i_rdaddress_reg_b_dly	sim/tb/altera_mf.v	/^    reg  [widthad-1:0]     i_rdaddress_reg_b_dly;$/;"	r	module:alt3pram
i_rdaddress_tmp_a	sim/tb/altera_mf.v	/^    wire [widthad-1:0]     i_rdaddress_tmp_a;$/;"	n	module:alt3pram
i_rdaddress_tmp_b	sim/tb/altera_mf.v	/^    wire [widthad-1:0]     i_rdaddress_tmp_b;$/;"	n	module:alt3pram
i_rdcontrol_aclr_b	sim/tb/altera_mf.v	/^    wire i_rdcontrol_aclr_b;$/;"	n	module:altsyncram
i_rdempty	sim/tb/altera_mf.v	/^    reg i_rdempty;$/;"	r	module:dcfifo_low_latency
i_rdempty	sim/tb/altera_mf.v	/^    wire i_rdempty;$/;"	n	module:dcfifo_sync
i_rdempty_rreg	sim/tb/altera_mf.v	/^    reg i_rdempty_rreg;$/;"	r	module:dcfifo_low_latency
i_rden	sim/tb/altera_mf.v	/^    wire i_rden;$/;"	n	module:dcfifo_async
i_rden	sim/tb/altera_mf.v	/^    wire i_rden;$/;"	n	module:dcfifo_low_latency
i_rden	sim/tb/altera_mf.v	/^    wire i_rden;$/;"	n	module:dcfifo_sync
i_rden_reg_a	sim/tb/altera_mf.v	/^    reg                    i_rden_reg_a;$/;"	r	module:alt3pram
i_rden_reg_a	sim/tb/altera_mf.v	/^    reg i_rden_reg_a;$/;"	r	module:altsyncram
i_rden_reg_b	sim/tb/altera_mf.v	/^    reg                    i_rden_reg_b;$/;"	r	module:alt3pram
i_rden_reg_b	sim/tb/altera_mf.v	/^    reg i_rden_reg_b;$/;"	r	module:altsyncram
i_rden_tmp_a	sim/tb/altera_mf.v	/^    wire                   i_rden_tmp_a;$/;"	n	module:alt3pram
i_rden_tmp_b	sim/tb/altera_mf.v	/^    wire                   i_rden_tmp_b;$/;"	n	module:alt3pram
i_rdenclock	sim/tb/altera_mf.v	/^    reg i_rdenclock;$/;"	r	module:dcfifo_async
i_rdfull	sim/tb/altera_mf.v	/^    wire i_rdfull;$/;"	n	module:dcfifo_sync
i_rdfull_area	sim/tb/altera_mf.v	/^    reg i_rdfull_area;$/;"	r	module:dcfifo_low_latency
i_rdfull_speed	sim/tb/altera_mf.v	/^    reg i_rdfull_speed;$/;"	r	module:dcfifo_low_latency
i_rdptr	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] i_rdptr;$/;"	r	module:dcfifo_async
i_rdptr	sim/tb/altera_mf.v	/^    reg [lpm_widthu:0] i_rdptr;$/;"	r	module:dcfifo_sync
i_rdptr_g	sim/tb/altera_mf.v	/^    reg [lpm_widthu_r:0] i_rdptr_g;$/;"	r	module:dcfifo_low_latency
i_rdptr_g1p	sim/tb/altera_mf.v	/^    reg [lpm_widthu_r:0] i_rdptr_g1p;$/;"	r	module:dcfifo_low_latency
i_rdusedw	sim/tb/altera_mf.v	/^    reg [lpm_widthu:0] i_rdusedw;$/;"	r	module:dcfifo_async
i_rdusedw	sim/tb/altera_mf.v	/^    reg [lpm_widthu:0] i_rdusedw;$/;"	r	module:dcfifo_sync
i_rdusedw	sim/tb/altera_mf.v	/^    wire [lpm_widthu_r:0] i_rdusedw;$/;"	n	module:dcfifo_low_latency
i_rdusedw_tmp	sim/tb/altera_mf.v	/^    reg [lpm_widthu_r:0] i_rdusedw_tmp;$/;"	r	module:dcfifo_low_latency
i_read_during_write	sim/tb/altera_mf.v	/^    parameter i_read_during_write = ((rdaddress_reg == "INCLOCK") && (wrcontrol_reg == "INCLOCK"/;"	c	module:altdpram
i_read_flag_a	sim/tb/altera_mf.v	/^    reg i_read_flag_a;$/;"	r	module:altsyncram
i_read_flag_b	sim/tb/altera_mf.v	/^    reg i_read_flag_b;$/;"	r	module:altsyncram
i_remap_address	sim/tb/altera_mf.v	/^  input [11:0] i_remap_address, \/\/ from address_pres_reg$/;"	p	module:alt_dfe
i_remap_address	sim/tb/altera_mf.v	/^  input [11:0] i_remap_address, \/\/ from address_pres_reg$/;"	p	module:alt_eyemon
i_remap_phase	sim/tb/altera_mf.v	/^  input        i_remap_phase,$/;"	p	module:alt_eyemon
i_resetn	sim/tb/altera_mf.v	/^  input                               i_resetn,$/;"	p	module:alt_dfe
i_resetn	sim/tb/altera_mf.v	/^  input                               i_resetn,$/;"	p	module:alt_eyemon
i_rs_dgwp	sim/tb/altera_mf.v	/^    wire [lpm_widthu:0] i_rs_dgwp;$/;"	n	module:dcfifo_low_latency
i_rx_cda_max	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1: 0] i_rx_cda_max;$/;"	n	module:stratixiii_lvds_rx
i_rx_cda_reset	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_cda_reset;$/;"	n	module:stratixiii_lvds_rx
i_rx_channel_data_align	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_channel_data_align;$/;"	n	module:stratixiii_lvds_rx
i_rx_dataout	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL*`MAX_DESER -1: 0] i_rx_dataout;$/;"	n	module:stratixiii_lvds_rx
i_rx_divfwdclk	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1: 0] i_rx_divfwdclk;$/;"	n	module:stratixiii_lvds_rx
i_rx_dpa_lock_reset	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1: 0] i_rx_dpa_lock_reset;$/;"	n	module:stratixiii_lvds_rx
i_rx_dpa_locked	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1: 0] i_rx_dpa_locked;$/;"	n	module:stratixiii_lvds_rx
i_rx_dpaclock	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1: 0] i_rx_dpaclock;$/;"	n	module:stratixiii_lvds_rx
i_rx_dpll_enable	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_dpll_enable;$/;"	n	module:stratixiii_lvds_rx
i_rx_dpll_hold	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_dpll_hold;$/;"	n	module:stratixiii_lvds_rx
i_rx_dpll_reset	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_dpll_reset;$/;"	n	module:stratixiii_lvds_rx
i_rx_enable	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_enable;$/;"	n	module:stratixiii_lvds_rx
i_rx_fastclk	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_fastclk;$/;"	n	module:stratixiii_lvds_rx
i_rx_fifo_reset	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_fifo_reset;$/;"	n	module:stratixiii_lvds_rx
i_rx_in	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_in;$/;"	n	module:stratixiii_lvds_rx
i_rx_reset	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_reset;$/;"	n	module:stratixiii_lvds_rx
i_rx_slowclk	sim/tb/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_slowclk;$/;"	n	module:stratixiii_lvds_rx
i_scanina	sim/tb/altera_mf.v	/^    wire [int_width_a -1 : 0] i_scanina;$/;"	n	module:altmult_add
i_scaninb	sim/tb/altera_mf.v	/^    wire [int_width_b -1 : 0] i_scaninb;$/;"	n	module:altmult_add
i_showahead_flag	sim/tb/altera_mf.v	/^    reg i_showahead_flag;$/;"	r	module:dcfifo_async
i_showahead_flag	sim/tb/altera_mf.v	/^    reg i_showahead_flag;$/;"	r	module:dcfifo_sync
i_showahead_flag1	sim/tb/altera_mf.v	/^    reg i_showahead_flag1;$/;"	r	module:dcfifo_async
i_showahead_flag2	sim/tb/altera_mf.v	/^    reg i_showahead_flag2;$/;"	r	module:dcfifo_async
i_showahead_flag2	sim/tb/altera_mf.v	/^    reg i_showahead_flag2;$/;"	r	module:dcfifo_sync
i_showahead_flag3	sim/tb/altera_mf.v	/^    reg i_showahead_flag3;$/;"	r	module:dcfifo_async
i_ss	sim/tb/altera_mf.v	/^    integer   i_ss;$/;"	r	module:MF_stratix_pll
i_ss	sim/tb/altera_mf.v	/^    integer   i_ss;$/;"	r	module:MF_stratixii_pll
i_stratix_inclock	sim/tb/altera_mf.v	/^    wire                   i_stratix_inclock;  \/\/ inclock signal for Stratix families$/;"	n	module:alt3pram
i_stratix_outclock	sim/tb/altera_mf.v	/^    wire                   i_stratix_outclock; \/\/ inclock signal for Stratix families$/;"	n	module:alt3pram
i_vco_center	sim/tb/altera_mf.v	/^    integer   i_vco_center;$/;"	r	module:MF_cycloneiii_pll
i_vco_center	sim/tb/altera_mf.v	/^    integer   i_vco_center;$/;"	r	module:MF_cycloneiiigl_pll
i_vco_center	sim/tb/altera_mf.v	/^    integer   i_vco_center;$/;"	r	module:MF_stratix_pll
i_vco_center	sim/tb/altera_mf.v	/^    integer   i_vco_center;$/;"	r	module:MF_stratixii_pll
i_vco_center	sim/tb/altera_mf.v	/^    integer   i_vco_center;$/;"	r	module:MF_stratixiii_pll
i_vco_max	sim/tb/altera_mf.v	/^    integer   i_vco_max;$/;"	r	module:MF_cycloneiii_pll
i_vco_max	sim/tb/altera_mf.v	/^    integer   i_vco_max;$/;"	r	module:MF_cycloneiiigl_pll
i_vco_max	sim/tb/altera_mf.v	/^    integer   i_vco_max;$/;"	r	module:MF_stratix_pll
i_vco_max	sim/tb/altera_mf.v	/^    integer   i_vco_max;$/;"	r	module:MF_stratixii_pll
i_vco_max	sim/tb/altera_mf.v	/^    integer   i_vco_max;$/;"	r	module:MF_stratixiii_pll
i_vco_max_no_division	sim/tb/altera_mf.v	/^    integer   i_vco_max_no_division;$/;"	r	module:MF_cycloneiii_pll
i_vco_max_no_division	sim/tb/altera_mf.v	/^    integer   i_vco_max_no_division;$/;"	r	module:MF_stratixiii_pll
i_vco_min	sim/tb/altera_mf.v	/^    integer   i_vco_min;$/;"	r	module:MF_cycloneiii_pll
i_vco_min	sim/tb/altera_mf.v	/^    integer   i_vco_min;$/;"	r	module:MF_cycloneiiigl_pll
i_vco_min	sim/tb/altera_mf.v	/^    integer   i_vco_min;$/;"	r	module:MF_stratix_pll
i_vco_min	sim/tb/altera_mf.v	/^    integer   i_vco_min;$/;"	r	module:MF_stratixii_pll
i_vco_min	sim/tb/altera_mf.v	/^    integer   i_vco_min;$/;"	r	module:MF_stratixiii_pll
i_vco_min_no_division	sim/tb/altera_mf.v	/^    integer   i_vco_min_no_division;$/;"	r	module:MF_cycloneiii_pll
i_vco_min_no_division	sim/tb/altera_mf.v	/^    integer   i_vco_min_no_division;$/;"	r	module:MF_stratixiii_pll
i_width_byteena	sim/tb/altera_mf.v	/^    parameter i_width_byteena = ((width_byteena == 0) && (i_byte_size != 0)) ? width \/ byte_siz/;"	c	module:altdpram
i_wr_udwn	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] i_wr_udwn;$/;"	r	module:dcfifo_async
i_wraddress_hi	sim/tb/altera_mf.v	/^    reg  [widthad-1:0]     i_wraddress_hi;$/;"	r	module:alt3pram
i_wraddress_lo	sim/tb/altera_mf.v	/^    reg  [widthad-1:0]     i_wraddress_lo;$/;"	r	module:alt3pram
i_wraddress_reg	sim/tb/altera_mf.v	/^    wire [widthad-1:0]     i_wraddress_reg;$/;"	n	module:alt3pram
i_wraddress_tmp	sim/tb/altera_mf.v	/^    wire [widthad-1:0]     i_wraddress_tmp;$/;"	n	module:alt3pram
i_wrcontrol_aclr_a	sim/tb/altera_mf.v	/^    wire i_wrcontrol_aclr_a;$/;"	n	module:altsyncram
i_wrcontrol_aclr_b	sim/tb/altera_mf.v	/^    wire i_wrcontrol_aclr_b;$/;"	n	module:altsyncram
i_wrempty	sim/tb/altera_mf.v	/^    wire i_wrempty;$/;"	n	module:dcfifo_sync
i_wrempty_area	sim/tb/altera_mf.v	/^    reg i_wrempty_area;$/;"	r	module:dcfifo_low_latency
i_wrempty_speed	sim/tb/altera_mf.v	/^    reg i_wrempty_speed;$/;"	r	module:dcfifo_low_latency
i_wren	sim/tb/altera_mf.v	/^    wire i_wren;$/;"	n	module:dcfifo_async
i_wren	sim/tb/altera_mf.v	/^    wire i_wren;$/;"	n	module:dcfifo_low_latency
i_wren	sim/tb/altera_mf.v	/^    wire i_wren;$/;"	n	module:dcfifo_sync
i_wren_hi	sim/tb/altera_mf.v	/^    reg                    i_wren_hi;$/;"	r	module:alt3pram
i_wren_lo	sim/tb/altera_mf.v	/^    reg                    i_wren_lo;$/;"	r	module:alt3pram
i_wren_reg	sim/tb/altera_mf.v	/^    wire                   i_wren_reg;$/;"	n	module:alt3pram
i_wren_reg_a	sim/tb/altera_mf.v	/^    reg i_wren_reg_a;$/;"	r	module:altsyncram
i_wren_reg_b	sim/tb/altera_mf.v	/^    reg i_wren_reg_b;$/;"	r	module:altsyncram
i_wren_tmp	sim/tb/altera_mf.v	/^    reg i_wren_tmp;$/;"	r	module:dcfifo_async
i_wren_tmp	sim/tb/altera_mf.v	/^    reg i_wren_tmp;$/;"	r	module:dcfifo_sync
i_wren_tmp	sim/tb/altera_mf.v	/^    wire                   i_wren_tmp;$/;"	n	module:alt3pram
i_wrfull	sim/tb/altera_mf.v	/^    reg i_wrfull;$/;"	r	module:dcfifo_low_latency
i_wrfull	sim/tb/altera_mf.v	/^    wire i_wrfull;$/;"	n	module:dcfifo_sync
i_wrfull_wreg	sim/tb/altera_mf.v	/^    reg i_wrfull_wreg;$/;"	r	module:dcfifo_low_latency
i_write_flag_a	sim/tb/altera_mf.v	/^    reg i_write_flag_a;$/;"	r	module:altsyncram
i_write_flag_b	sim/tb/altera_mf.v	/^    reg i_write_flag_b;$/;"	r	module:altsyncram
i_wrptr	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] i_wrptr;$/;"	r	module:dcfifo_async
i_wrptr	sim/tb/altera_mf.v	/^    reg [lpm_widthu:0] i_wrptr;$/;"	r	module:dcfifo_sync
i_wrptr_g	sim/tb/altera_mf.v	/^    reg [lpm_widthu:0] i_wrptr_g;$/;"	r	module:dcfifo_low_latency
i_wrptr_g1	sim/tb/altera_mf.v	/^    reg [lpm_widthu:0] i_wrptr_g1;$/;"	r	module:dcfifo_low_latency
i_wrptr_tmp	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] i_wrptr_tmp;$/;"	r	module:dcfifo_async
i_wrptr_tmp	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] i_wrptr_tmp;$/;"	r	module:dcfifo_sync
i_wrusedw	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] i_wrusedw;$/;"	r	module:dcfifo_async
i_wrusedw	sim/tb/altera_mf.v	/^    reg [lpm_widthu:0] i_wrusedw;$/;"	r	module:dcfifo_sync
i_wrusedw	sim/tb/altera_mf.v	/^    wire [lpm_widthu:0] i_wrusedw;$/;"	n	module:dcfifo_low_latency
i_wrusedw_tmp	sim/tb/altera_mf.v	/^    reg [lpm_widthu:0] i_wrusedw_tmp;$/;"	r	module:dcfifo_low_latency
i_ws_dgrp	sim/tb/altera_mf.v	/^    wire [lpm_widthu_r:0] i_ws_dgrp;$/;"	n	module:dcfifo_low_latency
ic1_use_casc_in	sim/tb/altera_mf.v	/^    reg ic1_use_casc_in;$/;"	r	module:MF_cycloneiii_pll
ic1_use_casc_in	sim/tb/altera_mf.v	/^    reg ic1_use_casc_in;$/;"	r	module:MF_cycloneiiigl_pll
ic1_use_casc_in	sim/tb/altera_mf.v	/^    reg ic1_use_casc_in;$/;"	r	module:MF_stratixii_pll
ic1_use_casc_in	sim/tb/altera_mf.v	/^    reg ic1_use_casc_in;$/;"	r	module:MF_stratixiii_pll
ic2_use_casc_in	sim/tb/altera_mf.v	/^    reg ic2_use_casc_in;$/;"	r	module:MF_cycloneiii_pll
ic2_use_casc_in	sim/tb/altera_mf.v	/^    reg ic2_use_casc_in;$/;"	r	module:MF_cycloneiiigl_pll
ic2_use_casc_in	sim/tb/altera_mf.v	/^    reg ic2_use_casc_in;$/;"	r	module:MF_stratixii_pll
ic2_use_casc_in	sim/tb/altera_mf.v	/^    reg ic2_use_casc_in;$/;"	r	module:MF_stratixiii_pll
ic3_use_casc_in	sim/tb/altera_mf.v	/^    reg ic3_use_casc_in;$/;"	r	module:MF_cycloneiii_pll
ic3_use_casc_in	sim/tb/altera_mf.v	/^    reg ic3_use_casc_in;$/;"	r	module:MF_cycloneiiigl_pll
ic3_use_casc_in	sim/tb/altera_mf.v	/^    reg ic3_use_casc_in;$/;"	r	module:MF_stratixii_pll
ic3_use_casc_in	sim/tb/altera_mf.v	/^    reg ic3_use_casc_in;$/;"	r	module:MF_stratixiii_pll
ic4_use_casc_in	sim/tb/altera_mf.v	/^    reg ic4_use_casc_in;$/;"	r	module:MF_cycloneiii_pll
ic4_use_casc_in	sim/tb/altera_mf.v	/^    reg ic4_use_casc_in;$/;"	r	module:MF_cycloneiiigl_pll
ic4_use_casc_in	sim/tb/altera_mf.v	/^    reg ic4_use_casc_in;$/;"	r	module:MF_stratixii_pll
ic4_use_casc_in	sim/tb/altera_mf.v	/^    reg ic4_use_casc_in;$/;"	r	module:MF_stratixiii_pll
ic5_use_casc_in	sim/tb/altera_mf.v	/^    reg ic5_use_casc_in;$/;"	r	module:MF_stratixii_pll
ic5_use_casc_in	sim/tb/altera_mf.v	/^    reg ic5_use_casc_in;$/;"	r	module:MF_stratixiii_pll
ic6_use_casc_in	sim/tb/altera_mf.v	/^    reg ic6_use_casc_in;$/;"	r	module:MF_stratixiii_pll
ic7_use_casc_in	sim/tb/altera_mf.v	/^    reg ic7_use_casc_in;$/;"	r	module:MF_stratixiii_pll
ic8_use_casc_in	sim/tb/altera_mf.v	/^    reg ic8_use_casc_in;$/;"	r	module:MF_stratixiii_pll
ic9_use_casc_in	sim/tb/altera_mf.v	/^    reg ic9_use_casc_in;$/;"	r	module:MF_stratixiii_pll
icdr_clk	sim/tb/altera_mf.v	/^    wire icdr_clk;$/;"	n	module:MF_cycloneiiigl_pll
icdrclk	sim/tb/altera_mf.v	/^    output icdrclk;$/;"	p	module:MF_cycloneiiigl_pll
icdrclk	sim/tb/altera_mf.v	/^output        icdrclk;$/;"	p	module:altpll
idata_extended	sim/tb/altera_mf.v	/^    reg [`max_precision-1:0] idata_extended;$/;"	r	module:parallel_add
idata_word	sim/tb/altera_mf.v	/^    reg [width-1:0] idata_word;$/;"	r	module:parallel_add
idle	rtl/sdram/new 1.v	/^localparam idle       = 4'd0;           \/\/空闲状态$/;"	c	module:sdram_fifo_ctrl
idle	rtl/sdram/sdram_fifo_ctrl.v	/^localparam idle       = 4'd0;            \/\/空闲状态$/;"	c	module:sdram_fifo_ctrl
idle	sim/tb/altera_mf.v	/^	parameter idle			= 5'd0;$/;"	c	module:alt_cal_mm
idx	sim/tb/altera_mf.v	/^        integer idx;    $/;"	r	task:signal_gen.reset_jtag
ifp	sim/tb/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
ifp	sim/tb/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
implement_in_les	sim/tb/altera_mf.v	/^    parameter implement_in_les                 = "OFF";$/;"	c	module:altsyncram
implement_in_les	sim/tb/altera_mf.v	/^    parameter implement_in_les = "OFF";$/;"	c	module:altlvds_rx
implement_in_les	sim/tb/altera_mf.v	/^    parameter implement_in_les = "OFF";$/;"	c	module:altlvds_tx
implement_input_in_lcell	sim/tb/altera_mf.v	/^parameter implement_input_in_lcell = "UNUSED";$/;"	c	module:altddio_bidir
imsb_align	sim/tb/altera_mf.v	/^    reg imsb_align;$/;"	r	module:parallel_add
in	sim/tb/altera_mf.v	/^    input in;$/;"	p	module:lcell
in_bus_add	sim/tb/altera_mf.v	/^    reg [deserialization_factor - 1 : 0] in_bus_add;$/;"	r	module:stratixiii_lvds_rx_channel
in_file	sim/tb/altera_mf.v	/^    input[`MAX_NAME_SZ*8 : 1] in_file;$/;"	p	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
in_file	sim/tb/altera_mf.v	/^    input[`MAX_NAME_SZ*8 : 1] in_file;$/;"	p	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
in_file	sim/tb/altera_mf.v	/^    input[`MAX_NAME_SZ*8 : 1] in_file;$/;"	p	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_to_ver_file
in_file	sim/tb/altera_mf.v	/^    reg [`MAX_NAME_SZ*8 : 1] in_file;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
in_file	sim/tb/altera_mf.v	/^    reg [`MAX_NAME_SZ*8 : 1] in_file;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
in_file	sim/tb/altera_mf.v	/^    reg [`MAX_NAME_SZ*8 : 1] in_file;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_to_ver_file
in_tdi	sim/tb/altera_mf.v	/^        input in_tdi;    $/;"	p	task:signal_gen.clock_tck
in_tms	sim/tb/altera_mf.v	/^        input in_tms;$/;"	p	task:signal_gen.clock_tck
inc0	sim/tb/altera_mf.v	/^integer inc0;$/;"	r	module:altclklock
inc1	sim/tb/altera_mf.v	/^integer inc1;$/;"	r	module:altclklock
inc2	sim/tb/altera_mf.v	/^integer inc2;$/;"	r	module:altclklock
inc_ext	sim/tb/altera_mf.v	/^integer inc_ext;$/;"	r	module:altclklock
inclk	par/db/pll_altpll.v	/^	input   [1:0]  inclk;$/;"	p	module:pll_altpll
inclk	par/db/pll_altpll.v	/^	tri0   [1:0]  inclk;$/;"	n	module:pll_altpll
inclk	sim/tb/altera_mf.v	/^    input [1:0] inclk;$/;"	p	module:MF_cycloneiii_pll
inclk	sim/tb/altera_mf.v	/^    input [1:0] inclk;$/;"	p	module:MF_cycloneiiigl_pll
inclk	sim/tb/altera_mf.v	/^    input [1:0] inclk;$/;"	p	module:MF_stratix_pll
inclk	sim/tb/altera_mf.v	/^    input [1:0] inclk;$/;"	p	module:MF_stratixii_pll
inclk	sim/tb/altera_mf.v	/^    input [1:0] inclk;$/;"	p	module:MF_stratixiii_pll
inclk	sim/tb/altera_mf.v	/^input       [1:0] inclk;$/;"	p	module:altpll
inclk0	rtl/pll.v	/^	input	  inclk0;$/;"	p	module:pll
inclk0	rtl/pll_bb.v	/^	input	  inclk0;$/;"	p	module:pll
inclk0	rtl/sdram/pll.v	/^	input	  inclk0;$/;"	p	module:pll
inclk0	rtl/sdram/pll_bb.v	/^	input	  inclk0;$/;"	p	module:pll
inclk0_freq	sim/tb/altera_mf.v	/^    parameter inclk0_freq = inclk0_input_frequency * 1000;$/;"	c	module:MF_cycloneiiigl_pll
inclk0_freq	sim/tb/altera_mf.v	/^    parameter inclk0_freq = inclk0_input_frequency;$/;"	c	module:MF_cycloneiii_pll
inclk0_freq	sim/tb/altera_mf.v	/^    parameter inclk0_freq = inclk0_input_frequency;$/;"	c	module:MF_stratixiii_pll
inclk0_input_frequency	sim/tb/altera_mf.v	/^    parameter inclk0_input_frequency               = 0;$/;"	c	module:MF_cycloneiii_pll
inclk0_input_frequency	sim/tb/altera_mf.v	/^    parameter inclk0_input_frequency               = 0;$/;"	c	module:MF_cycloneiiigl_pll
inclk0_input_frequency	sim/tb/altera_mf.v	/^    parameter inclk0_input_frequency               = 0;$/;"	c	module:MF_stratixiii_pll
inclk0_input_frequency	sim/tb/altera_mf.v	/^    parameter inclk0_input_frequency               = 10000;$/;"	c	module:MF_stratixii_pll
inclk0_input_frequency	sim/tb/altera_mf.v	/^    parameter inclk0_input_frequency = 10000;$/;"	c	module:MF_stratix_pll
inclk0_input_frequency	sim/tb/altera_mf.v	/^parameter   inclk0_input_frequency    = 1000;$/;"	c	module:altpll
inclk0_ipd	sim/tb/altera_mf.v	/^    wire inclk0_ipd;$/;"	n	module:MF_cycloneiiigl_pll
inclk0_ipd	sim/tb/altera_mf.v	/^    wire inclk0_ipd;$/;"	n	module:MF_stratix_pll
inclk0_ipd	sim/tb/altera_mf.v	/^    wire inclk0_ipd;$/;"	n	module:MF_stratixii_pll
inclk0_last_value	sim/tb/altera_mf.v	/^    reg inclk0_last_value;$/;"	r	module:MF_cycloneiii_pll
inclk0_last_value	sim/tb/altera_mf.v	/^    reg inclk0_last_value;$/;"	r	module:MF_cycloneiiigl_pll
inclk0_last_value	sim/tb/altera_mf.v	/^    reg inclk0_last_value;$/;"	r	module:MF_stratix_pll
inclk0_last_value	sim/tb/altera_mf.v	/^    reg inclk0_last_value;$/;"	r	module:MF_stratixii_pll
inclk0_last_value	sim/tb/altera_mf.v	/^    reg inclk0_last_value;$/;"	r	module:MF_stratixiii_pll
inclk0_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_cycloneiii_pll
inclk0_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_cycloneiiigl_pll
inclk0_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_stratixiii_pll
inclk1_freq	sim/tb/altera_mf.v	/^    parameter inclk1_freq = inclk1_input_frequency * 1000;$/;"	c	module:MF_cycloneiiigl_pll
inclk1_freq	sim/tb/altera_mf.v	/^    parameter inclk1_freq = inclk1_input_frequency;$/;"	c	module:MF_cycloneiii_pll
inclk1_freq	sim/tb/altera_mf.v	/^    parameter inclk1_freq = inclk1_input_frequency;$/;"	c	module:MF_stratixiii_pll
inclk1_input_frequency	sim/tb/altera_mf.v	/^    parameter inclk1_input_frequency               = 0;$/;"	c	module:MF_cycloneiii_pll
inclk1_input_frequency	sim/tb/altera_mf.v	/^    parameter inclk1_input_frequency               = 0;$/;"	c	module:MF_cycloneiiigl_pll
inclk1_input_frequency	sim/tb/altera_mf.v	/^    parameter inclk1_input_frequency               = 0;$/;"	c	module:MF_stratixiii_pll
inclk1_input_frequency	sim/tb/altera_mf.v	/^    parameter inclk1_input_frequency               = 10000;$/;"	c	module:MF_stratixii_pll
inclk1_input_frequency	sim/tb/altera_mf.v	/^    parameter inclk1_input_frequency = 10000;$/;"	c	module:MF_stratix_pll
inclk1_input_frequency	sim/tb/altera_mf.v	/^parameter   inclk1_input_frequency    = 0;$/;"	c	module:altpll
inclk1_ipd	sim/tb/altera_mf.v	/^    wire inclk1_ipd;$/;"	n	module:MF_cycloneiiigl_pll
inclk1_ipd	sim/tb/altera_mf.v	/^    wire inclk1_ipd;$/;"	n	module:MF_stratix_pll
inclk1_ipd	sim/tb/altera_mf.v	/^    wire inclk1_ipd;$/;"	n	module:MF_stratixii_pll
inclk1_last_value	sim/tb/altera_mf.v	/^    reg inclk1_last_value;$/;"	r	module:MF_cycloneiii_pll
inclk1_last_value	sim/tb/altera_mf.v	/^    reg inclk1_last_value;$/;"	r	module:MF_cycloneiiigl_pll
inclk1_last_value	sim/tb/altera_mf.v	/^    reg inclk1_last_value;$/;"	r	module:MF_stratix_pll
inclk1_last_value	sim/tb/altera_mf.v	/^    reg inclk1_last_value;$/;"	r	module:MF_stratixii_pll
inclk1_last_value	sim/tb/altera_mf.v	/^    reg inclk1_last_value;$/;"	r	module:MF_stratixiii_pll
inclk1_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_cycloneiii_pll
inclk1_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_cycloneiiigl_pll
inclk1_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_stratixiii_pll
inclk_c0	sim/tb/altera_mf.v	/^    wire inclk_c0;$/;"	n	module:MF_cycloneiii_pll
inclk_c0	sim/tb/altera_mf.v	/^    wire inclk_c0;$/;"	n	module:MF_cycloneiiigl_pll
inclk_c0	sim/tb/altera_mf.v	/^    wire inclk_c0;$/;"	n	module:MF_stratixii_pll
inclk_c0	sim/tb/altera_mf.v	/^    wire inclk_c0;$/;"	n	module:MF_stratixiii_pll
inclk_c0_from_vco	sim/tb/altera_mf.v	/^    reg  inclk_c0_from_vco;$/;"	r	module:MF_stratixii_pll
inclk_c0_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c0_from_vco;$/;"	n	module:MF_cycloneiii_pll
inclk_c0_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c0_from_vco;$/;"	n	module:MF_cycloneiiigl_pll
inclk_c0_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c0_from_vco;$/;"	n	module:MF_stratixiii_pll
inclk_c1	sim/tb/altera_mf.v	/^    wire inclk_c1;$/;"	n	module:MF_cycloneiii_pll
inclk_c1	sim/tb/altera_mf.v	/^    wire inclk_c1;$/;"	n	module:MF_cycloneiiigl_pll
inclk_c1	sim/tb/altera_mf.v	/^    wire inclk_c1;$/;"	n	module:MF_stratixii_pll
inclk_c1	sim/tb/altera_mf.v	/^    wire inclk_c1;$/;"	n	module:MF_stratixiii_pll
inclk_c1_from_vco	sim/tb/altera_mf.v	/^    reg  inclk_c1_from_vco;$/;"	r	module:MF_stratixii_pll
inclk_c1_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c1_from_vco;$/;"	n	module:MF_cycloneiii_pll
inclk_c1_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c1_from_vco;$/;"	n	module:MF_cycloneiiigl_pll
inclk_c1_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c1_from_vco;$/;"	n	module:MF_stratixiii_pll
inclk_c2	sim/tb/altera_mf.v	/^    wire inclk_c2;$/;"	n	module:MF_cycloneiii_pll
inclk_c2	sim/tb/altera_mf.v	/^    wire inclk_c2;$/;"	n	module:MF_cycloneiiigl_pll
inclk_c2	sim/tb/altera_mf.v	/^    wire inclk_c2;$/;"	n	module:MF_stratixii_pll
inclk_c2	sim/tb/altera_mf.v	/^    wire inclk_c2;$/;"	n	module:MF_stratixiii_pll
inclk_c2_from_vco	sim/tb/altera_mf.v	/^    reg  inclk_c2_from_vco;$/;"	r	module:MF_stratixii_pll
inclk_c2_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c2_from_vco;$/;"	n	module:MF_cycloneiii_pll
inclk_c2_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c2_from_vco;$/;"	n	module:MF_cycloneiiigl_pll
inclk_c2_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c2_from_vco;$/;"	n	module:MF_stratixiii_pll
inclk_c3	sim/tb/altera_mf.v	/^    wire inclk_c3;$/;"	n	module:MF_cycloneiii_pll
inclk_c3	sim/tb/altera_mf.v	/^    wire inclk_c3;$/;"	n	module:MF_cycloneiiigl_pll
inclk_c3	sim/tb/altera_mf.v	/^    wire inclk_c3;$/;"	n	module:MF_stratixii_pll
inclk_c3	sim/tb/altera_mf.v	/^    wire inclk_c3;$/;"	n	module:MF_stratixiii_pll
inclk_c3_from_vco	sim/tb/altera_mf.v	/^    reg  inclk_c3_from_vco;$/;"	r	module:MF_stratixii_pll
inclk_c3_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c3_from_vco;$/;"	n	module:MF_cycloneiii_pll
inclk_c3_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c3_from_vco;$/;"	n	module:MF_cycloneiiigl_pll
inclk_c3_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c3_from_vco;$/;"	n	module:MF_stratixiii_pll
inclk_c4	sim/tb/altera_mf.v	/^    wire inclk_c4;$/;"	n	module:MF_cycloneiii_pll
inclk_c4	sim/tb/altera_mf.v	/^    wire inclk_c4;$/;"	n	module:MF_cycloneiiigl_pll
inclk_c4	sim/tb/altera_mf.v	/^    wire inclk_c4;$/;"	n	module:MF_stratixii_pll
inclk_c4	sim/tb/altera_mf.v	/^    wire inclk_c4;$/;"	n	module:MF_stratixiii_pll
inclk_c4_from_vco	sim/tb/altera_mf.v	/^    reg  inclk_c4_from_vco;$/;"	r	module:MF_stratixii_pll
inclk_c4_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c4_from_vco;$/;"	n	module:MF_cycloneiii_pll
inclk_c4_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c4_from_vco;$/;"	n	module:MF_cycloneiiigl_pll
inclk_c4_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c4_from_vco;$/;"	n	module:MF_stratixiii_pll
inclk_c5	sim/tb/altera_mf.v	/^    wire inclk_c5;$/;"	n	module:MF_stratixii_pll
inclk_c5	sim/tb/altera_mf.v	/^    wire inclk_c5;$/;"	n	module:MF_stratixiii_pll
inclk_c5_from_vco	sim/tb/altera_mf.v	/^    reg  inclk_c5_from_vco;$/;"	r	module:MF_stratixii_pll
inclk_c5_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c5_from_vco;$/;"	n	module:MF_stratixiii_pll
inclk_c6	sim/tb/altera_mf.v	/^    wire inclk_c6;$/;"	n	module:MF_stratixiii_pll
inclk_c6_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c6_from_vco;$/;"	n	module:MF_stratixiii_pll
inclk_c7	sim/tb/altera_mf.v	/^    wire inclk_c7;$/;"	n	module:MF_stratixiii_pll
inclk_c7_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c7_from_vco;$/;"	n	module:MF_stratixiii_pll
inclk_c8	sim/tb/altera_mf.v	/^    wire inclk_c8;$/;"	n	module:MF_stratixiii_pll
inclk_c8_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c8_from_vco;$/;"	n	module:MF_stratixiii_pll
inclk_c9	sim/tb/altera_mf.v	/^    wire inclk_c9;$/;"	n	module:MF_stratixiii_pll
inclk_c9_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_c9_from_vco;$/;"	n	module:MF_stratixiii_pll
inclk_e0	sim/tb/altera_mf.v	/^    wire inclk_e0;$/;"	n	module:MF_stratix_pll
inclk_e1	sim/tb/altera_mf.v	/^    wire inclk_e1;$/;"	n	module:MF_stratix_pll
inclk_e2	sim/tb/altera_mf.v	/^    wire inclk_e2;$/;"	n	module:MF_stratix_pll
inclk_e3	sim/tb/altera_mf.v	/^    wire inclk_e3;$/;"	n	module:MF_stratix_pll
inclk_es	sim/tb/altera_mf.v	/^    reg inclk_es;$/;"	r	module:MF_cycloneiii_pll
inclk_es	sim/tb/altera_mf.v	/^    reg inclk_es;$/;"	r	module:MF_cycloneiiigl_pll
inclk_es	sim/tb/altera_mf.v	/^    reg inclk_es;$/;"	r	module:MF_stratixiii_pll
inclk_l0	sim/tb/altera_mf.v	/^    wire inclk_l0;$/;"	n	module:MF_stratix_pll
inclk_l1	sim/tb/altera_mf.v	/^    wire inclk_l1;$/;"	n	module:MF_stratix_pll
inclk_last_value	sim/tb/altera_mf.v	/^    reg inclk_last_value;$/;"	r	module:MF_cycloneiii_pll
inclk_last_value	sim/tb/altera_mf.v	/^    reg inclk_last_value;$/;"	r	module:MF_cycloneiiigl_pll
inclk_last_value	sim/tb/altera_mf.v	/^    reg inclk_last_value;$/;"	r	module:MF_stratix_pll
inclk_last_value	sim/tb/altera_mf.v	/^    reg inclk_last_value;$/;"	r	module:MF_stratixii_pll
inclk_last_value	sim/tb/altera_mf.v	/^    reg inclk_last_value;$/;"	r	module:MF_stratixiii_pll
inclk_m	sim/tb/altera_mf.v	/^    wire inclk_m;$/;"	n	module:MF_cycloneiii_pll
inclk_m	sim/tb/altera_mf.v	/^    wire inclk_m;$/;"	n	module:MF_cycloneiiigl_pll
inclk_m	sim/tb/altera_mf.v	/^    wire inclk_m;$/;"	n	module:MF_stratix_pll
inclk_m	sim/tb/altera_mf.v	/^    wire inclk_m;$/;"	n	module:MF_stratixii_pll
inclk_m	sim/tb/altera_mf.v	/^    wire inclk_m;$/;"	n	module:MF_stratixiii_pll
inclk_m_from_vco	sim/tb/altera_mf.v	/^    reg  inclk_m_from_vco;$/;"	r	module:MF_stratixii_pll
inclk_m_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_m_from_vco;$/;"	n	module:MF_cycloneiii_pll
inclk_m_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_m_from_vco;$/;"	n	module:MF_cycloneiiigl_pll
inclk_m_from_vco	sim/tb/altera_mf.v	/^    wire  inclk_m_from_vco;$/;"	n	module:MF_stratixiii_pll
inclk_man	sim/tb/altera_mf.v	/^    reg inclk_man;$/;"	r	module:MF_cycloneiii_pll
inclk_man	sim/tb/altera_mf.v	/^    reg inclk_man;$/;"	r	module:MF_cycloneiiigl_pll
inclk_man	sim/tb/altera_mf.v	/^    reg inclk_man;$/;"	r	module:MF_stratixiii_pll
inclk_n	sim/tb/altera_mf.v	/^    reg inclk_n;$/;"	r	module:MF_cycloneiii_pll
inclk_n	sim/tb/altera_mf.v	/^    reg inclk_n;$/;"	r	module:MF_cycloneiiigl_pll
inclk_n	sim/tb/altera_mf.v	/^    reg inclk_n;$/;"	r	module:MF_stratix_pll
inclk_n	sim/tb/altera_mf.v	/^    reg inclk_n;$/;"	r	module:MF_stratixii_pll
inclk_n	sim/tb/altera_mf.v	/^    reg inclk_n;$/;"	r	module:MF_stratixiii_pll
inclk_out_of_range	sim/tb/altera_mf.v	/^    reg inclk_out_of_range;$/;"	r	module:MF_cycloneiii_pll
inclk_out_of_range	sim/tb/altera_mf.v	/^    reg inclk_out_of_range;$/;"	r	module:MF_cycloneiiigl_pll
inclk_out_of_range	sim/tb/altera_mf.v	/^    reg inclk_out_of_range;$/;"	r	module:MF_stratix_pll
inclk_out_of_range	sim/tb/altera_mf.v	/^    reg inclk_out_of_range;$/;"	r	module:MF_stratixii_pll
inclk_out_of_range	sim/tb/altera_mf.v	/^    reg inclk_out_of_range;$/;"	r	module:MF_stratixiii_pll
inclk_period	sim/tb/altera_mf.v	/^real inclk_period;$/;"	r	module:altclklock
inclk_pulldown	sim/tb/altera_mf.v	/^tri0 [1:0] inclk_pulldown;$/;"	n	module:altpll
inclk_sclkout0_from_vco	sim/tb/altera_mf.v	/^    reg inclk_sclkout0_from_vco;$/;"	r	module:MF_stratixii_pll
inclk_sclkout1_from_vco	sim/tb/altera_mf.v	/^    reg inclk_sclkout1_from_vco;$/;"	r	module:MF_stratixii_pll
inclock	sim/tb/altera_mf.v	/^    input                  inclock;$/;"	p	module:alt3pram
inclock	sim/tb/altera_mf.v	/^    input  inclock;              \/\/ Input or write clock$/;"	p	module:altdpram
inclock	sim/tb/altera_mf.v	/^    tri1                   inclock;$/;"	n	module:alt3pram
inclock	sim/tb/altera_mf.v	/^    tri1 inclock;$/;"	n	module:altdpram
inclock	sim/tb/altera_mf.v	/^input inclock;$/;"	p	module:altclklock
inclock	sim/tb/altera_mf.v	/^input inclock;$/;"	p	module:altddio_bidir
inclock	sim/tb/altera_mf.v	/^input inclock;$/;"	p	module:altddio_in
inclock	sim/tb/altera_mf.v	/^tri0 inclock;$/;"	n	module:altddio_bidir
inclock_boost	sim/tb/altera_mf.v	/^    parameter inclock_boost = deserialization_factor;$/;"	c	module:altlvds_rx
inclock_boost	sim/tb/altera_mf.v	/^    parameter inclock_boost = deserialization_factor;$/;"	c	module:altlvds_tx
inclock_data_alignment	sim/tb/altera_mf.v	/^    parameter inclock_data_alignment = "EDGE_ALIGNED";$/;"	c	module:altlvds_tx
inclock_data_alignment	sim/tb/altera_mf.v	/^    parameter inclock_data_alignment = "UNUSED";$/;"	c	module:altlvds_rx
inclock_period	sim/tb/altera_mf.v	/^        input inclock_period;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
inclock_period	sim/tb/altera_mf.v	/^        input inclock_period;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
inclock_period	sim/tb/altera_mf.v	/^        input inclock_period;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
inclock_period	sim/tb/altera_mf.v	/^        integer inclock_period;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
inclock_period	sim/tb/altera_mf.v	/^        integer inclock_period;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
inclock_period	sim/tb/altera_mf.v	/^        integer inclock_period;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
inclock_period	sim/tb/altera_mf.v	/^    parameter inclock_period = 10000;$/;"	c	module:altlvds_rx
inclock_period	sim/tb/altera_mf.v	/^    parameter inclock_period = 10000;$/;"	c	module:altlvds_tx
inclock_period	sim/tb/altera_mf.v	/^parameter inclock_period = 10000;  \/\/ units in ps$/;"	c	module:altclklock
inclock_phase_shift	sim/tb/altera_mf.v	/^    parameter inclock_phase_shift = 0;$/;"	c	module:altlvds_rx
inclock_phase_shift	sim/tb/altera_mf.v	/^    parameter inclock_phase_shift = 0;$/;"	c	module:altlvds_tx
inclock_settings	sim/tb/altera_mf.v	/^parameter inclock_settings = "UNUSED";$/;"	c	module:altclklock
inclocken	sim/tb/altera_mf.v	/^    input                  inclocken;$/;"	p	module:alt3pram
inclocken	sim/tb/altera_mf.v	/^    input  inclocken;            \/\/ Clock enable for inclock$/;"	p	module:altdpram
inclocken	sim/tb/altera_mf.v	/^    tri1                   inclocken;$/;"	n	module:alt3pram
inclocken	sim/tb/altera_mf.v	/^    tri1 inclocken;$/;"	n	module:altdpram
inclocken	sim/tb/altera_mf.v	/^input inclocken;$/;"	p	module:altclklock
inclocken	sim/tb/altera_mf.v	/^input inclocken;$/;"	p	module:altddio_bidir
inclocken	sim/tb/altera_mf.v	/^input inclocken;$/;"	p	module:altddio_in
inclocken	sim/tb/altera_mf.v	/^tri1 inclocken; \/\/ default inclocken to 1$/;"	n	module:altddio_in
inclocken	sim/tb/altera_mf.v	/^tri1 inclocken;$/;"	n	module:altddio_bidir
inclocken_int	sim/tb/altera_mf.v	/^tri1 inclocken_int;$/;"	n	module:altclklock
include_white_space	sim/tb/altera_mf.v	/^    reg include_white_space; \/\/ if 1, include white space in the parameter value$/;"	r	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
indata_aclr	sim/tb/altera_mf.v	/^    parameter indata_aclr      = "ON";         \/\/ aclr affects data[]? $/;"	c	module:alt3pram
indata_aclr	sim/tb/altera_mf.v	/^    parameter indata_aclr = "ON";$/;"	c	module:altdpram
indata_aclr_a	sim/tb/altera_mf.v	/^    parameter indata_aclr_a    = "NONE";$/;"	c	module:altsyncram
indata_aclr_b	sim/tb/altera_mf.v	/^    parameter indata_aclr_b             = "NONE";$/;"	c	module:altsyncram
indata_reg	sim/tb/altera_mf.v	/^    parameter indata_reg       = "UNREGISTERED";\/\/ clock used by data[] port$/;"	c	module:alt3pram
indata_reg	sim/tb/altera_mf.v	/^    parameter indata_reg = "INCLOCK";$/;"	c	module:altdpram
indata_reg_b	sim/tb/altera_mf.v	/^    parameter indata_reg_b              = "CLOCK1";$/;"	c	module:altsyncram
indefinite	sim/tb/altera_mf.v	/^    output indefinite;$/;"	p	module:altfp_mult
indefinite_bit	sim/tb/altera_mf.v	/^    reg indefinite_bit;$/;"	r	module:altfp_mult
indefinite_pipe	sim/tb/altera_mf.v	/^    reg[LATENCY : 0] indefinite_pipe;$/;"	r	module:altfp_mult
index	sim/tb/altera_mf.v	/^    integer index;$/;"	r	module:MF_cycloneiii_pll
index	sim/tb/altera_mf.v	/^    integer index;$/;"	r	module:MF_cycloneiiigl_pll
index	sim/tb/altera_mf.v	/^    integer index;$/;"	r	module:MF_stratixii_pll
index	sim/tb/altera_mf.v	/^    integer index;$/;"	r	module:MF_stratixiii_pll
index	sim/tb/altera_mf.v	/^    integer index;$/;"	r	module:altsqrt
index1	sim/tb/altera_mf.v	/^        input index1;$/;"	p	function:altfp_mult.bit_all_0
index1	sim/tb/altera_mf.v	/^        integer index1;$/;"	r	function:altfp_mult.bit_all_0
index2	sim/tb/altera_mf.v	/^        input index2;$/;"	p	function:altfp_mult.bit_all_0
index2	sim/tb/altera_mf.v	/^        integer index2;$/;"	r	function:altfp_mult.bit_all_0
inf_dataa	sim/tb/altera_mf.v	/^    reg inf_dataa;$/;"	r	module:altfp_mult
inf_datab	sim/tb/altera_mf.v	/^    reg inf_datab;$/;"	r	module:altfp_mult
init	sim/tb/altera_mf.v	/^    reg init;$/;"	r	module:MF_cycloneiii_pll
init	sim/tb/altera_mf.v	/^    reg init;$/;"	r	module:MF_cycloneiiigl_pll
init	sim/tb/altera_mf.v	/^    reg init;$/;"	r	module:MF_cycloneiiigl_scale_cntr
init	sim/tb/altera_mf.v	/^    reg init;$/;"	r	module:MF_stratix_pll
init	sim/tb/altera_mf.v	/^    reg init;$/;"	r	module:MF_stratixii_pll
init	sim/tb/altera_mf.v	/^    reg init;$/;"	r	module:MF_stratixiii_pll
init	sim/tb/altera_mf.v	/^    reg init;$/;"	r	module:arm_scale_cntr
init	sim/tb/altera_mf.v	/^    reg init;$/;"	r	module:cda_scale_cntr
init	sim/tb/altera_mf.v	/^    reg init;$/;"	r	module:stx_scale_cntr
init	sim/tb/altera_mf.v	/^    reg init;$/;"	r	module:ttn_scale_cntr
init	sim/tb/altera_mf.v	/^reg init;$/;"	r	module:altclklock
init_ar_cnt	rtl/sdram/sdram_ctrl.v	/^reg [ 3:0] init_ar_cnt;                 \/\/初始化过程自动刷新计数器$/;"	r	module:sdram_ctrl
init_block_reset_a_count	sim/tb/altera_mf.v	/^    parameter init_block_reset_a_count = 1;$/;"	c	module:MF_cycloneiii_pll
init_block_reset_a_count	sim/tb/altera_mf.v	/^    parameter init_block_reset_a_count = 1;$/;"	c	module:MF_cycloneiiigl_pll
init_block_reset_a_count	sim/tb/altera_mf.v	/^    parameter init_block_reset_a_count = 1;$/;"	c	module:MF_stratixiii_pll
init_block_reset_b_count	sim/tb/altera_mf.v	/^    parameter init_block_reset_b_count = 1;$/;"	c	module:MF_cycloneiii_pll
init_block_reset_b_count	sim/tb/altera_mf.v	/^    parameter init_block_reset_b_count = 1;$/;"	c	module:MF_cycloneiiigl_pll
init_block_reset_b_count	sim/tb/altera_mf.v	/^    parameter init_block_reset_b_count = 1;$/;"	c	module:MF_stratixiii_pll
init_done	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    output  reg          init_done      \/\/初始化完成信号$/;"	p	module:i2c_ov5640_rgb565_cfg
init_file	sim/tb/altera_mf.v	/^    parameter init_file                          = "UNUSED";$/;"	c	module:altsyncram
init_file_b_port	sim/tb/altera_mf.v	/^    reg init_file_b_port;$/;"	r	module:altsyncram
init_file_layout	sim/tb/altera_mf.v	/^    parameter init_file_layout                   = "UNUSED";$/;"	c	module:altsyncram
init_i	sim/tb/altera_mf.v	/^    integer init_i;$/;"	r	module:altsyncram
init_reg_cnt	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^reg    [7:0]   init_reg_cnt  ;        \/\/寄存器配置个数计数器$/;"	r	module:i2c_ov5640_rgb565_cfg
init_state	rtl/sdram/sdram_cmd.v	/^    input      [ 4:0] init_state,       \/\/SDRAM初始化状态$/;"	p	module:sdram_cmd
init_state	rtl/sdram/sdram_controller.v	/^wire [4:0] init_state;              \/\/ SDRAM初始化状态$/;"	n	module:sdram_controller
init_state	rtl/sdram/sdram_ctrl.v	/^    output reg [4:0] init_state,	    \/\/SDRAM初始化状态$/;"	p	module:sdram_ctrl
init_temp	sim/tb/altera_mf.v	/^    reg [width_a-1:0] init_temp;$/;"	r	module:altsyncram
initial_delay	sim/tb/altera_mf.v	/^    integer initial_delay;$/;"	r	module:MF_cycloneiii_pll
initial_delay	sim/tb/altera_mf.v	/^    integer initial_delay;$/;"	r	module:MF_cycloneiiigl_pll
initial_delay	sim/tb/altera_mf.v	/^    integer initial_delay;$/;"	r	module:MF_stratix_pll
initial_delay	sim/tb/altera_mf.v	/^    integer initial_delay;$/;"	r	module:MF_stratixii_pll
initial_delay	sim/tb/altera_mf.v	/^    integer initial_delay;$/;"	r	module:MF_stratixiii_pll
initial_value	sim/tb/altera_mf.v	/^    input [31:0] initial_value;$/;"	p	module:MF_cycloneiiigl_m_cntr
initial_value	sim/tb/altera_mf.v	/^    input [31:0] initial_value;$/;"	p	module:MF_cycloneiiigl_scale_cntr
initial_value	sim/tb/altera_mf.v	/^    input [31:0] initial_value;$/;"	p	module:arm_m_cntr
initial_value	sim/tb/altera_mf.v	/^    input [31:0] initial_value;$/;"	p	module:arm_scale_cntr
initial_value	sim/tb/altera_mf.v	/^    input [31:0] initial_value;$/;"	p	module:cda_m_cntr
initial_value	sim/tb/altera_mf.v	/^    input [31:0] initial_value;$/;"	p	module:cda_scale_cntr
initial_value	sim/tb/altera_mf.v	/^    input [31:0] initial_value;$/;"	p	module:stx_m_cntr
initial_value	sim/tb/altera_mf.v	/^    input [31:0] initial_value;$/;"	p	module:stx_scale_cntr
initial_value	sim/tb/altera_mf.v	/^    input [31:0] initial_value;$/;"	p	module:ttn_m_cntr
initial_value	sim/tb/altera_mf.v	/^    input [31:0] initial_value;$/;"	p	module:ttn_scale_cntr
initiate_reconfig	sim/tb/altera_mf.v	/^    reg initiate_reconfig;$/;"	r	module:MF_cycloneiii_pll
initiate_reconfig	sim/tb/altera_mf.v	/^    reg initiate_reconfig;$/;"	r	module:MF_cycloneiiigl_pll
initiate_reconfig	sim/tb/altera_mf.v	/^    reg initiate_reconfig;$/;"	r	module:MF_stratixiii_pll
input_a_wire_clk	sim/tb/altera_mf.v	/^    wire input_a_wire_clk;$/;"	n	module:altmult_accum
input_a_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_a_wire_clr;$/;"	n	module:altmult_accum
input_a_wire_en	sim/tb/altera_mf.v	/^    tri1 input_a_wire_en;$/;"	n	module:altmult_accum
input_aclr_a	sim/tb/altera_mf.v	/^    parameter input_aclr_a              = "ACLR3";$/;"	c	module:altmult_accum
input_aclr_a0	sim/tb/altera_mf.v	/^    parameter input_aclr_a0     = "ACLR3";$/;"	c	module:altmult_add
input_aclr_a1	sim/tb/altera_mf.v	/^    parameter input_aclr_a1     = "ACLR3";$/;"	c	module:altmult_add
input_aclr_a2	sim/tb/altera_mf.v	/^    parameter input_aclr_a2     = "ACLR3";$/;"	c	module:altmult_add
input_aclr_a3	sim/tb/altera_mf.v	/^    parameter input_aclr_a3     = "ACLR3";$/;"	c	module:altmult_add
input_aclr_b	sim/tb/altera_mf.v	/^    parameter input_aclr_b              = "ACLR3";$/;"	c	module:altmult_accum
input_aclr_b0	sim/tb/altera_mf.v	/^    parameter input_aclr_b0     = "ACLR3";$/;"	c	module:altmult_add
input_aclr_b1	sim/tb/altera_mf.v	/^    parameter input_aclr_b1     = "ACLR3";$/;"	c	module:altmult_add
input_aclr_b2	sim/tb/altera_mf.v	/^    parameter input_aclr_b2     = "ACLR3";$/;"	c	module:altmult_add
input_aclr_b3	sim/tb/altera_mf.v	/^    parameter input_aclr_b3     = "ACLR3";$/;"	c	module:altmult_add
input_aclr_c0	sim/tb/altera_mf.v	/^	parameter input_aclr_c0		= "ACLR0";$/;"	c	module:altmult_add
input_aclr_c1	sim/tb/altera_mf.v	/^   	parameter input_aclr_c1	 	= "ACLR0";$/;"	c	module:altmult_add
input_aclr_c2	sim/tb/altera_mf.v	/^    parameter input_aclr_c2		= "ACLR0";$/;"	c	module:altmult_add
input_aclr_c3	sim/tb/altera_mf.v	/^	parameter input_aclr_c3		= "ACLR0";$/;"	c	module:altmult_add
input_b_wire_clk	sim/tb/altera_mf.v	/^    wire input_b_wire_clk;$/;"	n	module:altmult_accum
input_b_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_b_wire_clr;$/;"	n	module:altmult_accum
input_b_wire_en	sim/tb/altera_mf.v	/^    tri1 input_b_wire_en;$/;"	n	module:altmult_accum
input_cycle_count_to_sync0	sim/tb/altera_mf.v	/^integer input_cycle_count_to_sync0;$/;"	r	module:altclklock
input_cycle_count_to_sync1	sim/tb/altera_mf.v	/^integer input_cycle_count_to_sync1;$/;"	r	module:altclklock
input_cycle_count_to_sync2	sim/tb/altera_mf.v	/^integer input_cycle_count_to_sync2;$/;"	r	module:altclklock
input_cycle_count_to_sync_extclk	sim/tb/altera_mf.v	/^integer input_cycle_count_to_sync_extclk;$/;"	r	module:altclklock
input_cycles_per_clk0	sim/tb/altera_mf.v	/^integer input_cycles_per_clk0;$/;"	r	module:altclklock
input_cycles_per_clk1	sim/tb/altera_mf.v	/^integer input_cycles_per_clk1;$/;"	r	module:altclklock
input_cycles_per_clk2	sim/tb/altera_mf.v	/^integer input_cycles_per_clk2;$/;"	r	module:altclklock
input_cycles_per_extclk	sim/tb/altera_mf.v	/^integer input_cycles_per_extclk;$/;"	r	module:altclklock
input_data_rate	sim/tb/altera_mf.v	/^    parameter input_data_rate =0;$/;"	c	module:altlvds_rx
input_num	sim/tb/altera_mf.v	/^        input [`max_precision-1:0] input_num;$/;"	p	function:parallel_add.ceil_log2
input_reg_a	sim/tb/altera_mf.v	/^    parameter input_reg_a               = "CLOCK0";$/;"	c	module:altmult_accum
input_reg_a0_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_a0_wire_clk;$/;"	n	module:altmult_add
input_reg_a0_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_a0_wire_clr;$/;"	n	module:altmult_add
input_reg_a0_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_a0_wire_en;$/;"	n	module:altmult_add
input_reg_a1_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_a1_wire_clk;$/;"	n	module:altmult_add
input_reg_a1_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_a1_wire_clr;$/;"	n	module:altmult_add
input_reg_a1_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_a1_wire_en;$/;"	n	module:altmult_add
input_reg_a2_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_a2_wire_clk;$/;"	n	module:altmult_add
input_reg_a2_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_a2_wire_clr;$/;"	n	module:altmult_add
input_reg_a2_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_a2_wire_en;$/;"	n	module:altmult_add
input_reg_a3_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_a3_wire_clk;$/;"	n	module:altmult_add
input_reg_a3_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_a3_wire_clr;$/;"	n	module:altmult_add
input_reg_a3_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_a3_wire_en;$/;"	n	module:altmult_add
input_reg_b	sim/tb/altera_mf.v	/^    parameter input_reg_b               = "CLOCK0";$/;"	c	module:altmult_accum
input_reg_b0_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_b0_wire_clk;$/;"	n	module:altmult_add
input_reg_b0_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_b0_wire_clr;$/;"	n	module:altmult_add
input_reg_b0_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_b0_wire_en;$/;"	n	module:altmult_add
input_reg_b1_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_b1_wire_clk;$/;"	n	module:altmult_add
input_reg_b1_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_b1_wire_clr;$/;"	n	module:altmult_add
input_reg_b1_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_b1_wire_en;$/;"	n	module:altmult_add
input_reg_b2_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_b2_wire_clk;$/;"	n	module:altmult_add
input_reg_b2_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_b2_wire_clr;$/;"	n	module:altmult_add
input_reg_b2_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_b2_wire_en;$/;"	n	module:altmult_add
input_reg_b3_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_b3_wire_clk;$/;"	n	module:altmult_add
input_reg_b3_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_b3_wire_clr;$/;"	n	module:altmult_add
input_reg_b3_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_b3_wire_en;$/;"	n	module:altmult_add
input_reg_c0_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_c0_wire_clk;$/;"	n	module:altmult_add
input_reg_c0_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_c0_wire_clr;$/;"	n	module:altmult_add
input_reg_c0_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_c0_wire_en;$/;"	n	module:altmult_add
input_reg_c1_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_c1_wire_clk;$/;"	n	module:altmult_add
input_reg_c1_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_c1_wire_clr;$/;"	n	module:altmult_add
input_reg_c1_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_c1_wire_en;$/;"	n	module:altmult_add
input_reg_c2_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_c2_wire_clk;$/;"	n	module:altmult_add
input_reg_c2_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_c2_wire_clr;$/;"	n	module:altmult_add
input_reg_c2_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_c2_wire_en;$/;"	n	module:altmult_add
input_reg_c3_wire_clk	sim/tb/altera_mf.v	/^    wire input_reg_c3_wire_clk;$/;"	n	module:altmult_add
input_reg_c3_wire_clr	sim/tb/altera_mf.v	/^    tri0 input_reg_c3_wire_clr;$/;"	n	module:altmult_add
input_reg_c3_wire_en	sim/tb/altera_mf.v	/^    tri1 input_reg_c3_wire_en;$/;"	n	module:altmult_add
input_register_a0	sim/tb/altera_mf.v	/^    parameter input_register_a0 = "CLOCK0";$/;"	c	module:altmult_add
input_register_a1	sim/tb/altera_mf.v	/^    parameter input_register_a1 = "CLOCK0";$/;"	c	module:altmult_add
input_register_a2	sim/tb/altera_mf.v	/^    parameter input_register_a2 = "CLOCK0";$/;"	c	module:altmult_add
input_register_a3	sim/tb/altera_mf.v	/^    parameter input_register_a3 = "CLOCK0";$/;"	c	module:altmult_add
input_register_b0	sim/tb/altera_mf.v	/^    parameter input_register_b0 = "CLOCK0";$/;"	c	module:altmult_add
input_register_b1	sim/tb/altera_mf.v	/^    parameter input_register_b1 = "CLOCK0";$/;"	c	module:altmult_add
input_register_b2	sim/tb/altera_mf.v	/^    parameter input_register_b2 = "CLOCK0";$/;"	c	module:altmult_add
input_register_b3	sim/tb/altera_mf.v	/^    parameter input_register_b3 = "CLOCK0";$/;"	c	module:altmult_add
input_register_c0	sim/tb/altera_mf.v	/^    parameter input_register_c0	= "CLOCK0";$/;"	c	module:altmult_add
input_register_c1	sim/tb/altera_mf.v	/^   	parameter input_register_c1	= "CLOCK0";$/;"	c	module:altmult_add
input_register_c2	sim/tb/altera_mf.v	/^	parameter input_register_c2	= "CLOCK0";$/;"	c	module:altmult_add
input_register_c3	sim/tb/altera_mf.v	/^	parameter input_register_c3	= "CLOCK0";$/;"	c	module:altmult_add
input_source_a	sim/tb/altera_mf.v	/^    parameter input_source_a  = "DATAA";$/;"	c	module:altmult_accum
input_source_a0	sim/tb/altera_mf.v	/^    parameter input_source_a0   = "DATAA";$/;"	c	module:altmult_add
input_source_a1	sim/tb/altera_mf.v	/^    parameter input_source_a1   = "DATAA";$/;"	c	module:altmult_add
input_source_a2	sim/tb/altera_mf.v	/^    parameter input_source_a2   = "DATAA";$/;"	c	module:altmult_add
input_source_a3	sim/tb/altera_mf.v	/^    parameter input_source_a3   = "DATAA";$/;"	c	module:altmult_add
input_source_b	sim/tb/altera_mf.v	/^    parameter input_source_b  = "DATAB";$/;"	c	module:altmult_accum
input_source_b0	sim/tb/altera_mf.v	/^    parameter input_source_b0   = "DATAB";$/;"	c	module:altmult_add
input_source_b1	sim/tb/altera_mf.v	/^    parameter input_source_b1   = "DATAB";$/;"	c	module:altmult_add
input_source_b2	sim/tb/altera_mf.v	/^    parameter input_source_b2   = "DATAB";$/;"	c	module:altmult_add
input_source_b3	sim/tb/altera_mf.v	/^    parameter input_source_b3   = "DATAB";$/;"	c	module:altmult_add
instance_id	sim/tb/altera_mf.v	/^    parameter    instance_id    =    "UNUSED";$/;"	c	module:altsource_probe
int_bitslip_reg	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] int_bitslip_reg;$/;"	r	module:flexible_lvds_rx
int_extra_width	sim/tb/altera_mf.v	/^    parameter int_extra_width = ((multiplier_saturation == "NO") && (multiplier_rounding == "NO"/;"	c	module:altmult_accum
int_loop_iter	sim/tb/altera_mf.v	/^        integer int_loop_iter;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
int_loop_iter	sim/tb/altera_mf.v	/^        integer int_loop_iter;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
int_loop_iter	sim/tb/altera_mf.v	/^        integer int_loop_iter;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
int_loop_iter	sim/tb/altera_mf.v	/^        integer int_loop_iter;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
int_loop_iter	sim/tb/altera_mf.v	/^        integer int_loop_iter;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
int_mult_diff_bit	sim/tb/altera_mf.v	/^    parameter int_mult_diff_bit = (((multiplier01_saturation == "NO") && (multiplier23_saturatio/;"	c	module:altmult_add
int_mult_diff_bit_loopbk	sim/tb/altera_mf.v	/^    parameter int_mult_diff_bit_loopbk = (int_width_result > width_result)? (int_width_result - /;"	c	module:altmult_add
int_pll_kick_reset	sim/tb/altera_mf.v	/^    wire int_pll_kick_reset;$/;"	n	module:stratixiii_lvds_rx_channel
int_quot	sim/tb/altera_mf.v	/^        integer int_quot;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
int_quot	sim/tb/altera_mf.v	/^        integer int_quot;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
int_quot	sim/tb/altera_mf.v	/^        integer int_quot;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
int_quot	sim/tb/altera_mf.v	/^        integer int_quot;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
int_quot	sim/tb/altera_mf.v	/^        integer int_quot;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
int_width_a	sim/tb/altera_mf.v	/^    parameter int_width_a = ((multiplier_saturation == "NO") && (multiplier_rounding == "NO") &&/;"	c	module:altmult_accum
int_width_a	sim/tb/altera_mf.v	/^    parameter int_width_a = ((preadder_mode == "INPUT" || preadder_mode == "SQUARE" || preadder_/;"	c	module:altmult_add
int_width_b	sim/tb/altera_mf.v	/^    parameter int_width_b = ((multiplier_saturation == "NO") && (multiplier_rounding == "NO") &&/;"	c	module:altmult_accum
int_width_b	sim/tb/altera_mf.v	/^    parameter int_width_b = ((preadder_mode == "SQUARE" )?((width_a > width_b)? width_a + 1 : wi/;"	c	module:altmult_add
int_width_c	sim/tb/altera_mf.v	/^    parameter int_width_c = ((preadder_mode == "INPUT" )? width_c: 1);$/;"	c	module:altmult_add
int_width_extra_bit	sim/tb/altera_mf.v	/^    parameter int_width_extra_bit = (int_width_result - int_width_a - int_width_b > 0) ? int_wid/;"	c	module:altmult_accum
int_width_multiply_b	sim/tb/altera_mf.v	/^    parameter int_width_multiply_b = ((preadder_mode == "SIMPLE" || preadder_mode =="SQUARE")? i/;"	c	module:altmult_add
int_width_preadder	sim/tb/altera_mf.v	/^    parameter int_width_preadder = ((preadder_mode == "INPUT" || preadder_mode == "SQUARE" || pr/;"	c	module:altmult_add
int_width_result	sim/tb/altera_mf.v	/^    parameter int_width_result = (((multiplier01_saturation == "NO") && (multiplier23_saturation/;"	c	module:altmult_add
int_width_result	sim/tb/altera_mf.v	/^    parameter int_width_result = ((multiplier_saturation == "NO") && (multiplier_rounding == "NO/;"	c	module:altmult_accum
intended_device_family	sim/tb/altera_mf.v	/^    parameter    intended_device_family    =    "Cyclone";$/;"	c	module:altserial_flash_loader
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family             = "Stratix";$/;"	c	module:altsyncram
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family         = "Stratix";$/;"	c	module:altmult_accum
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family         = "Stratix";$/;"	c	module:altmult_add
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family  = "Stratix";$/;"	c	module:scfifo
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family = "Stratix";$/;"	c	module:alt3pram
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family = "Stratix";$/;"	c	module:altdpram
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family = "Stratix";$/;"	c	module:altlvds_rx
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family = "Stratix";$/;"	c	module:altlvds_tx
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family = "Stratix";$/;"	c	module:altshift_taps
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family = "Stratix";$/;"	c	module:dcfifo
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family = "Stratix";$/;"	c	module:dcfifo_async
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family = "Stratix";$/;"	c	module:dcfifo_low_latency
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family = "Stratix";$/;"	c	module:dcfifo_mixed_widths
intended_device_family	sim/tb/altera_mf.v	/^    parameter intended_device_family = "Stratix";$/;"	c	module:dcfifo_sync
intended_device_family	sim/tb/altera_mf.v	/^parameter   intended_device_family    = "Stratix" ;$/;"	c	module:altpll
intended_device_family	sim/tb/altera_mf.v	/^parameter intended_device_family = "Stratix";$/;"	c	module:altclklock
intended_device_family	sim/tb/altera_mf.v	/^parameter intended_device_family = "Stratix";$/;"	c	module:altddio_bidir
intended_device_family	sim/tb/altera_mf.v	/^parameter intended_device_family = "Stratix";$/;"	c	module:altddio_in
intended_device_family	sim/tb/altera_mf.v	/^parameter intended_device_family = "Stratix";$/;"	c	module:altddio_out
invalid_address	sim/tb/altera_mf.v	/^    reg invalid_address;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
invalid_channel_address	sim/tb/altera_mf.v	/^  wire invalid_channel_address, invalid_word_address;$/;"	n	module:alt_dfe
invalid_channel_address	sim/tb/altera_mf.v	/^  wire invalid_channel_address, invalid_word_address;$/;"	n	module:alt_eyemon
invalid_lock_cycles	sim/tb/altera_mf.v	/^parameter invalid_lock_cycles = 5;$/;"	c	module:altclklock
invalid_lock_multiplier	sim/tb/altera_mf.v	/^    parameter invalid_lock_multiplier              = 5;$/;"	c	module:MF_stratixii_pll
invalid_lock_multiplier	sim/tb/altera_mf.v	/^    parameter invalid_lock_multiplier = 5;$/;"	c	module:MF_stratix_pll
invalid_lock_multiplier	sim/tb/altera_mf.v	/^parameter   invalid_lock_multiplier   = 5;$/;"	c	module:altpll
invalid_lock_multiplier	sim/tb/altera_mf.v	/^parameter invalid_lock_multiplier = 5;$/;"	c	module:altclklock
invalid_word_address	sim/tb/altera_mf.v	/^  wire invalid_channel_address, invalid_word_address;$/;"	n	module:alt_dfe
invalid_word_address	sim/tb/altera_mf.v	/^  wire invalid_channel_address, invalid_word_address;$/;"	n	module:alt_eyemon
invert_clock	sim/tb/altera_mf.v	/^    parameter invert_clock = "FALSE";$/;"	c	module:stratix_tx_outclk
invert_clock	sim/tb/altera_mf.v	/^    parameter invert_clock = "FALSE";$/;"	c	module:stratixii_tx_outclk
invert_input_clocks	sim/tb/altera_mf.v	/^parameter invert_input_clocks = "OFF";$/;"	c	module:altddio_in
invert_output	sim/tb/altera_mf.v	/^parameter invert_output = "OFF";$/;"	c	module:altddio_bidir
invert_output	sim/tb/altera_mf.v	/^parameter invert_output = "OFF";$/;"	c	module:altddio_out
io	sim/tb/altera_mf.v	/^    inout io;$/;"	p	module:pll_iobuf
iobuf_io	sim/tb/altera_mf.v	/^wire iobuf_io;$/;"	n	module:altpll
iobuf_o	sim/tb/altera_mf.v	/^wire iobuf_o;$/;"	n	module:altpll
ir_get_length	sim/tb/altera_mf.v	/^                                    begin : ir_get_length$/;"	b	block:signal_gen.sim_model.execute.all_scans_loop
ir_in	sim/tb/altera_mf.v	/^    input    [SLD_IR_BITS-1:0]    ir_in;$/;"	p	module:sld_signaltap
ir_in	sim/tb/altera_mf.v	/^    input    [sld_ir_width-1:0]    ir_in;$/;"	p	module:altsource_probe
ir_in	sim/tb/altera_mf.v	/^    output    [sld_ir_width-1:0]    ir_in;$/;"	p	module:sld_virtual_jtag_basic
ir_in	sim/tb/altera_mf.v	/^    output [sld_ir_width - 1 : 0] ir_in; \/\/ paraller ir data from megafunction    $/;"	p	module:sld_virtual_jtag
ir_out	sim/tb/altera_mf.v	/^    input    [sld_ir_width-1:0]    ir_out;$/;"	p	module:sld_virtual_jtag_basic
ir_out	sim/tb/altera_mf.v	/^    input [sld_ir_width - 1 : 0] ir_out;\/\/ parallel ir data into megafunction$/;"	p	module:sld_virtual_jtag
ir_out	sim/tb/altera_mf.v	/^    output    [SLD_IR_BITS-1:0]    ir_out;$/;"	p	module:sld_signaltap
ir_out	sim/tb/altera_mf.v	/^    output    [sld_ir_width-1:0]    ir_out;$/;"	p	module:altsource_probe
ir_register_width	sim/tb/altera_mf.v	/^    parameter ir_register_width = 16;$/;"	c	module:jtag_tap_controller
ir_srl	sim/tb/altera_mf.v	/^    reg  [`SLD_NODE_IR_WIDTH_I - 1 : 0] ir_srl; \/\/ ir shift register$/;"	r	module:dummy_hub
ir_srl	sim/tb/altera_mf.v	/^    reg [ ir_register_width - 1 : 0] ir_srl;$/;"	r	module:jtag_tap_controller
ir_srl_hold	sim/tb/altera_mf.v	/^    reg  [`SLD_NODE_IR_WIDTH_I - 1 : 0] ir_srl_hold; \/\/hold register for ir shift register  $/;"	r	module:dummy_hub
ir_srl_hold	sim/tb/altera_mf.v	/^    reg [ ir_register_width - 1 : 0] ir_srl_hold;$/;"	r	module:jtag_tap_controller
ir_srl_tmp	sim/tb/altera_mf.v	/^    wire [ ir_register_width - 1 : 0] ir_srl_tmp;$/;"	n	module:jtag_tap_controller
ir_srl_tmp	sim/tb/altera_mf.v	/^    wire [`SLD_NODE_IR_WIDTH_I - 1 : 0] ir_srl_tmp; \/\/ ir shift register$/;"	n	module:dummy_hub
ir_usr0_loop1	sim/tb/altera_mf.v	/^                begin :ir_usr0_loop1          $/;"	b	block:signal_gen.jtag_ir_usr0.jtag_ir_usr0_tsk
ir_usr0_loop2	sim/tb/altera_mf.v	/^                begin :ir_usr0_loop2          $/;"	b	block:signal_gen.jtag_ir_usr0.jtag_ir_usr0_tsk
ir_usr0_loop3	sim/tb/altera_mf.v	/^                begin :ir_usr0_loop3$/;"	b	block:signal_gen.jtag_ir_usr0.jtag_ir_usr0_tsk
ir_usr1_loop1	sim/tb/altera_mf.v	/^                begin :ir_usr1_loop1          $/;"	b	block:signal_gen.jtag_ir_usr1.jtag_ir_usr1_tsk
ir_usr1_loop2	sim/tb/altera_mf.v	/^                begin :ir_usr1_loop2$/;"	b	block:signal_gen.jtag_ir_usr1.jtag_ir_usr1_tsk
ireg_chaddr_width	sim/tb/altera_mf.v	/^  parameter ireg_chaddr_width = channel_address_width,$/;"	c	module:alt_dfe
ireg_chaddr_width	sim/tb/altera_mf.v	/^  parameter ireg_chaddr_width = channel_address_width,$/;"	c	module:alt_eyemon
ireg_data_width	sim/tb/altera_mf.v	/^  parameter ireg_data_width   = 16,$/;"	c	module:alt_dfe
ireg_data_width	sim/tb/altera_mf.v	/^  parameter ireg_data_width   = 16,$/;"	c	module:alt_eyemon
ireg_wdaddr_width	sim/tb/altera_mf.v	/^  parameter ireg_wdaddr_width = 2, \/\/ width of 2 - only need to address 4 registers$/;"	c	module:alt_dfe
ireg_wdaddr_width	sim/tb/altera_mf.v	/^  parameter ireg_wdaddr_width = 2, \/\/ width of 2 - only need to address 4 registers$/;"	c	module:alt_eyemon
isDefault	.vscode/tasks.json	/^                "isDefault": true$/;"	b	object:tasks.0.group
is_arria10	sim/tb/altera_mf.v	/^    reg is_arria10;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIA10
is_arriagx	sim/tb/altera_mf.v	/^    reg is_arriagx;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIAGX
is_arriaiigx	sim/tb/altera_mf.v	/^    reg is_arriaiigx;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIAIIGX
is_arriaiigz	sim/tb/altera_mf.v	/^    reg is_arriaiigz;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIAIIGZ
is_arriav	sim/tb/altera_mf.v	/^    reg is_arriav;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIAV
is_arriavgz	sim/tb/altera_mf.v	/^    reg is_arriavgz;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_ARRIAVGZ
is_bidir_and_wrcontrol_addb_clk0	sim/tb/altera_mf.v	/^    parameter is_bidir_and_wrcontrol_addb_clk0 =    (((operation_mode == "BIDIR_DUAL_PORT") && (/;"	c	module:altsyncram
is_bidir_and_wrcontrol_addb_clk1	sim/tb/altera_mf.v	/^    parameter is_bidir_and_wrcontrol_addb_clk1 =    (((operation_mode == "BIDIR_DUAL_PORT") && (/;"	c	module:altsyncram
is_cyclone	sim/tb/altera_mf.v	/^    reg is_cyclone;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONE
is_cycloneii	sim/tb/altera_mf.v	/^    reg is_cycloneii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEII
is_cycloneii	sim/tb/altera_mf.v	/^    reg is_cycloneii;$/;"	r	module:altmult_accum
is_cycloneiii	sim/tb/altera_mf.v	/^    reg is_cycloneiii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEIII
is_cycloneiiils	sim/tb/altera_mf.v	/^    reg is_cycloneiiils;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEIIILS
is_cycloneive	sim/tb/altera_mf.v	/^    reg is_cycloneive;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEIVE
is_cycloneivgx	sim/tb/altera_mf.v	/^    reg is_cycloneivgx;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEIVGX
is_cyclonev	sim/tb/altera_mf.v	/^    reg is_cyclonev;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_CYCLONEV
is_fast_pll	sim/tb/altera_mf.v	/^    reg is_fast_pll;$/;"	r	module:MF_cycloneiii_pll
is_fast_pll	sim/tb/altera_mf.v	/^    reg is_fast_pll;$/;"	r	module:MF_cycloneiiigl_pll
is_fast_pll	sim/tb/altera_mf.v	/^    reg is_fast_pll;$/;"	r	module:MF_stratix_pll
is_fast_pll	sim/tb/altera_mf.v	/^    reg is_fast_pll;$/;"	r	module:MF_stratixii_pll
is_fast_pll	sim/tb/altera_mf.v	/^    reg is_fast_pll;$/;"	r	module:MF_stratixiii_pll
is_hardcopyii	sim/tb/altera_mf.v	/^    reg is_hardcopyii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_HARDCOPYII
is_hardcopyiii	sim/tb/altera_mf.v	/^    reg is_hardcopyiii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_HARDCOPYIII
is_hardcopyiv	sim/tb/altera_mf.v	/^    reg is_hardcopyiv;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_HARDCOPYIV
is_inverted_output_ddio	sim/tb/altera_mf.v	/^reg is_inverted_output_ddio;$/;"	r	module:altddio_in
is_inverted_output_ddio	sim/tb/altera_mf.v	/^reg is_inverted_output_ddio;$/;"	r	module:altddio_out
is_lutram	sim/tb/altera_mf.v	/^    parameter is_lutram = ((ram_block_type == "LUTRAM") || (ram_block_type == "MLAB"))? 1 : 0;$/;"	c	module:altdpram
is_lutram	sim/tb/altera_mf.v	/^    parameter is_lutram = ((ram_block_type == "LUTRAM") || (ram_block_type == "MLAB"))? 1 : 0;$/;"	c	module:altsyncram
is_max10fpga	sim/tb/altera_mf.v	/^    reg is_max10fpga;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_MAX10FPGA
is_maxii	sim/tb/altera_mf.v	/^    reg is_maxii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_MAXII
is_maxii	sim/tb/altera_mf.v	/^reg is_maxii;$/;"	r	module:altddio_in
is_maxii	sim/tb/altera_mf.v	/^reg is_maxii;$/;"	r	module:altddio_out
is_maxv	sim/tb/altera_mf.v	/^    reg is_maxv;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_MAXV
is_overflow	sim/tb/altera_mf.v	/^    reg is_overflow;$/;"	r	module:dcfifo_low_latency
is_rising_edge_write_ena	sim/tb/altera_mf.v	/^    reg is_rising_edge_write_ena;$/;"	r	module:altdpram
is_stratix	sim/tb/altera_mf.v	/^    reg is_stratix;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIX
is_stratix	sim/tb/altera_mf.v	/^reg is_stratix;$/;"	r	module:altddio_in
is_stratix	sim/tb/altera_mf.v	/^reg is_stratix;$/;"	r	module:altddio_out
is_stratixgx	sim/tb/altera_mf.v	/^    reg is_stratixgx;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXGX
is_stratixii	sim/tb/altera_mf.v	/^    reg is_stratixii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXII
is_stratixii	sim/tb/altera_mf.v	/^    reg is_stratixii;$/;"	r	module:altmult_accum
is_stratixiigx	sim/tb/altera_mf.v	/^    reg is_stratixiigx;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXIIGX
is_stratixiii	sim/tb/altera_mf.v	/^    reg is_stratixiii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXIII
is_stratixiii	sim/tb/altera_mf.v	/^    reg is_stratixiii;$/;"	r	module:altmult_accum
is_stratixiii	sim/tb/altera_mf.v	/^reg is_stratixiii;$/;"	r	module:altddio_in
is_stratixiii	sim/tb/altera_mf.v	/^reg is_stratixiii;$/;"	r	module:altddio_out
is_stratixiv	sim/tb/altera_mf.v	/^    reg is_stratixiv;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXIV
is_stratixv	sim/tb/altera_mf.v	/^    reg is_stratixv;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_FAMILY_STRATIXV
is_stratixv	sim/tb/altera_mf.v	/^    reg is_stratixv;$/;"	r	module:altmult_accum
is_stxiii_style_ram	sim/tb/altera_mf.v	/^    reg is_stxiii_style_ram;$/;"	r	module:altdpram
is_stxv_style_ram	sim/tb/altera_mf.v	/^    reg is_stxv_style_ram;$/;"	r	module:altdpram
is_underflow	sim/tb/altera_mf.v	/^    reg is_underflow;$/;"	r	module:dcfifo_low_latency
is_valid	sim/tb/altera_mf.v	/^    reg is_valid;$/;"	r	function:ALTERA_DEVICE_FAMILIES.IS_VALID_FAMILY
is_word_address_format	sim/tb/altera_mf.v	/^    reg is_word_address_format;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
is_write_at_low_clock	sim/tb/altera_mf.v	/^    reg is_write_at_low_clock;$/;"	r	module:altdpram
is_write_on_positive_edge	sim/tb/altera_mf.v	/^   parameter is_write_on_positive_edge = (((ram_block_type == "M-RAM") || (ram_block_type == "ME/;"	c	module:altsyncram
iter_byteena	sim/tb/altera_mf.v	/^    integer iter_byteena;$/;"	r	module:altdpram
ivalue	sim/tb/altera_mf.v	/^        integer m, ivalue;$/;"	r	function:dcfifo_low_latency.str_to_int
j	sim/tb/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
j	sim/tb/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
j	sim/tb/altera_mf.v	/^    integer j;        \/\/ for loop index$/;"	r	module:altshift_taps
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:MF_cycloneiii_pll
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:MF_cycloneiiigl_pll
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:MF_stratix_pll
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:MF_stratixii_pll
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:MF_stratixiii_pll
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:altlvds_rx
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:altmult_add
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:altsyncram
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:dcfifo_async
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:flexible_lvds_rx
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:stratixgx_dpa_lvds_rx
j	sim/tb/altera_mf.v	/^    integer j;$/;"	r	module:stratixiii_lvds_rx_channel
j1	sim/tb/altera_mf.v	/^    integer j1;$/;"	r	module:altlvds_rx
j1	sim/tb/altera_mf.v	/^    integer j1;$/;"	r	module:stratixgx_dpa_lvds_rx
j2	sim/tb/altera_mf.v	/^    integer j2;$/;"	r	module:altsyncram
j2	sim/tb/altera_mf.v	/^    integer j2;$/;"	r	module:stratixgx_dpa_lvds_rx
j2	sim/tb/altera_mf.v	/^    integer j2;$/;"	r	module:stratixii_lvds_rx
j2_plus_i5	sim/tb/altera_mf.v	/^    integer j2_plus_i5;$/;"	r	module:altsyncram
j2_plus_i5_div_a	sim/tb/altera_mf.v	/^    integer j2_plus_i5_div_a;$/;"	r	module:altsyncram
j3	sim/tb/altera_mf.v	/^    integer j3;$/;"	r	module:altsyncram
j3	sim/tb/altera_mf.v	/^    integer j3;$/;"	r	module:stratixgx_dpa_lvds_rx
j3_plus_i5	sim/tb/altera_mf.v	/^    integer j3_plus_i5;$/;"	r	module:altsyncram
j3_plus_i5_div_a	sim/tb/altera_mf.v	/^    integer j3_plus_i5_div_a;$/;"	r	module:altsyncram
j3_plus_i5_div_b	sim/tb/altera_mf.v	/^    integer j3_plus_i5_div_b;$/;"	r	module:altsyncram
j_plus_i2	sim/tb/altera_mf.v	/^    integer j_plus_i2;$/;"	r	module:altsyncram
j_plus_i2_div_a	sim/tb/altera_mf.v	/^    integer j_plus_i2_div_a;$/;"	r	module:altsyncram
jtag_ir_usr0	sim/tb/altera_mf.v	/^    task jtag_ir_usr0;$/;"	t	module:signal_gen
jtag_ir_usr0_tsk	sim/tb/altera_mf.v	/^        begin : jtag_ir_usr0_tsk$/;"	b	task:signal_gen.jtag_ir_usr0
jtag_ir_usr1	sim/tb/altera_mf.v	/^    task jtag_ir_usr1;$/;"	t	module:signal_gen
jtag_ir_usr1_tsk	sim/tb/altera_mf.v	/^        begin : jtag_ir_usr1_tsk$/;"	b	task:signal_gen.jtag_ir_usr1
jtag_reset_i	sim/tb/altera_mf.v	/^    reg       jtag_reset_i;$/;"	r	module:jtag_tap_controller
jtag_state_cdr	sim/tb/altera_mf.v	/^    input    jtag_state_cdr;$/;"	p	module:altsource_probe
jtag_state_cdr	sim/tb/altera_mf.v	/^    input    jtag_state_cdr;$/;"	p	module:sld_signaltap
jtag_state_cdr	sim/tb/altera_mf.v	/^    input   jtag_state_cdr; \/\/ cdr state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_cdr	sim/tb/altera_mf.v	/^    output    jtag_state_cdr;   \/\/ capture dr state$/;"	p	module:jtag_tap_controller
jtag_state_cdr	sim/tb/altera_mf.v	/^    output    jtag_state_cdr;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_cdr	sim/tb/altera_mf.v	/^    output   jtag_state_cdr;    \/\/ capture DR state$/;"	p	module:sld_virtual_jtag
jtag_state_cdr	sim/tb/altera_mf.v	/^    reg   jtag_state_cdr;   \/\/ capture dr state$/;"	r	module:jtag_tap_controller
jtag_state_cdr_i	sim/tb/altera_mf.v	/^    wire   jtag_state_cdr_i;$/;"	n	module:sld_virtual_jtag
jtag_state_cir	sim/tb/altera_mf.v	/^    input    jtag_state_cir;$/;"	p	module:altsource_probe
jtag_state_cir	sim/tb/altera_mf.v	/^    input   jtag_state_cir; \/\/ cir state signals from tap controller$/;"	p	module:dummy_hub
jtag_state_cir	sim/tb/altera_mf.v	/^    output    jtag_state_cir;   \/\/ capture ir state$/;"	p	module:jtag_tap_controller
jtag_state_cir	sim/tb/altera_mf.v	/^    output    jtag_state_cir;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_cir	sim/tb/altera_mf.v	/^    output   jtag_state_cir;    \/\/ capture IR state$/;"	p	module:sld_virtual_jtag
jtag_state_cir	sim/tb/altera_mf.v	/^    reg   jtag_state_cir;   \/\/ capture ir state$/;"	r	module:jtag_tap_controller
jtag_state_cir_i	sim/tb/altera_mf.v	/^    wire   jtag_state_cir_i;$/;"	n	module:sld_virtual_jtag
jtag_state_drs	sim/tb/altera_mf.v	/^    input   jtag_state_drs; \/\/ drs state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_drs	sim/tb/altera_mf.v	/^    output    jtag_state_drs;   \/\/ select dr scan state    $/;"	p	module:jtag_tap_controller
jtag_state_drs	sim/tb/altera_mf.v	/^    reg   jtag_state_drs;   \/\/ select dr scan state    $/;"	r	module:jtag_tap_controller
jtag_state_drs_i	sim/tb/altera_mf.v	/^    wire   jtag_state_drs_i;$/;"	n	module:sld_virtual_jtag
jtag_state_e1dr	sim/tb/altera_mf.v	/^    input    jtag_state_e1dr;$/;"	p	module:altsource_probe
jtag_state_e1dr	sim/tb/altera_mf.v	/^    input    jtag_state_e1dr;$/;"	p	module:sld_signaltap
jtag_state_e1dr	sim/tb/altera_mf.v	/^    input   jtag_state_e1dr;\/\/ e1dr state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_e1dr	sim/tb/altera_mf.v	/^    output    jtag_state_e1dr;  \/\/ exit1 dr state$/;"	p	module:jtag_tap_controller
jtag_state_e1dr	sim/tb/altera_mf.v	/^    output    jtag_state_e1dr;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_e1dr	sim/tb/altera_mf.v	/^    output   jtag_state_e1dr;   \/\/ exit 1 dr state$/;"	p	module:sld_virtual_jtag
jtag_state_e1dr	sim/tb/altera_mf.v	/^    reg   jtag_state_e1dr;  \/\/ exit1 dr state$/;"	r	module:jtag_tap_controller
jtag_state_e1dr_i	sim/tb/altera_mf.v	/^    wire   jtag_state_e1dr_i;$/;"	n	module:sld_virtual_jtag
jtag_state_e1ir	sim/tb/altera_mf.v	/^    input   jtag_state_e1ir;\/\/ e1ir state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_e1ir	sim/tb/altera_mf.v	/^    output    jtag_state_e1ir;  \/\/ exit1 ir state$/;"	p	module:jtag_tap_controller
jtag_state_e1ir	sim/tb/altera_mf.v	/^    output    jtag_state_e1ir;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_e1ir	sim/tb/altera_mf.v	/^    output   jtag_state_e1ir;   \/\/ exit 1 IR state$/;"	p	module:sld_virtual_jtag
jtag_state_e1ir	sim/tb/altera_mf.v	/^    reg   jtag_state_e1ir;  \/\/ exit1 ir state$/;"	r	module:jtag_tap_controller
jtag_state_e1ir_i	sim/tb/altera_mf.v	/^    wire   jtag_state_e1ir_i;$/;"	n	module:sld_virtual_jtag
jtag_state_e2dr	sim/tb/altera_mf.v	/^    input   jtag_state_e2dr;\/\/ esdr state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_e2dr	sim/tb/altera_mf.v	/^    output    jtag_state_e2dr;  \/\/ exit2 dr state $/;"	p	module:jtag_tap_controller
jtag_state_e2dr	sim/tb/altera_mf.v	/^    output    jtag_state_e2dr;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_e2dr	sim/tb/altera_mf.v	/^    output   jtag_state_e2dr;   \/\/ exit 2 dr state$/;"	p	module:sld_virtual_jtag
jtag_state_e2dr	sim/tb/altera_mf.v	/^    reg   jtag_state_e2dr;  \/\/ exit2 dr state $/;"	r	module:jtag_tap_controller
jtag_state_e2dr_i	sim/tb/altera_mf.v	/^    wire   jtag_state_e2dr_i;$/;"	n	module:sld_virtual_jtag
jtag_state_e2ir	sim/tb/altera_mf.v	/^    input   jtag_state_e2ir;\/\/ e2ir state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_e2ir	sim/tb/altera_mf.v	/^    output    jtag_state_e2ir;  \/\/ exit2 ir state    $/;"	p	module:jtag_tap_controller
jtag_state_e2ir	sim/tb/altera_mf.v	/^    output    jtag_state_e2ir;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_e2ir	sim/tb/altera_mf.v	/^    output   jtag_state_e2ir;   \/\/ exit 2 IR state $/;"	p	module:sld_virtual_jtag
jtag_state_e2ir	sim/tb/altera_mf.v	/^    reg   jtag_state_e2ir;  \/\/ exit2 ir state    $/;"	r	module:jtag_tap_controller
jtag_state_e2ir_i	sim/tb/altera_mf.v	/^    wire   jtag_state_e2ir_i;$/;"	n	module:sld_virtual_jtag
jtag_state_irs	sim/tb/altera_mf.v	/^    input   jtag_state_irs; \/\/ irs state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_irs	sim/tb/altera_mf.v	/^    output    jtag_state_irs;   \/\/ select ir scan state$/;"	p	module:jtag_tap_controller
jtag_state_irs	sim/tb/altera_mf.v	/^    reg   jtag_state_irs;   \/\/ select ir scan state$/;"	r	module:jtag_tap_controller
jtag_state_irs_i	sim/tb/altera_mf.v	/^    wire   jtag_state_irs_i;$/;"	n	module:sld_virtual_jtag
jtag_state_pdr	sim/tb/altera_mf.v	/^    input   jtag_state_pdr; \/\/ pdr state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_pdr	sim/tb/altera_mf.v	/^    output    jtag_state_pdr;   \/\/ pause dr state$/;"	p	module:jtag_tap_controller
jtag_state_pdr	sim/tb/altera_mf.v	/^    output    jtag_state_pdr;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_pdr	sim/tb/altera_mf.v	/^    output   jtag_state_pdr;    \/\/ pause dr state $/;"	p	module:sld_virtual_jtag
jtag_state_pdr	sim/tb/altera_mf.v	/^    reg   jtag_state_pdr;   \/\/ pause dr state$/;"	r	module:jtag_tap_controller
jtag_state_pdr_i	sim/tb/altera_mf.v	/^    wire   jtag_state_pdr_i;$/;"	n	module:sld_virtual_jtag
jtag_state_pir	sim/tb/altera_mf.v	/^    input   jtag_state_pir; \/\/ pir state signals from tap controller$/;"	p	module:dummy_hub
jtag_state_pir	sim/tb/altera_mf.v	/^    output    jtag_state_pir;   \/\/ pause ir state$/;"	p	module:jtag_tap_controller
jtag_state_pir	sim/tb/altera_mf.v	/^    output    jtag_state_pir;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_pir	sim/tb/altera_mf.v	/^    output   jtag_state_pir;    \/\/ pause IR state$/;"	p	module:sld_virtual_jtag
jtag_state_pir	sim/tb/altera_mf.v	/^    reg   jtag_state_pir;   \/\/ pause ir state$/;"	r	module:jtag_tap_controller
jtag_state_pir_i	sim/tb/altera_mf.v	/^    wire   jtag_state_pir_i;$/;"	n	module:sld_virtual_jtag
jtag_state_rti	sim/tb/altera_mf.v	/^    input   jtag_state_rti; \/\/ rti state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_rti	sim/tb/altera_mf.v	/^    output    jtag_state_rti;   \/\/ rti state$/;"	p	module:jtag_tap_controller
jtag_state_rti	sim/tb/altera_mf.v	/^    output    jtag_state_rti;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_rti	sim/tb/altera_mf.v	/^    output   jtag_state_rti;    \/\/ Run, Test, Idle state $/;"	p	module:sld_virtual_jtag
jtag_state_rti	sim/tb/altera_mf.v	/^    reg   jtag_state_rti;   \/\/ rti state$/;"	r	module:jtag_tap_controller
jtag_state_rti_i	sim/tb/altera_mf.v	/^    wire   jtag_state_rti_i;$/;"	n	module:sld_virtual_jtag
jtag_state_sdr	sim/tb/altera_mf.v	/^    input    jtag_state_sdr;$/;"	p	module:altsource_probe
jtag_state_sdr	sim/tb/altera_mf.v	/^    input    jtag_state_sdr;$/;"	p	module:sld_signaltap
jtag_state_sdr	sim/tb/altera_mf.v	/^    input   jtag_state_sdr; \/\/ sdr state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_sdr	sim/tb/altera_mf.v	/^    output    jtag_state_sdr;   \/\/ shift dr state    $/;"	p	module:jtag_tap_controller
jtag_state_sdr	sim/tb/altera_mf.v	/^    output    jtag_state_sdr;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_sdr	sim/tb/altera_mf.v	/^    output   jtag_state_sdr;    \/\/ Shift DR state $/;"	p	module:sld_virtual_jtag
jtag_state_sdr	sim/tb/altera_mf.v	/^    reg   jtag_state_sdr;   \/\/ shift dr state    $/;"	r	module:jtag_tap_controller
jtag_state_sdr_i	sim/tb/altera_mf.v	/^    wire   jtag_state_sdr_i;$/;"	n	module:sld_virtual_jtag
jtag_state_sdrs	sim/tb/altera_mf.v	/^    output    jtag_state_sdrs;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_sdrs	sim/tb/altera_mf.v	/^    output   jtag_state_sdrs;   \/\/ Select DR scan state$/;"	p	module:sld_virtual_jtag
jtag_state_sir	sim/tb/altera_mf.v	/^    input   jtag_state_sir; \/\/ sir state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_sir	sim/tb/altera_mf.v	/^    output    jtag_state_sir;   \/\/ shift ir state$/;"	p	module:jtag_tap_controller
jtag_state_sir	sim/tb/altera_mf.v	/^    output    jtag_state_sir;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_sir	sim/tb/altera_mf.v	/^    output   jtag_state_sir;    \/\/ shift IR state $/;"	p	module:sld_virtual_jtag
jtag_state_sir	sim/tb/altera_mf.v	/^    reg   jtag_state_sir;   \/\/ shift ir state$/;"	r	module:jtag_tap_controller
jtag_state_sir_i	sim/tb/altera_mf.v	/^    wire   jtag_state_sir_i;$/;"	n	module:sld_virtual_jtag
jtag_state_sirs	sim/tb/altera_mf.v	/^    output    jtag_state_sirs;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_sirs	sim/tb/altera_mf.v	/^    output   jtag_state_sirs;   \/\/ Select IR scan state$/;"	p	module:sld_virtual_jtag
jtag_state_tlr	sim/tb/altera_mf.v	/^    input    jtag_state_tlr;$/;"	p	module:altsource_probe
jtag_state_tlr	sim/tb/altera_mf.v	/^    input   jtag_state_tlr; \/\/ tlr state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_tlr	sim/tb/altera_mf.v	/^    output    jtag_state_tlr;   \/\/ tlr state$/;"	p	module:jtag_tap_controller
jtag_state_tlr	sim/tb/altera_mf.v	/^    output    jtag_state_tlr;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_tlr	sim/tb/altera_mf.v	/^    output   jtag_state_tlr;    \/\/ Test, Logic, Reset state$/;"	p	module:sld_virtual_jtag
jtag_state_tlr	sim/tb/altera_mf.v	/^    reg   jtag_state_tlr;   \/\/ tlr state$/;"	r	module:jtag_tap_controller
jtag_state_tlr_i	sim/tb/altera_mf.v	/^    wire   jtag_state_tlr_i;$/;"	n	module:sld_virtual_jtag
jtag_state_udr	sim/tb/altera_mf.v	/^    input    jtag_state_udr;$/;"	p	module:altsource_probe
jtag_state_udr	sim/tb/altera_mf.v	/^    input    jtag_state_udr;$/;"	p	module:sld_signaltap
jtag_state_udr	sim/tb/altera_mf.v	/^    input   jtag_state_udr; \/\/ udr state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_udr	sim/tb/altera_mf.v	/^    output    jtag_state_udr;   \/\/ update dr state$/;"	p	module:jtag_tap_controller
jtag_state_udr	sim/tb/altera_mf.v	/^    output    jtag_state_udr;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_udr	sim/tb/altera_mf.v	/^    output   jtag_state_udr;    \/\/ update dr state $/;"	p	module:sld_virtual_jtag
jtag_state_udr	sim/tb/altera_mf.v	/^    reg   jtag_state_udr;   \/\/ update dr state$/;"	r	module:jtag_tap_controller
jtag_state_udr_i	sim/tb/altera_mf.v	/^    wire   jtag_state_udr_i;$/;"	n	module:sld_virtual_jtag
jtag_state_uir	sim/tb/altera_mf.v	/^    input    jtag_state_uir;$/;"	p	module:altsource_probe
jtag_state_uir	sim/tb/altera_mf.v	/^    input    jtag_state_uir;$/;"	p	module:sld_signaltap
jtag_state_uir	sim/tb/altera_mf.v	/^    input   jtag_state_uir; \/\/ uir state signal from tap controller$/;"	p	module:dummy_hub
jtag_state_uir	sim/tb/altera_mf.v	/^    output    jtag_state_uir;   \/\/ update ir state$/;"	p	module:jtag_tap_controller
jtag_state_uir	sim/tb/altera_mf.v	/^    output    jtag_state_uir;$/;"	p	module:sld_virtual_jtag_basic
jtag_state_uir	sim/tb/altera_mf.v	/^    output   jtag_state_uir;    \/\/ update IR state$/;"	p	module:sld_virtual_jtag
jtag_state_uir	sim/tb/altera_mf.v	/^    reg   jtag_state_uir;   \/\/ update ir state$/;"	r	module:jtag_tap_controller
jtag_state_uir_i	sim/tb/altera_mf.v	/^    wire   jtag_state_uir_i;$/;"	n	module:sld_virtual_jtag
jtag_tap_controller	sim/tb/altera_mf.v	/^module jtag_tap_controller (tck,tms,tdi,jtag_tdo,tdo,jtag_tck,jtag_tms,jtag_tdi,$/;"	m
jtag_tck	sim/tb/altera_mf.v	/^    input   jtag_tck;       \/\/ tck signal from tap controller$/;"	p	module:dummy_hub
jtag_tck	sim/tb/altera_mf.v	/^    output    jtag_tck;  \/\/ tck signal from jtag$/;"	p	module:jtag_tap_controller
jtag_tck_i	sim/tb/altera_mf.v	/^    wire   jtag_tck_i;$/;"	n	module:sld_virtual_jtag
jtag_tdi	sim/tb/altera_mf.v	/^    input   jtag_tdi;       \/\/ tdi signal from tap controller$/;"	p	module:dummy_hub
jtag_tdi	sim/tb/altera_mf.v	/^    output    jtag_tdi;  \/\/ tdi signal from jtag$/;"	p	module:jtag_tap_controller
jtag_tdi_i	sim/tb/altera_mf.v	/^    wire   jtag_tdi_i;$/;"	n	module:sld_virtual_jtag
jtag_tdo	sim/tb/altera_mf.v	/^    input     jtag_tdo; \/\/ tdo signal from hub$/;"	p	module:jtag_tap_controller
jtag_tdo	sim/tb/altera_mf.v	/^    output   jtag_tdo;             \/\/ tdo signal to tap controller$/;"	p	module:dummy_hub
jtag_tdo_i	sim/tb/altera_mf.v	/^    wire   jtag_tdo_i;$/;"	n	module:sld_virtual_jtag
jtag_tdo_reg	sim/tb/altera_mf.v	/^    reg   jtag_tdo_reg;  \/\/ register for jtag_tdo$/;"	r	module:dummy_hub
jtag_tms	sim/tb/altera_mf.v	/^    input   jtag_tms;       \/\/ tms signal from tap controller$/;"	p	module:dummy_hub
jtag_tms	sim/tb/altera_mf.v	/^    output    jtag_tms;  \/\/ tms signal from jtag$/;"	p	module:jtag_tap_controller
jtag_tms_i	sim/tb/altera_mf.v	/^    wire   jtag_tms_i;$/;"	n	module:sld_virtual_jtag
jtag_usr1	sim/tb/altera_mf.v	/^    input     jtag_usr1;$/;"	p	module:signal_gen
jtag_usr1	sim/tb/altera_mf.v	/^    input   jtag_usr1;      \/\/ usr1 signal from tap controller$/;"	p	module:dummy_hub
jtag_usr1	sim/tb/altera_mf.v	/^    output    jtag_usr1;        \/\/ jtag has usr1 instruction$/;"	p	module:jtag_tap_controller
jtag_usr1_i	sim/tb/altera_mf.v	/^    wire   jtag_usr1_i;$/;"	n	module:sld_virtual_jtag
jtag_usr1_reg	sim/tb/altera_mf.v	/^    reg       jtag_usr1_reg;$/;"	r	module:jtag_tap_controller
k	sim/tb/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
k	sim/tb/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
k	sim/tb/altera_mf.v	/^    integer k;        \/\/ for loop index$/;"	r	module:altshift_taps
k	sim/tb/altera_mf.v	/^    integer k;$/;"	r	module:MF_cycloneiii_pll
k	sim/tb/altera_mf.v	/^    integer k;$/;"	r	module:MF_cycloneiiigl_pll
k	sim/tb/altera_mf.v	/^    integer k;$/;"	r	module:MF_stratix_pll
k	sim/tb/altera_mf.v	/^    integer k;$/;"	r	module:MF_stratixii_pll
k	sim/tb/altera_mf.v	/^    integer k;$/;"	r	module:MF_stratixiii_pll
k	sim/tb/altera_mf.v	/^    integer k;$/;"	r	module:altsyncram
k	sim/tb/altera_mf.v	/^    integer k;$/;"	r	module:dcfifo_async
k	sim/tb/altera_mf.v	/^    integer k;$/;"	r	module:stratixgx_dpa_lvds_rx
k2	sim/tb/altera_mf.v	/^    integer k2;$/;"	r	module:altsyncram
k3	sim/tb/altera_mf.v	/^    integer k3;$/;"	r	module:altsyncram
k4	sim/tb/altera_mf.v	/^    integer k4;$/;"	r	module:altsyncram
kick_delay_oc	sim/tb/altera_mf.v	/^	parameter kick_delay_oc		= 5'd18;$/;"	c	module:alt_cal_mm
kick_pause	sim/tb/altera_mf.v	/^	parameter kick_pause 		= 5'd17;$/;"	c	module:alt_cal_mm
kick_start_rd	sim/tb/altera_mf.v	/^	parameter kick_start_rd 	= 5'd13;$/;"	c	module:alt_cal_mm
kick_start_wr	sim/tb/altera_mf.v	/^	parameter kick_start_wr 	= 5'd16;$/;"	c	module:alt_cal_mm
kind	.vscode/tasks.json	/^                "kind": "build",$/;"	s	object:tasks.0.group
l0_clk	sim/tb/altera_mf.v	/^    wire l0_clk;$/;"	n	module:MF_stratix_pll
l0_count	sim/tb/altera_mf.v	/^    integer l0_count;$/;"	r	module:MF_stratix_pll
l0_got_first_rising_edge	sim/tb/altera_mf.v	/^    reg l0_got_first_rising_edge;$/;"	r	module:MF_stratix_pll
l0_high	sim/tb/altera_mf.v	/^    parameter l0_high = 1;$/;"	c	module:MF_stratix_pll
l0_high	sim/tb/altera_mf.v	/^parameter   l0_high             = 1;$/;"	c	module:altpll
l0_high_val	sim/tb/altera_mf.v	/^    reg [31:0] l0_high_val;$/;"	r	module:MF_stratix_pll
l0_initial	sim/tb/altera_mf.v	/^    parameter l0_initial = 1;$/;"	c	module:MF_stratix_pll
l0_initial	sim/tb/altera_mf.v	/^parameter   l0_initial          = 1;$/;"	c	module:altpll
l0_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] l0_initial_val;$/;"	r	module:MF_stratix_pll
l0_low	sim/tb/altera_mf.v	/^    parameter l0_low = 1;$/;"	c	module:MF_stratix_pll
l0_low	sim/tb/altera_mf.v	/^parameter   l0_low              = 1;$/;"	c	module:altpll
l0_low_val	sim/tb/altera_mf.v	/^    reg [31:0] l0_low_val;$/;"	r	module:MF_stratix_pll
l0_mode	sim/tb/altera_mf.v	/^    parameter l0_mode = "bypass";$/;"	c	module:MF_stratix_pll
l0_mode	sim/tb/altera_mf.v	/^parameter   l0_mode             = "bypass";$/;"	c	module:altpll
l0_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] l0_mode_val;$/;"	r	module:MF_stratix_pll
l0_ph	sim/tb/altera_mf.v	/^    parameter l0_ph = 0;$/;"	c	module:MF_stratix_pll
l0_ph	sim/tb/altera_mf.v	/^parameter   l0_ph               = 0;$/;"	c	module:altpll
l0_time_delay	sim/tb/altera_mf.v	/^    parameter l0_time_delay = 0;$/;"	c	module:MF_stratix_pll
l0_time_delay	sim/tb/altera_mf.v	/^parameter   l0_time_delay       = 0;$/;"	c	module:altpll
l0_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] l0_time_delay_val;$/;"	r	module:MF_stratix_pll
l0_tmp	sim/tb/altera_mf.v	/^    reg l0_tmp;$/;"	r	module:MF_stratix_pll
l1_clk	sim/tb/altera_mf.v	/^    wire l1_clk;$/;"	n	module:MF_stratix_pll
l1_count	sim/tb/altera_mf.v	/^    integer l1_count;$/;"	r	module:MF_stratix_pll
l1_got_first_rising_edge	sim/tb/altera_mf.v	/^    reg l1_got_first_rising_edge;$/;"	r	module:MF_stratix_pll
l1_high	sim/tb/altera_mf.v	/^    parameter l1_high = 1;$/;"	c	module:MF_stratix_pll
l1_high	sim/tb/altera_mf.v	/^parameter   l1_high             = 1;$/;"	c	module:altpll
l1_high_val	sim/tb/altera_mf.v	/^    reg [31:0] l1_high_val;$/;"	r	module:MF_stratix_pll
l1_initial	sim/tb/altera_mf.v	/^    parameter l1_initial = 1;$/;"	c	module:MF_stratix_pll
l1_initial	sim/tb/altera_mf.v	/^parameter   l1_initial          = 1;$/;"	c	module:altpll
l1_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] l1_initial_val;$/;"	r	module:MF_stratix_pll
l1_low	sim/tb/altera_mf.v	/^    parameter l1_low = 1;$/;"	c	module:MF_stratix_pll
l1_low	sim/tb/altera_mf.v	/^parameter   l1_low              = 1;$/;"	c	module:altpll
l1_low_val	sim/tb/altera_mf.v	/^    reg [31:0] l1_low_val;$/;"	r	module:MF_stratix_pll
l1_mode	sim/tb/altera_mf.v	/^    parameter l1_mode = "bypass";$/;"	c	module:MF_stratix_pll
l1_mode	sim/tb/altera_mf.v	/^parameter   l1_mode             = "bypass";$/;"	c	module:altpll
l1_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] l1_mode_val;$/;"	r	module:MF_stratix_pll
l1_ph	sim/tb/altera_mf.v	/^    parameter l1_ph = 0;$/;"	c	module:MF_stratix_pll
l1_ph	sim/tb/altera_mf.v	/^parameter   l1_ph               = 0;$/;"	c	module:altpll
l1_time_delay	sim/tb/altera_mf.v	/^    parameter l1_time_delay = 0;$/;"	c	module:MF_stratix_pll
l1_time_delay	sim/tb/altera_mf.v	/^parameter   l1_time_delay       = 0;$/;"	c	module:altpll
l1_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] l1_time_delay_val;$/;"	r	module:MF_stratix_pll
l1_tmp	sim/tb/altera_mf.v	/^    reg l1_tmp;$/;"	r	module:MF_stratix_pll
l_bandwidth_type	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_bandwidth_type;$/;"	r	module:MF_cycloneiiigl_pll
l_bandwidth_type	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_bandwidth_type;$/;"	r	module:MF_cycloneiii_pll
l_bandwidth_type	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_bandwidth_type;$/;"	r	module:MF_stratixiii_pll
l_bandwidth_type	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_bandwidth_type;$/;"	r	module:MF_stratixii_pll
l_bandwidth_type	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_bandwidth_type;$/;"	r	module:MF_stratix_pll
l_compensate_clock	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_compensate_clock;$/;"	r	module:MF_cycloneiiigl_pll
l_compensate_clock	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_compensate_clock;$/;"	r	module:MF_cycloneiii_pll
l_compensate_clock	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_compensate_clock;$/;"	r	module:MF_stratixiii_pll
l_compensate_clock	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_compensate_clock;$/;"	r	module:MF_stratixii_pll
l_compensate_clock	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_compensate_clock;$/;"	r	module:MF_stratix_pll
l_enable0_counter	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_enable0_counter;$/;"	r	module:MF_stratixii_pll
l_enable0_counter	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_enable0_counter;$/;"	r	module:MF_stratix_pll
l_enable1_counter	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_enable1_counter;$/;"	r	module:MF_stratixii_pll
l_enable1_counter	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_enable1_counter;$/;"	r	module:MF_stratix_pll
l_enable_switch_over_counter	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_enable_switch_over_counter;$/;"	r	module:MF_cycloneiiigl_pll
l_enable_switch_over_counter	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_enable_switch_over_counter;$/;"	r	module:MF_cycloneiii_pll
l_enable_switch_over_counter	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_enable_switch_over_counter;$/;"	r	module:MF_stratixiii_pll
l_enable_switch_over_counter	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_enable_switch_over_counter;$/;"	r	module:MF_stratixii_pll
l_enable_switch_over_counter	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_enable_switch_over_counter;$/;"	r	module:MF_stratix_pll
l_feedback_source	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_feedback_source;$/;"	r	module:MF_stratixii_pll
l_feedback_source	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_feedback_source;$/;"	r	module:MF_stratix_pll
l_ff	sim/tb/altera_mf.v	/^    integer l_ff;$/;"	r	module:flexible_lvds_tx
l_gate_lock_signal	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_gate_lock_signal;$/;"	r	module:MF_stratixii_pll
l_gate_lock_signal	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_gate_lock_signal;$/;"	r	module:MF_stratix_pll
l_index	sim/tb/altera_mf.v	/^    integer l_index;$/;"	r	module:MF_cycloneiii_pll
l_index	sim/tb/altera_mf.v	/^    integer l_index;$/;"	r	module:MF_cycloneiiigl_pll
l_index	sim/tb/altera_mf.v	/^    integer l_index;$/;"	r	module:MF_stratix_pll
l_index	sim/tb/altera_mf.v	/^    integer l_index;$/;"	r	module:MF_stratixii_pll
l_index	sim/tb/altera_mf.v	/^    integer l_index;$/;"	r	module:MF_stratixiii_pll
l_int_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] l_int_reg;$/;"	r	module:flexible_lvds_rx
l_operation_mode	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_operation_mode;$/;"	r	module:MF_cycloneiiigl_pll
l_operation_mode	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_operation_mode;$/;"	r	module:MF_cycloneiii_pll
l_operation_mode	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_operation_mode;$/;"	r	module:MF_stratixiii_pll
l_operation_mode	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_operation_mode;$/;"	r	module:MF_stratixii_pll
l_operation_mode	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_operation_mode;$/;"	r	module:MF_stratix_pll
l_pll_type	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_pll_type;$/;"	r	module:MF_cycloneiiigl_pll
l_pll_type	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_pll_type;$/;"	r	module:MF_cycloneiii_pll
l_pll_type	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_pll_type;$/;"	r	module:MF_stratixiii_pll
l_pll_type	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_pll_type;$/;"	r	module:MF_stratixii_pll
l_pll_type	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_pll_type;$/;"	r	module:MF_stratix_pll
l_primary_clock	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_primary_clock;$/;"	r	module:MF_stratixii_pll
l_primary_clock	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_primary_clock;$/;"	r	module:MF_stratix_pll
l_qualify_conf_done	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_qualify_conf_done;$/;"	r	module:MF_stratixii_pll
l_qualify_conf_done	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_qualify_conf_done;$/;"	r	module:MF_stratix_pll
l_s_ff	sim/tb/altera_mf.v	/^    integer l_s_ff;$/;"	r	module:flexible_lvds_tx
l_scan_chain	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_scan_chain;$/;"	r	module:MF_cycloneiiigl_pll
l_scan_chain	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_scan_chain;$/;"	r	module:MF_cycloneiii_pll
l_scan_chain	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_scan_chain;$/;"	r	module:MF_stratixiii_pll
l_scan_chain	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_scan_chain;$/;"	r	module:MF_stratixii_pll
l_scan_chain	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_scan_chain;$/;"	r	module:MF_stratix_pll
l_self_reset_on_loss_lock	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_self_reset_on_loss_lock;$/;"	r	module:MF_cycloneiiigl_pll
l_self_reset_on_loss_lock	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_self_reset_on_loss_lock;$/;"	r	module:MF_cycloneiii_pll
l_self_reset_on_loss_lock	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_self_reset_on_loss_lock;$/;"	r	module:MF_stratixiii_pll
l_sim_gate_lock_device_behavior	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_sim_gate_lock_device_behavior;$/;"	r	module:MF_cycloneiiigl_pll
l_sim_gate_lock_device_behavior	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_sim_gate_lock_device_behavior;$/;"	r	module:MF_cycloneiii_pll
l_sim_gate_lock_device_behavior	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_sim_gate_lock_device_behavior;$/;"	r	module:MF_stratixiii_pll
l_sim_gate_lock_device_behavior	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_sim_gate_lock_device_behavior;$/;"	r	module:MF_stratixii_pll
l_simulation_type	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_simulation_type;$/;"	r	module:MF_cycloneiiigl_pll
l_simulation_type	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_simulation_type;$/;"	r	module:MF_cycloneiii_pll
l_simulation_type	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_simulation_type;$/;"	r	module:MF_stratixiii_pll
l_simulation_type	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_simulation_type;$/;"	r	module:MF_stratixii_pll
l_simulation_type	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_simulation_type;$/;"	r	module:MF_stratix_pll
l_switch_over_on_gated_lock	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_switch_over_on_gated_lock;$/;"	r	module:MF_stratixii_pll
l_switch_over_on_gated_lock	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_switch_over_on_gated_lock;$/;"	r	module:MF_stratix_pll
l_switch_over_on_lossclk	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_switch_over_on_lossclk;$/;"	r	module:MF_stratixii_pll
l_switch_over_on_lossclk	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_switch_over_on_lossclk;$/;"	r	module:MF_stratix_pll
l_switch_over_type	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_switch_over_type;$/;"	r	module:MF_cycloneiiigl_pll
l_switch_over_type	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_switch_over_type;$/;"	r	module:MF_cycloneiii_pll
l_switch_over_type	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_switch_over_type;$/;"	r	module:MF_stratixiii_pll
l_switch_over_type	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_switch_over_type;$/;"	r	module:MF_stratixii_pll
l_us_ff	sim/tb/altera_mf.v	/^    integer l_us_ff;$/;"	r	module:flexible_lvds_tx
l_vco_frequency_control	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_vco_frequency_control;$/;"	r	module:MF_cycloneiiigl_pll
l_vco_frequency_control	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_vco_frequency_control;$/;"	r	module:MF_cycloneiii_pll
l_vco_frequency_control	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_vco_frequency_control;$/;"	r	module:MF_stratixiii_pll
label	.vscode/tasks.json	/^            "label": "ctags",$/;"	s	object:tasks.0
last_clk_period	sim/tb/altera_mf.v	/^    real clk_period, last_clk_period;$/;"	r	module:stratixiii_lvds_rx_dpa
last_clkin_edge	sim/tb/altera_mf.v	/^    real last_clkin_edge;$/;"	r	module:stratixiii_lvds_rx_dpa
last_inclk0_edge	sim/tb/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r	module:MF_cycloneiii_pll
last_inclk0_edge	sim/tb/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r	module:MF_cycloneiiigl_pll
last_inclk0_edge	sim/tb/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r	module:MF_stratixiii_pll
last_inclk0_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_cycloneiii_pll
last_inclk0_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_cycloneiiigl_pll
last_inclk0_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_stratixiii_pll
last_inclk1_edge	sim/tb/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r	module:MF_cycloneiii_pll
last_inclk1_edge	sim/tb/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r	module:MF_cycloneiiigl_pll
last_inclk1_edge	sim/tb/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r	module:MF_stratixiii_pll
last_inclk1_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_cycloneiii_pll
last_inclk1_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_cycloneiiigl_pll
last_inclk1_period	sim/tb/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r	module:MF_stratixiii_pll
last_length	sim/tb/altera_mf.v	/^    reg [31 : 0]                             last_length;$/;"	r	module:signal_gen
last_length_idx	sim/tb/altera_mf.v	/^    integer   last_length_idx;\/\/ decoding previous length index$/;"	r	module:signal_gen
last_phase_shift	sim/tb/altera_mf.v	/^    integer last_phase_shift[0:7];$/;"	r	module:MF_cycloneiii_pll
last_phase_shift	sim/tb/altera_mf.v	/^    integer last_phase_shift[0:7];$/;"	r	module:MF_stratix_pll
last_phase_shift	sim/tb/altera_mf.v	/^    integer last_phase_shift[0:7];$/;"	r	module:MF_stratixii_pll
last_phase_shift	sim/tb/altera_mf.v	/^    integer last_phase_shift[0:7];$/;"	r	module:MF_stratixiii_pll
last_phase_shift	sim/tb/altera_mf.v	/^    time last_phase_shift[0:7];$/;"	r	module:MF_cycloneiiigl_pll
last_rec	sim/tb/altera_mf.v	/^    reg last_rec;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
last_rec	sim/tb/altera_mf.v	/^    reg last_rec;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
last_synchronizing_rising_edge_for_clk0	sim/tb/altera_mf.v	/^time last_synchronizing_rising_edge_for_clk0;$/;"	r	module:altclklock
last_synchronizing_rising_edge_for_clk1	sim/tb/altera_mf.v	/^time last_synchronizing_rising_edge_for_clk1;$/;"	r	module:altclklock
last_synchronizing_rising_edge_for_clk2	sim/tb/altera_mf.v	/^time last_synchronizing_rising_edge_for_clk2;$/;"	r	module:altclklock
last_synchronizing_rising_edge_for_extclk	sim/tb/altera_mf.v	/^time last_synchronizing_rising_edge_for_extclk;$/;"	r	module:altclklock
lc	sim/tb/altera_mf.v	/^    integer fac_ten, lc;$/;"	r	function:MF_cycloneiii_pll.scale_num
lc	sim/tb/altera_mf.v	/^    integer fac_ten, lc;$/;"	r	function:MF_cycloneiiigl_pll.scale_num
lc	sim/tb/altera_mf.v	/^    integer fac_ten, lc;$/;"	r	function:MF_stratix_pll.scale_num
lc	sim/tb/altera_mf.v	/^    integer fac_ten, lc;$/;"	r	function:MF_stratixii_pll.scale_num
lc	sim/tb/altera_mf.v	/^    integer fac_ten, lc;$/;"	r	function:MF_stratixiii_pll.scale_num
lcd	rtl/lcd/lcd.v	/^module lcd($/;"	m
lcd	sim/tb/lcd/lcd.v	/^module lcd($/;"	m
lcd.v	rtl/lcd/lcd.v	1;"	F
lcd.v	sim/tb/lcd/lcd.v	1;"	F
lcd_bl	rtl/lcd/lcd.v	/^    output             lcd_bl  ,       \/\/LCD 背光控制信号$/;"	p	module:lcd
lcd_bl	rtl/lcd/lcd_driver.v	/^    output             lcd_bl,       \/\/LCD 背光控制信号$/;"	p	module:lcd_driver
lcd_bl	sim/tb/lcd/lcd.v	/^    output             lcd_bl  ,       \/\/LCD 背光控制信号$/;"	p	module:lcd
lcd_bl	sim/tb/lcd/lcd_driver.v	/^    output             lcd_bl,       \/\/LCD 背光控制信号$/;"	p	module:lcd_driver
lcd_clk	rtl/lcd/lcd_disply.v	/^    input              lcd_clk,      \/\/lcd模块驱动时钟$/;"	p	module:lcd_disply
lcd_clk	rtl/lcd/lcd_driver.v	/^    input              lcd_clk,      \/\/lcd模块驱动时钟$/;"	p	module:lcd_driver
lcd_clk	sim/tb/lcd/lcd_driver.v	/^    input              lcd_clk,      \/\/lcd模块驱动时钟$/;"	p	module:lcd_driver
lcd_de	rtl/lcd/lcd.v	/^    output             lcd_de  ,       \/\/LCD 数据输入使能$/;"	p	module:lcd
lcd_de	rtl/lcd/lcd_driver.v	/^    output             lcd_de,       \/\/LCD 数据输入使能$/;"	p	module:lcd_driver
lcd_de	sim/tb/lcd/lcd.v	/^    output             lcd_de  ,       \/\/LCD 数据输入使能$/;"	p	module:lcd
lcd_de	sim/tb/lcd/lcd_driver.v	/^    output             lcd_de,       \/\/LCD 数据输入使能$/;"	p	module:lcd_driver
lcd_disply	rtl/lcd/lcd_disply.v	/^module lcd_disply($/;"	m
lcd_disply.v	rtl/lcd/lcd_disply.v	1;"	F
lcd_driver	rtl/lcd/lcd_driver.v	/^module lcd_driver($/;"	m
lcd_driver	sim/tb/lcd/lcd_driver.v	/^module lcd_driver($/;"	m
lcd_driver.v	rtl/lcd/lcd_driver.v	1;"	F
lcd_driver.v	sim/tb/lcd/lcd_driver.v	1;"	F
lcd_en	rtl/lcd/lcd_driver.v	/^wire       lcd_en;$/;"	n	module:lcd_driver
lcd_en	sim/tb/lcd/lcd_driver.v	/^wire       lcd_en;$/;"	n	module:lcd_driver
lcd_hs	rtl/lcd/lcd.v	/^    output             lcd_hs  ,       \/\/LCD 行同步信号$/;"	p	module:lcd
lcd_hs	rtl/lcd/lcd_driver.v	/^    output             lcd_hs,       \/\/LCD 行同步信号$/;"	p	module:lcd_driver
lcd_hs	sim/tb/lcd/lcd.v	/^    output             lcd_hs  ,       \/\/LCD 行同步信号$/;"	p	module:lcd
lcd_hs	sim/tb/lcd/lcd_driver.v	/^    output             lcd_hs,       \/\/LCD 行同步信号$/;"	p	module:lcd_driver
lcd_pclk	rtl/lcd/lcd.v	/^    output             lcd_pclk,       \/\/LCD 采样时钟  $/;"	p	module:lcd
lcd_pclk	rtl/lcd/lcd_driver.v	/^    output             lcd_pclk,     \/\/LCD 采样时钟$/;"	p	module:lcd_driver
lcd_pclk	sim/tb/lcd/lcd.v	/^    output             lcd_pclk,       \/\/LCD 采样时钟$/;"	p	module:lcd
lcd_pclk	sim/tb/lcd/lcd_driver.v	/^    output             lcd_pclk,     \/\/LCD 采样时钟$/;"	p	module:lcd_driver
lcd_rgb	rtl/lcd/lcd.v	/^    inout      [15:0]  lcd_rgb ,       \/\/LCD RGB565颜色数据$/;"	p	module:lcd
lcd_rgb	rtl/lcd/rd_id.v	/^    input      [15:0]  lcd_rgb,   \/\/像素点数据$/;"	p	module:rd_id
lcd_rgb	sim/tb/lcd/lcd.v	/^    inout      [15:0]  lcd_rgb ,       \/\/LCD RGB565颜色数据$/;"	p	module:lcd
lcd_rgb	sim/tb/lcd/rd_id.v	/^    input      [15:0]  lcd_rgb,   \/\/像素点数据$/;"	p	module:rd_id
lcd_rst	rtl/lcd/lcd.v	/^    output             lcd_rst ,       \/\/LCD 复位信号$/;"	p	module:lcd
lcd_rst	rtl/lcd/lcd_driver.v	/^    output             lcd_rst,      \/\/LCD 复位信号$/;"	p	module:lcd_driver
lcd_rst	sim/tb/lcd/lcd.v	/^    output             lcd_rst ,       \/\/LCD 复位信号$/;"	p	module:lcd
lcd_rst	sim/tb/lcd/lcd_driver.v	/^    output             lcd_rst,      \/\/LCD 复位信号$/;"	p	module:lcd_driver
lcd_vs	rtl/lcd/lcd.v	/^    output             lcd_vs  ,       \/\/LCD 场同步信号$/;"	p	module:lcd
lcd_vs	rtl/lcd/lcd_driver.v	/^    output             lcd_vs,       \/\/LCD 场同步信号$/;"	p	module:lcd_driver
lcd_vs	sim/tb/lcd/lcd.v	/^    output             lcd_vs  ,       \/\/LCD 场同步信号$/;"	p	module:lcd
lcd_vs	sim/tb/lcd/lcd_driver.v	/^    output             lcd_vs,       \/\/LCD 场同步信号$/;"	p	module:lcd_driver
lcell	sim/tb/altera_mf.v	/^module lcell (in, out);$/;"	m
lcm	sim/tb/altera_mf.v	/^    function integer lcm;$/;"	f	module:MF_cycloneiii_pll
lcm	sim/tb/altera_mf.v	/^    function integer lcm;$/;"	f	module:MF_cycloneiiigl_pll
lcm	sim/tb/altera_mf.v	/^    function integer lcm;$/;"	f	module:MF_stratix_pll
lcm	sim/tb/altera_mf.v	/^    function integer lcm;$/;"	f	module:MF_stratixii_pll
lcm	sim/tb/altera_mf.v	/^    function integer lcm;$/;"	f	module:MF_stratixiii_pll
led	rtl/dual_ov5640_lcd.v	/^    output [2:0]           led,$/;"	p	module:dual_ov5640_lcd
legacy_speed	sim/tb/altera_mf.v	/^    parameter legacy_speed            = ((lpm_showahead == "OFF") && (add_ram_output_register ==/;"	c	module:scfifo
length	sim/tb/altera_mf.v	/^        input [`DEFAULT_BIT_LENGTH - 1 : 0] length;    $/;"	p	task:signal_gen.v_dr_scan
length	sim/tb/altera_mf.v	/^        input [`DEFAULT_BIT_LENGTH - 1 : 0] length;    $/;"	p	task:signal_gen.v_ir_scan
length_idx	sim/tb/altera_mf.v	/^    integer   length_idx;     \/\/ decoding length index$/;"	r	module:signal_gen
length_idx_cur	sim/tb/altera_mf.v	/^    integer   length_idx_cur; \/\/ reading\/outputing length index$/;"	r	module:signal_gen
length_idx_old	sim/tb/altera_mf.v	/^    integer   length_idx_old; \/\/ previous decoding length index$/;"	r	module:signal_gen
lfc_old	sim/tb/altera_mf.v	/^    integer lfc_old;$/;"	r	module:MF_cycloneiii_pll
lfc_old	sim/tb/altera_mf.v	/^    integer lfc_old;$/;"	r	module:MF_cycloneiiigl_pll
lfc_old	sim/tb/altera_mf.v	/^    integer lfc_old;$/;"	r	module:MF_stratixii_pll
lfc_old	sim/tb/altera_mf.v	/^    integer lfc_old;$/;"	r	module:MF_stratixiii_pll
lfc_val	sim/tb/altera_mf.v	/^    integer lfc_val;$/;"	r	module:MF_cycloneiii_pll
lfc_val	sim/tb/altera_mf.v	/^    integer lfc_val;$/;"	r	module:MF_cycloneiiigl_pll
lfc_val	sim/tb/altera_mf.v	/^    integer lfc_val;$/;"	r	module:MF_stratixii_pll
lfc_val	sim/tb/altera_mf.v	/^    integer lfc_val;$/;"	r	module:MF_stratixiii_pll
lfc_val_bit_setting	sim/tb/altera_mf.v	/^    reg [1:2] lfc_val_bit_setting, lfc_val_old_bit_setting;$/;"	r	module:MF_cycloneiii_pll
lfc_val_bit_setting	sim/tb/altera_mf.v	/^    reg [1:2] lfc_val_bit_setting, lfc_val_old_bit_setting;$/;"	r	module:MF_cycloneiiigl_pll
lfc_val_bit_setting	sim/tb/altera_mf.v	/^    reg [1:2] lfc_val_bit_setting, lfc_val_old_bit_setting;$/;"	r	module:MF_stratixiii_pll
lfc_val_old_bit_setting	sim/tb/altera_mf.v	/^    reg [1:2] lfc_val_bit_setting, lfc_val_old_bit_setting;$/;"	r	module:MF_cycloneiii_pll
lfc_val_old_bit_setting	sim/tb/altera_mf.v	/^    reg [1:2] lfc_val_bit_setting, lfc_val_old_bit_setting;$/;"	r	module:MF_cycloneiiigl_pll
lfc_val_old_bit_setting	sim/tb/altera_mf.v	/^    reg [1:2] lfc_val_bit_setting, lfc_val_old_bit_setting;$/;"	r	module:MF_stratixiii_pll
lfr_old	sim/tb/altera_mf.v	/^    reg [9*8:1] lfr_old;$/;"	r	module:MF_cycloneiii_pll
lfr_old	sim/tb/altera_mf.v	/^    reg [9*8:1] lfr_old;$/;"	r	module:MF_cycloneiiigl_pll
lfr_old	sim/tb/altera_mf.v	/^    reg [9*8:1] lfr_old;$/;"	r	module:MF_stratixii_pll
lfr_old	sim/tb/altera_mf.v	/^    reg [9*8:1] lfr_old;$/;"	r	module:MF_stratixiii_pll
lfr_val	sim/tb/altera_mf.v	/^    reg [9*8:1] lfr_val;$/;"	r	module:MF_cycloneiii_pll
lfr_val	sim/tb/altera_mf.v	/^    reg [9*8:1] lfr_val;$/;"	r	module:MF_cycloneiiigl_pll
lfr_val	sim/tb/altera_mf.v	/^    reg [9*8:1] lfr_val;$/;"	r	module:MF_stratixii_pll
lfr_val	sim/tb/altera_mf.v	/^    reg [9*8:1] lfr_val;$/;"	r	module:MF_stratixiii_pll
lfr_val_bit_setting	sim/tb/altera_mf.v	/^    reg [3:7] lfr_val_bit_setting, lfr_val_old_bit_setting;$/;"	r	module:MF_cycloneiii_pll
lfr_val_bit_setting	sim/tb/altera_mf.v	/^    reg [3:7] lfr_val_bit_setting, lfr_val_old_bit_setting;$/;"	r	module:MF_cycloneiiigl_pll
lfr_val_bit_setting	sim/tb/altera_mf.v	/^    reg [3:7] lfr_val_bit_setting, lfr_val_old_bit_setting;$/;"	r	module:MF_stratixiii_pll
lfr_val_old_bit_setting	sim/tb/altera_mf.v	/^    reg [3:7] lfr_val_bit_setting, lfr_val_old_bit_setting;$/;"	r	module:MF_cycloneiii_pll
lfr_val_old_bit_setting	sim/tb/altera_mf.v	/^    reg [3:7] lfr_val_bit_setting, lfr_val_old_bit_setting;$/;"	r	module:MF_cycloneiiigl_pll
lfr_val_old_bit_setting	sim/tb/altera_mf.v	/^    reg [3:7] lfr_val_bit_setting, lfr_val_old_bit_setting;$/;"	r	module:MF_stratixiii_pll
line_no	sim/tb/altera_mf.v	/^    integer line_no;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
line_no	sim/tb/altera_mf.v	/^    integer line_no;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
lloaden	sim/tb/altera_mf.v	/^output lloaden;$/;"	p	module:stratixv_local_clk_divider
lloaden_tmp	sim/tb/altera_mf.v	/^reg lloaden_tmp;$/;"	r	module:stratixv_local_clk_divider
load_cntr	sim/tb/altera_mf.v	/^    integer load_cntr;$/;"	r	module:flexible_lvds_tx
load_const_value	sim/tb/altera_mf.v	/^    wire [63 : 0]load_const_value;$/;"	n	module:altmult_add
load_enable	sim/tb/altera_mf.v	/^    reg load_enable;$/;"	r	module:flexible_lvds_tx
load_enable_cdr	sim/tb/altera_mf.v	/^    reg load_enable_cdr;$/;"	r	module:stratixiii_lvds_rx_channel
loadconst_control_aclr	sim/tb/altera_mf.v	/^  	parameter loadconst_control_aclr	= "ACLR0";$/;"	c	module:altmult_accum
loadconst_control_aclr	sim/tb/altera_mf.v	/^  	parameter loadconst_control_aclr	= "ACLR0";$/;"	c	module:altmult_add
loadconst_control_register	sim/tb/altera_mf.v	/^  	parameter loadconst_control_register = "CLOCK0";$/;"	c	module:altmult_accum
loadconst_control_register	sim/tb/altera_mf.v	/^  	parameter loadconst_control_register = "CLOCK0";$/;"	c	module:altmult_add
loadconst_value	sim/tb/altera_mf.v	/^  	parameter loadconst_value = 0;$/;"	c	module:altmult_accum
loadconst_value	sim/tb/altera_mf.v	/^  	parameter loadconst_value = 0;$/;"	c	module:altmult_add
local_clk_div_lloaden	sim/tb/altera_mf.v	/^    wire local_clk_div_lloaden;$/;"	n	module:altlvds_tx
local_clk_div_lloaden	sim/tb/altera_mf.v	/^    wire local_clk_div_lloaden;$/;"	n	module:stratixiii_lvds_rx_channel
local_loaden	sim/tb/altera_mf.v	/^    wire local_loaden;$/;"	n	module:stratixiii_lvds_rx_channel
lock_c	sim/tb/altera_mf.v	/^    parameter lock_c = 4;$/;"	c	module:MF_cycloneiii_pll
lock_c	sim/tb/altera_mf.v	/^    parameter lock_c = 4;$/;"	c	module:MF_cycloneiiigl_pll
lock_c	sim/tb/altera_mf.v	/^    parameter lock_c = 4;$/;"	c	module:MF_stratixiii_pll
lock_high	sim/tb/altera_mf.v	/^    parameter lock_high = 0; \/\/ 0 .. 4095$/;"	c	module:MF_cycloneiii_pll
lock_high	sim/tb/altera_mf.v	/^    parameter lock_high = 0; \/\/ 0 .. 4095$/;"	c	module:MF_cycloneiiigl_pll
lock_high	sim/tb/altera_mf.v	/^    parameter lock_high = 0; \/\/ 0 .. 4095$/;"	c	module:MF_stratixiii_pll
lock_high	sim/tb/altera_mf.v	/^parameter   lock_high                 = 1;$/;"	c	module:altpll
lock_low	sim/tb/altera_mf.v	/^    parameter lock_low = 0;  \/\/ 0 .. 7$/;"	c	module:MF_cycloneiii_pll
lock_low	sim/tb/altera_mf.v	/^    parameter lock_low = 0;  \/\/ 0 .. 7$/;"	c	module:MF_cycloneiiigl_pll
lock_low	sim/tb/altera_mf.v	/^    parameter lock_low = 0;  \/\/ 0 .. 7$/;"	c	module:MF_stratixiii_pll
lock_low	sim/tb/altera_mf.v	/^parameter   lock_low                  = 0;$/;"	c	module:altpll
lock_out_reg_dly	sim/tb/altera_mf.v	/^    reg lock_out_reg_dly;$/;"	r	module:stratixiii_lvds_rx_channel
lock_out_regr	sim/tb/altera_mf.v	/^    reg lock_out_regr;$/;"	r	module:stratixiii_lvds_rx_channel
lock_state_mc	sim/tb/altera_mf.v	/^    reg [1 : 0] lock_state_mc;$/;"	r	module:stratixiii_lvds_rx_channel
lock_state_mc_d	sim/tb/altera_mf.v	/^    reg [1 : 0] lock_state_mc_d;$/;"	r	module:stratixiii_lvds_rx_channel
lock_window	sim/tb/altera_mf.v	/^    parameter lock_window = 5000;$/;"	c	module:MF_cycloneiiigl_pll
lock_window	sim/tb/altera_mf.v	/^    parameter lock_window = 5;$/;"	c	module:MF_cycloneiii_pll
lock_window	sim/tb/altera_mf.v	/^    parameter lock_window = 5;$/;"	c	module:MF_stratixiii_pll
lock_window_ui	sim/tb/altera_mf.v	/^    parameter lock_window_ui = "0.05"; \/\/ "0.05", "0.1", "0.15", "0.2"$/;"	c	module:MF_cycloneiii_pll
lock_window_ui	sim/tb/altera_mf.v	/^    parameter lock_window_ui = "0.05"; \/\/ "0.05", "0.1", "0.15", "0.2"$/;"	c	module:MF_cycloneiiigl_pll
lock_window_ui	sim/tb/altera_mf.v	/^    parameter lock_window_ui = "0.05"; \/\/ "0.05", "0.1", "0.15", "0.2"$/;"	c	module:MF_stratixiii_pll
lock_window_ui	sim/tb/altera_mf.v	/^parameter   lock_window_ui           = "0.05";$/;"	c	module:altpll
lock_window_ui_bits	sim/tb/altera_mf.v	/^parameter lock_window_ui_bits = 0;$/;"	c	module:MF_cycloneiii_pll
lock_window_ui_bits	sim/tb/altera_mf.v	/^parameter lock_window_ui_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
lock_window_ui_bits	sim/tb/altera_mf.v	/^parameter lock_window_ui_bits = 0;$/;"	c	module:MF_stratixiii_pll
locked	par/db/pll_altpll.v	/^	output   locked;$/;"	p	module:pll_altpll
locked	rtl/dual_ov5640_lcd.v	/^wire        locked         ;$/;"	n	module:dual_ov5640_lcd
locked	rtl/pll.v	/^	output	  locked;$/;"	p	module:pll
locked	rtl/pll.v	/^	wire  locked = sub_wire2;$/;"	n	module:pll
locked	rtl/pll_bb.v	/^	output	  locked;$/;"	p	module:pll
locked	rtl/sdram/pll.v	/^	output	  locked;$/;"	p	module:pll
locked	rtl/sdram/pll.v	/^	wire  locked = sub_wire2;$/;"	n	module:pll
locked	rtl/sdram/pll_bb.v	/^	output	  locked;$/;"	p	module:pll
locked	sim/tb/altera_mf.v	/^    output locked;$/;"	p	module:MF_cycloneiii_pll
locked	sim/tb/altera_mf.v	/^    output locked;$/;"	p	module:MF_cycloneiiigl_pll
locked	sim/tb/altera_mf.v	/^    output locked;$/;"	p	module:MF_stratix_pll
locked	sim/tb/altera_mf.v	/^    output locked;$/;"	p	module:MF_stratixii_pll
locked	sim/tb/altera_mf.v	/^    output locked;$/;"	p	module:MF_stratixiii_pll
locked	sim/tb/altera_mf.v	/^output        locked;$/;"	p	module:altpll
locked	sim/tb/altera_mf.v	/^output locked;$/;"	p	module:altclklock
locked	sim/tb/sdram_tb.v	/^wire        locked         ;$/;"	n	module:sdram_tb
locked_tmp	sim/tb/altera_mf.v	/^    reg locked_tmp;$/;"	r	module:MF_cycloneiii_pll
locked_tmp	sim/tb/altera_mf.v	/^    reg locked_tmp;$/;"	r	module:MF_cycloneiiigl_pll
locked_tmp	sim/tb/altera_mf.v	/^    reg locked_tmp;$/;"	r	module:MF_stratix_pll
locked_tmp	sim/tb/altera_mf.v	/^    reg locked_tmp;$/;"	r	module:MF_stratixii_pll
locked_tmp	sim/tb/altera_mf.v	/^    reg locked_tmp;$/;"	r	module:MF_stratixiii_pll
locked_tmp	sim/tb/altera_mf.v	/^wire locked_tmp;$/;"	n	module:altpll
locked_wire	sim/tb/altera_mf.v	/^wire locked_wire;$/;"	n	module:altpll
logical_channel_address	sim/tb/altera_mf.v	/^  input [channel_address_width-1:0] logical_channel_address,$/;"	p	module:alt_aeq_s4
loop_filter_c	sim/tb/altera_mf.v	/^    parameter loop_filter_c = 0;        \/\/ 0 , 2 , 4$/;"	c	module:MF_cycloneiii_pll
loop_filter_c	sim/tb/altera_mf.v	/^    parameter loop_filter_c = 0;        \/\/ 0 , 2 , 4$/;"	c	module:MF_cycloneiiigl_pll
loop_filter_c	sim/tb/altera_mf.v	/^    parameter loop_filter_c = 0;        \/\/ 0 , 2 , 4$/;"	c	module:MF_stratixiii_pll
loop_filter_c	sim/tb/altera_mf.v	/^    parameter loop_filter_c = 16;$/;"	c	module:MF_stratixii_pll
loop_filter_c	sim/tb/altera_mf.v	/^    parameter loop_filter_c = 1;$/;"	c	module:MF_stratix_pll
loop_filter_c	sim/tb/altera_mf.v	/^parameter   loop_filter_c       = 5;$/;"	c	module:altpll
loop_filter_c_arr	sim/tb/altera_mf.v	/^    integer loop_filter_c_arr[0:3];$/;"	r	module:MF_cycloneiii_pll
loop_filter_c_arr	sim/tb/altera_mf.v	/^    integer loop_filter_c_arr[0:3];$/;"	r	module:MF_cycloneiiigl_pll
loop_filter_c_arr	sim/tb/altera_mf.v	/^    integer loop_filter_c_arr[0:3];$/;"	r	module:MF_stratixii_pll
loop_filter_c_arr	sim/tb/altera_mf.v	/^    integer loop_filter_c_arr[0:3];$/;"	r	module:MF_stratixiii_pll
loop_filter_c_bits	sim/tb/altera_mf.v	/^parameter loop_filter_c_bits = 0;$/;"	c	module:MF_cycloneiii_pll
loop_filter_c_bits	sim/tb/altera_mf.v	/^parameter loop_filter_c_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
loop_filter_c_bits	sim/tb/altera_mf.v	/^parameter loop_filter_c_bits = 0;$/;"	c	module:MF_stratixiii_pll
loop_filter_c_bits	sim/tb/altera_mf.v	/^parameter loop_filter_c_bits = 9999;$/;"	c	module:altpll
loop_filter_r	sim/tb/altera_mf.v	/^    parameter loop_filter_r = "1.0";    \/\/ "1.0", "2.0", "4.0", "6.0", "8.0", "12.0", "16.0", /;"	c	module:MF_cycloneiii_pll
loop_filter_r	sim/tb/altera_mf.v	/^    parameter loop_filter_r = "1.0";    \/\/ "1.0", "2.0", "4.0", "6.0", "8.0", "12.0", "16.0", /;"	c	module:MF_cycloneiiigl_pll
loop_filter_r	sim/tb/altera_mf.v	/^    parameter loop_filter_r = "1.0";    \/\/ "1.0", "2.0", "4.0", "6.0", "8.0", "12.0", "16.0", /;"	c	module:MF_stratixiii_pll
loop_filter_r	sim/tb/altera_mf.v	/^    parameter loop_filter_r = "1.0";$/;"	c	module:MF_stratix_pll
loop_filter_r	sim/tb/altera_mf.v	/^    parameter loop_filter_r = "1.0";$/;"	c	module:MF_stratixii_pll
loop_filter_r	sim/tb/altera_mf.v	/^parameter   loop_filter_r       = "1.0";$/;"	c	module:altpll
loop_filter_r_arr	sim/tb/altera_mf.v	/^    reg [9*8:1] loop_filter_r_arr[0:39];$/;"	r	module:MF_stratixii_pll
loop_filter_r_bits	sim/tb/altera_mf.v	/^parameter loop_filter_r_bits = 0;$/;"	c	module:MF_cycloneiii_pll
loop_filter_r_bits	sim/tb/altera_mf.v	/^parameter loop_filter_r_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
loop_filter_r_bits	sim/tb/altera_mf.v	/^parameter loop_filter_r_bits = 0;$/;"	c	module:MF_stratixiii_pll
loop_filter_r_bits	sim/tb/altera_mf.v	/^parameter loop_filter_r_bits = 9999;$/;"	c	module:altpll
loop_initial	sim/tb/altera_mf.v	/^    integer loop_initial;$/;"	r	module:MF_cycloneiii_pll
loop_initial	sim/tb/altera_mf.v	/^    integer loop_initial;$/;"	r	module:MF_cycloneiiigl_pll
loop_initial	sim/tb/altera_mf.v	/^    integer loop_initial;$/;"	r	module:MF_stratix_pll
loop_initial	sim/tb/altera_mf.v	/^    integer loop_initial;$/;"	r	module:MF_stratixii_pll
loop_initial	sim/tb/altera_mf.v	/^    integer loop_initial;$/;"	r	module:MF_stratixiii_pll
loop_iter	sim/tb/altera_mf.v	/^        integer loop_iter;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
loop_iter	sim/tb/altera_mf.v	/^        integer loop_iter;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
loop_iter	sim/tb/altera_mf.v	/^        integer loop_iter;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
loop_iter	sim/tb/altera_mf.v	/^        integer loop_iter;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
loop_iter	sim/tb/altera_mf.v	/^        integer loop_iter;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
loop_ph	sim/tb/altera_mf.v	/^    integer loop_ph;$/;"	r	module:MF_cycloneiii_pll
loop_ph	sim/tb/altera_mf.v	/^    integer loop_ph;$/;"	r	module:MF_cycloneiiigl_pll
loop_ph	sim/tb/altera_mf.v	/^    integer loop_ph;$/;"	r	module:MF_stratix_pll
loop_ph	sim/tb/altera_mf.v	/^    integer loop_ph;$/;"	r	module:MF_stratixii_pll
loop_ph	sim/tb/altera_mf.v	/^    integer loop_ph;$/;"	r	module:MF_stratixiii_pll
loop_time_delay	sim/tb/altera_mf.v	/^    integer loop_time_delay;$/;"	r	module:MF_stratix_pll
loop_xplier	sim/tb/altera_mf.v	/^    integer loop_xplier;$/;"	r	module:MF_cycloneiii_pll
loop_xplier	sim/tb/altera_mf.v	/^    integer loop_xplier;$/;"	r	module:MF_cycloneiiigl_pll
loop_xplier	sim/tb/altera_mf.v	/^    integer loop_xplier;$/;"	r	module:MF_stratix_pll
loop_xplier	sim/tb/altera_mf.v	/^    integer loop_xplier;$/;"	r	module:MF_stratixii_pll
loop_xplier	sim/tb/altera_mf.v	/^    integer loop_xplier;$/;"	r	module:MF_stratixiii_pll
loopback_input_pad	sim/tb/altera_mf.v	/^    parameter loopback_input_pad = (int_width_b > width_b)? (int_width_b - width_b) : 1; $/;"	c	module:altmult_add
loopback_lower_bound	sim/tb/altera_mf.v	/^    parameter loopback_lower_bound = (int_width_b > width_b)? width_b : 0 ;$/;"	c	module:altmult_add
loopback_out_wire	sim/tb/altera_mf.v	/^    wire [int_width_result - 1: 0] loopback_out_wire;$/;"	n	module:altmult_add
loopback_out_wire_feedback	sim/tb/altera_mf.v	/^    wire [int_width_result - 1: 0] loopback_out_wire_feedback;$/;"	n	module:altmult_add
loopback_wire	sim/tb/altera_mf.v	/^    reg [int_width_result: 0] loopback_wire;$/;"	r	module:altmult_add
loopback_wire_latency	sim/tb/altera_mf.v	/^    reg [int_width_result: 0] loopback_wire_latency;$/;"	r	module:altmult_add
loopback_wire_reg	sim/tb/altera_mf.v	/^    reg [int_width_result: 0] loopback_wire_reg;$/;"	r	module:altmult_add
loopback_wire_temp	sim/tb/altera_mf.v	/^    wire [mult_b_pre_width - 1 : 0] loopback_wire_temp;$/;"	n	module:altmult_add
lose_lock_on_one_change	sim/tb/altera_mf.v	/^    parameter lose_lock_on_one_change = "OFF";$/;"	c	module:stratixii_lvds_rx
lose_lock_on_one_change	sim/tb/altera_mf.v	/^    parameter lose_lock_on_one_change = "OFF";$/;"	c	module:stratixiii_lvds_rx
lose_lock_on_one_change	sim/tb/altera_mf.v	/^    parameter lose_lock_on_one_change = "OFF";$/;"	c	module:stratixiii_lvds_rx_channel
lose_lock_on_one_change	sim/tb/altera_mf.v	/^    parameter lose_lock_on_one_change ="OFF" ;$/;"	c	module:altlvds_rx
low	sim/tb/altera_mf.v	/^    input [31:0] low;$/;"	p	module:MF_cycloneiiigl_scale_cntr
low	sim/tb/altera_mf.v	/^    input [31:0] low;$/;"	p	module:arm_scale_cntr
low	sim/tb/altera_mf.v	/^    input [31:0] low;$/;"	p	module:cda_scale_cntr
low	sim/tb/altera_mf.v	/^    input [31:0] low;$/;"	p	module:stx_scale_cntr
low	sim/tb/altera_mf.v	/^    input [31:0] low;$/;"	p	module:ttn_scale_cntr
low	sim/tb/altera_mf.v	/^    integer low;$/;"	r	module:MF_cycloneiii_pll
low	sim/tb/altera_mf.v	/^    integer low;$/;"	r	module:MF_cycloneiiigl_pll
low	sim/tb/altera_mf.v	/^    integer low;$/;"	r	module:MF_stratix_pll
low	sim/tb/altera_mf.v	/^    integer low;$/;"	r	module:MF_stratixii_pll
low	sim/tb/altera_mf.v	/^    integer low;$/;"	r	module:MF_stratixiii_pll
low_reg	sim/tb/altera_mf.v	/^    reg [31:0] low_reg;$/;"	r	module:stx_scale_cntr
low_time	sim/tb/altera_mf.v	/^    integer low_time;$/;"	r	module:MF_cycloneiii_pll
low_time	sim/tb/altera_mf.v	/^    integer low_time;$/;"	r	module:MF_stratix_pll
low_time	sim/tb/altera_mf.v	/^    integer low_time;$/;"	r	module:MF_stratixii_pll
low_time	sim/tb/altera_mf.v	/^    integer low_time;$/;"	r	module:MF_stratixiii_pll
low_time	sim/tb/altera_mf.v	/^    time low_time;$/;"	r	module:MF_cycloneiiigl_pll
low_time0	sim/tb/altera_mf.v	/^time low_time0;$/;"	r	module:altclklock
low_time1	sim/tb/altera_mf.v	/^time low_time1;$/;"	r	module:altclklock
low_time2	sim/tb/altera_mf.v	/^time low_time2;$/;"	r	module:altclklock
low_time_ext	sim/tb/altera_mf.v	/^time low_time_ext;$/;"	r	module:altclklock
lower_bits	sim/tb/altera_mf.v	/^    reg [width_result - width_upper_data -1 + 4 : 0] lower_bits;$/;"	r	module:altmult_accum
lower_range	sim/tb/altera_mf.v	/^    parameter lower_range = ((2*int_width_result - 1) < (int_width_a + int_width_b)) ? int_width/;"	c	module:altmult_add
lpbck_cnt	sim/tb/altera_mf.v	/^    integer lpbck_cnt;$/;"	r	module:altmult_add
lpm_delay	sim/tb/altera_mf.v	/^    parameter lpm_delay = 1;$/;"	c	module:dcfifo_dffpipe
lpm_file	sim/tb/altera_mf.v	/^    parameter lpm_file         = "UNUSED";      \/\/ name of hex file$/;"	c	module:alt3pram
lpm_file	sim/tb/altera_mf.v	/^    parameter lpm_file = "UNUSED";$/;"	c	module:altdpram
lpm_hint	sim/tb/altera_mf.v	/^        parameter lpm_hint = "UNUSED";$/;"	c	module:alt_cal
lpm_hint	sim/tb/altera_mf.v	/^        parameter lpm_hint = "UNUSED";$/;"	c	module:alt_cal_av
lpm_hint	sim/tb/altera_mf.v	/^        parameter lpm_hint = "UNUSED";$/;"	c	module:alt_cal_c3gxb
lpm_hint	sim/tb/altera_mf.v	/^        parameter lpm_hint = "UNUSED";$/;"	c	module:alt_cal_mm
lpm_hint	sim/tb/altera_mf.v	/^        parameter lpm_hint = "UNUSED";$/;"	c	module:alt_cal_sv
lpm_hint	sim/tb/altera_mf.v	/^    parameter    lpm_hint    =    "UNUSED";$/;"	c	module:altsource_probe
lpm_hint	sim/tb/altera_mf.v	/^    parameter    lpm_hint    =    "UNUSED";$/;"	c	module:sld_virtual_jtag_basic
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint                           = "UNUSED";$/;"	c	module:altsyncram
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint                  = "UNUSED";$/;"	c	module:altmult_accum
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint                = "USE_EAB=ON";$/;"	c	module:scfifo
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint              = "UNUSED";$/;"	c	module:altmult_add
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint         = "USE_EAB=ON";  \/\/ non-LPM parameters (Altera)$/;"	c	module:alt3pram
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "SLD_VIRTUAL_JTAG"; \/\/ required by coding standard$/;"	c	module:sld_virtual_jtag
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "UNUSED";$/;"	c	module:a_graycounter
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "UNUSED";$/;"	c	module:altaccumulate
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "UNUSED";$/;"	c	module:altfp_mult
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "UNUSED";$/;"	c	module:altlvds_rx
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "UNUSED";$/;"	c	module:altlvds_tx
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "UNUSED";$/;"	c	module:altshift_taps
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "UNUSED";$/;"	c	module:altsquare
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "UNUSED";$/;"	c	module:parallel_add
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "USE_EAB=ON";$/;"	c	module:altdpram
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "USE_EAB=ON";$/;"	c	module:dcfifo
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "USE_EAB=ON";$/;"	c	module:dcfifo_low_latency
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint = "USE_EAB=ON";$/;"	c	module:dcfifo_mixed_widths
lpm_hint	sim/tb/altera_mf.v	/^    parameter lpm_hint= "UNUSED";$/;"	c	module:altsqrt
lpm_hint	sim/tb/altera_mf.v	/^  parameter lpm_hint = "UNUSED"$/;"	c	module:alt_aeq_s4
lpm_hint	sim/tb/altera_mf.v	/^  parameter lpm_hint = "UNUSED",$/;"	c	module:alt_dfe
lpm_hint	sim/tb/altera_mf.v	/^  parameter lpm_hint = "UNUSED",$/;"	c	module:alt_eyemon
lpm_hint	sim/tb/altera_mf.v	/^parameter   lpm_hint                  = "UNUSED";$/;"	c	module:altpll
lpm_hint	sim/tb/altera_mf.v	/^parameter lpm_hint = "UNUSED";$/;"	c	module:altclklock
lpm_hint	sim/tb/altera_mf.v	/^parameter lpm_hint = "UNUSED";$/;"	c	module:altddio_bidir
lpm_hint	sim/tb/altera_mf.v	/^parameter lpm_hint = "UNUSED";$/;"	c	module:altddio_in
lpm_hint	sim/tb/altera_mf.v	/^parameter lpm_hint = "UNUSED";$/;"	c	module:altddio_out
lpm_mode	sim/tb/altera_mf.v	/^    parameter lpm_mode = "READ";$/;"	c	module:dcfifo_fefifo
lpm_numwords	sim/tb/altera_mf.v	/^    parameter lpm_numwords            = 2;$/;"	c	module:scfifo
lpm_numwords	sim/tb/altera_mf.v	/^    parameter lpm_numwords = 1;$/;"	c	module:dcfifo_fefifo
lpm_numwords	sim/tb/altera_mf.v	/^    parameter lpm_numwords = 2;$/;"	c	module:dcfifo
lpm_numwords	sim/tb/altera_mf.v	/^    parameter lpm_numwords = 2;$/;"	c	module:dcfifo_async
lpm_numwords	sim/tb/altera_mf.v	/^    parameter lpm_numwords = 2;$/;"	c	module:dcfifo_low_latency
lpm_numwords	sim/tb/altera_mf.v	/^    parameter lpm_numwords = 2;$/;"	c	module:dcfifo_mixed_widths
lpm_numwords	sim/tb/altera_mf.v	/^    parameter lpm_numwords = 2;$/;"	c	module:dcfifo_sync
lpm_representation	sim/tb/altera_mf.v	/^    parameter lpm_representation = "UNSIGNED";$/;"	c	module:altaccumulate
lpm_showahead	sim/tb/altera_mf.v	/^    parameter lpm_showahead           = "OFF";$/;"	c	module:scfifo
lpm_showahead	sim/tb/altera_mf.v	/^    parameter lpm_showahead = "OFF";$/;"	c	module:dcfifo
lpm_showahead	sim/tb/altera_mf.v	/^    parameter lpm_showahead = "OFF";$/;"	c	module:dcfifo_async
lpm_showahead	sim/tb/altera_mf.v	/^    parameter lpm_showahead = "OFF";$/;"	c	module:dcfifo_low_latency
lpm_showahead	sim/tb/altera_mf.v	/^    parameter lpm_showahead = "OFF";$/;"	c	module:dcfifo_mixed_widths
lpm_showahead	sim/tb/altera_mf.v	/^    parameter lpm_showahead = "OFF";$/;"	c	module:dcfifo_sync
lpm_type	sim/tb/altera_mf.v	/^        parameter lpm_type = "alt_cal";$/;"	c	module:alt_cal
lpm_type	sim/tb/altera_mf.v	/^        parameter lpm_type = "alt_cal_av";$/;"	c	module:alt_cal_av
lpm_type	sim/tb/altera_mf.v	/^        parameter lpm_type = "alt_cal_c3gxb";$/;"	c	module:alt_cal_c3gxb
lpm_type	sim/tb/altera_mf.v	/^        parameter lpm_type = "alt_cal_mm";$/;"	c	module:alt_cal_mm
lpm_type	sim/tb/altera_mf.v	/^        parameter lpm_type = "alt_cal_sv";$/;"	c	module:alt_cal_sv
lpm_type	sim/tb/altera_mf.v	/^    parameter    lpm_type    =    "ALTPARALLEL_FLASH_LOADER";$/;"	c	module:altparallel_flash_loader
lpm_type	sim/tb/altera_mf.v	/^    parameter    lpm_type    =    "ALTSERIAL_FLASH_LOADER";$/;"	c	module:altserial_flash_loader
lpm_type	sim/tb/altera_mf.v	/^    parameter    lpm_type    =    "altsource_probe";$/;"	c	module:altsource_probe
lpm_type	sim/tb/altera_mf.v	/^    parameter    lpm_type    =    "altstratixii_oct";$/;"	c	module:altstratixii_oct
lpm_type	sim/tb/altera_mf.v	/^    parameter    lpm_type    =    "sld_signaltap";$/;"	c	module:sld_signaltap
lpm_type	sim/tb/altera_mf.v	/^    parameter    lpm_type    =    "sld_virtual_jtag_basic";$/;"	c	module:sld_virtual_jtag_basic
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type                           = "altsyncram";$/;"	c	module:altsyncram
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type                  = "altmult_accum";$/;"	c	module:altmult_accum
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type                = "scfifo";$/;"	c	module:scfifo
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type               = "alt3pram";$/;"	c	module:alt3pram
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type              = "altmult_add";$/;"	c	module:altmult_add
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "SLD_VIRTUAL_JTAG"; \/\/ required by coding standard$/;"	c	module:sld_virtual_jtag
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "a_graycounter";$/;"	c	module:a_graycounter
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "altaccumulate";$/;"	c	module:altaccumulate
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "altdpram";$/;"	c	module:altdpram
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "altfp_mult";$/;"	c	module:altfp_mult
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "altlvds_rx";$/;"	c	module:altlvds_rx
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "altlvds_tx";$/;"	c	module:altlvds_tx
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "altshift_taps";$/;"	c	module:altshift_taps
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "altsqrt";$/;"	c	module:altsqrt
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "altsquare";$/;"	c	module:altsquare
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "dcfifo";$/;"	c	module:dcfifo
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "dcfifo_mixed_widths";$/;"	c	module:dcfifo_mixed_widths
lpm_type	sim/tb/altera_mf.v	/^    parameter lpm_type = "parallel_add";$/;"	c	module:parallel_add
lpm_type	sim/tb/altera_mf.v	/^  parameter lpm_type = "alt_aeq_s4",$/;"	c	module:alt_aeq_s4
lpm_type	sim/tb/altera_mf.v	/^  parameter lpm_type = "alt_dfe",$/;"	c	module:alt_dfe
lpm_type	sim/tb/altera_mf.v	/^  parameter lpm_type = "alt_eyemon",$/;"	c	module:alt_eyemon
lpm_type	sim/tb/altera_mf.v	/^parameter   lpm_type            = "altpll";$/;"	c	module:altpll
lpm_type	sim/tb/altera_mf.v	/^parameter lpm_type = "altclklock";$/;"	c	module:altclklock
lpm_type	sim/tb/altera_mf.v	/^parameter lpm_type = "altddio_bidir";$/;"	c	module:altddio_bidir
lpm_type	sim/tb/altera_mf.v	/^parameter lpm_type = "altddio_in";$/;"	c	module:altddio_in
lpm_type	sim/tb/altera_mf.v	/^parameter lpm_type = "altddio_out";$/;"	c	module:altddio_out
lpm_width	sim/tb/altera_mf.v	/^    parameter lpm_width               = 1;$/;"	c	module:scfifo
lpm_width	sim/tb/altera_mf.v	/^    parameter lpm_width = 1;$/;"	c	module:dcfifo
lpm_width	sim/tb/altera_mf.v	/^    parameter lpm_width = 1;$/;"	c	module:dcfifo_async
lpm_width	sim/tb/altera_mf.v	/^    parameter lpm_width = 1;$/;"	c	module:dcfifo_low_latency
lpm_width	sim/tb/altera_mf.v	/^    parameter lpm_width = 1;$/;"	c	module:dcfifo_mixed_widths
lpm_width	sim/tb/altera_mf.v	/^    parameter lpm_width = 1;$/;"	c	module:dcfifo_sync
lpm_width	sim/tb/altera_mf.v	/^    parameter lpm_width = 64;$/;"	c	module:dcfifo_dffpipe
lpm_width_r	sim/tb/altera_mf.v	/^    parameter lpm_width_r = lpm_width;$/;"	c	module:dcfifo_low_latency
lpm_width_r	sim/tb/altera_mf.v	/^    parameter lpm_width_r = lpm_width;$/;"	c	module:dcfifo_mixed_widths
lpm_widthad	sim/tb/altera_mf.v	/^    parameter lpm_widthad = 1;$/;"	c	module:dcfifo_fefifo
lpm_widthu	sim/tb/altera_mf.v	/^    parameter lpm_widthu              = 1;$/;"	c	module:scfifo
lpm_widthu	sim/tb/altera_mf.v	/^    parameter lpm_widthu = 1;$/;"	c	module:dcfifo
lpm_widthu	sim/tb/altera_mf.v	/^    parameter lpm_widthu = 1;$/;"	c	module:dcfifo_async
lpm_widthu	sim/tb/altera_mf.v	/^    parameter lpm_widthu = 1;$/;"	c	module:dcfifo_low_latency
lpm_widthu	sim/tb/altera_mf.v	/^    parameter lpm_widthu = 1;$/;"	c	module:dcfifo_mixed_widths
lpm_widthu	sim/tb/altera_mf.v	/^    parameter lpm_widthu = 1;$/;"	c	module:dcfifo_sync
lpm_widthu_r	sim/tb/altera_mf.v	/^    parameter lpm_widthu_r = lpm_widthu;$/;"	c	module:dcfifo_low_latency
lpm_widthu_r	sim/tb/altera_mf.v	/^    parameter lpm_widthu_r = lpm_widthu;$/;"	c	module:dcfifo_mixed_widths
lrreq	sim/tb/altera_mf.v	/^    reg lrreq;$/;"	r	module:dcfifo_fefifo
lsb_position	sim/tb/altera_mf.v	/^    parameter lsb_position = 36 - width_a - width_b;$/;"	c	module:altmult_add
lutram_dual_port_fast_read	sim/tb/altera_mf.v	/^   parameter lutram_dual_port_fast_read = ((is_lutram == 1) && ((read_during_write_mode_mixed_po/;"	c	module:altsyncram
lutram_single_port_fast_read	sim/tb/altera_mf.v	/^   parameter lutram_single_port_fast_read = ((is_lutram == 1) && ((read_during_write_mode_port_a/;"	c	module:altsyncram
lvds_dffb_clk	sim/tb/altera_mf.v	/^    wire lvds_dffb_clk;$/;"	n	module:MF_stratix_pll
lvds_dffc_clk	sim/tb/altera_mf.v	/^    wire lvds_dffc_clk;$/;"	n	module:MF_stratix_pll
lvds_dffd_clk	sim/tb/altera_mf.v	/^    wire lvds_dffd_clk;$/;"	n	module:MF_stratix_pll
m	sim/tb/altera_mf.v	/^        integer m, ivalue;$/;"	r	function:dcfifo_low_latency.str_to_int
m	sim/tb/altera_mf.v	/^        integer m; $/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
m	sim/tb/altera_mf.v	/^        integer m; $/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
m	sim/tb/altera_mf.v	/^        integer m; $/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
m	sim/tb/altera_mf.v	/^        output m; $/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
m	sim/tb/altera_mf.v	/^        output m; $/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
m	sim/tb/altera_mf.v	/^        output m; $/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
m	sim/tb/altera_mf.v	/^    input m,n;$/;"	p	function:MF_cycloneiii_pll.counter_ph
m	sim/tb/altera_mf.v	/^    input m,n;$/;"	p	function:MF_cycloneiiigl_pll.counter_ph
m	sim/tb/altera_mf.v	/^    input m,n;$/;"	p	function:MF_stratix_pll.counter_ph
m	sim/tb/altera_mf.v	/^    input m,n;$/;"	p	function:MF_stratixii_pll.counter_ph
m	sim/tb/altera_mf.v	/^    input m,n;$/;"	p	function:MF_stratixiii_pll.counter_ph
m	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_cycloneiii_pll.counter_initial
m	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_cycloneiiigl_pll.counter_initial
m	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_stratix_pll.counter_initial
m	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_stratixii_pll.counter_initial
m	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_stratixiii_pll.counter_initial
m	sim/tb/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
m	sim/tb/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
m	sim/tb/altera_mf.v	/^    integer m, magnitude;$/;"	r	function:MF_cycloneiii_pll.str2int
m	sim/tb/altera_mf.v	/^    integer m, magnitude;$/;"	r	function:MF_cycloneiiigl_pll.str2int
m	sim/tb/altera_mf.v	/^    integer m, magnitude;$/;"	r	function:MF_stratix_pll.str2int
m	sim/tb/altera_mf.v	/^    integer m, magnitude;$/;"	r	function:MF_stratixii_pll.str2int
m	sim/tb/altera_mf.v	/^    integer m, magnitude;$/;"	r	function:MF_stratixiii_pll.str2int
m	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_cycloneiii_pll.counter_ph
m	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_cycloneiiigl_pll.counter_ph
m	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_stratix_pll.counter_ph
m	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_stratixii_pll.counter_ph
m	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_stratixiii_pll.counter_ph
m	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_cycloneiii_pll.counter_initial
m	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_cycloneiiigl_pll.counter_initial
m	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratix_pll.counter_initial
m	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratixii_pll.counter_initial
m	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratixiii_pll.counter_initial
m	sim/tb/altera_mf.v	/^    parameter m = 0;$/;"	c	module:MF_cycloneiii_pll
m	sim/tb/altera_mf.v	/^    parameter m = 0;$/;"	c	module:MF_cycloneiiigl_pll
m	sim/tb/altera_mf.v	/^    parameter m = 0;$/;"	c	module:MF_stratix_pll
m	sim/tb/altera_mf.v	/^    parameter m = 0;$/;"	c	module:MF_stratixii_pll
m	sim/tb/altera_mf.v	/^    parameter m = 0;$/;"	c	module:MF_stratixiii_pll
m	sim/tb/altera_mf.v	/^integer m;$/;"	r	function:altclklock.time_delay
m	sim/tb/altera_mf.v	/^parameter   m                   = 0; \/\/ m must default to 0 in order for altpll to calculate a/;"	c	module:altpll
m1	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
m1	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
m1	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
m1	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
m1	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.maxnegabs
m1	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.mintimedelay
m1	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.maxnegabs
m1	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.mintimedelay
m1	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.maxnegabs
m1	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.mintimedelay
m2	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
m2	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
m2	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
m2	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
m2	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.maxnegabs
m2	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.mintimedelay
m2	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.maxnegabs
m2	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.mintimedelay
m2	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.maxnegabs
m2	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.mintimedelay
m2	sim/tb/altera_mf.v	/^    parameter m2 = 1;$/;"	c	module:MF_stratix_pll
m2	sim/tb/altera_mf.v	/^    parameter m2 = 1;$/;"	c	module:MF_stratixii_pll
m2	sim/tb/altera_mf.v	/^parameter   m2                  = 1;$/;"	c	module:altpll
m2_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] m2_mode_val;$/;"	r	module:MF_stratix_pll
m2_val	sim/tb/altera_mf.v	/^    reg [31:0] m2_val;$/;"	r	module:MF_stratix_pll
m3	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
m3	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
m3	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
m3	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
m3	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.maxnegabs
m3	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.mintimedelay
m3	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.maxnegabs
m3	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.mintimedelay
m3	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.maxnegabs
m3	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.mintimedelay
m4	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
m4	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
m4	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
m4	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
m4	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.maxnegabs
m4	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.mintimedelay
m4	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.maxnegabs
m4	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.mintimedelay
m4	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.maxnegabs
m4	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.mintimedelay
m5	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
m5	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
m5	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
m5	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
m5	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.maxnegabs
m5	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.mintimedelay
m5	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.maxnegabs
m5	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.mintimedelay
m5	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.maxnegabs
m5	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.mintimedelay
m6	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
m6	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
m6	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
m6	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
m6	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.maxnegabs
m6	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.mintimedelay
m6	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.maxnegabs
m6	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.mintimedelay
m6	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.maxnegabs
m6	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.mintimedelay
m7	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
m7	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
m7	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
m7	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
m7	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.maxnegabs
m7	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.mintimedelay
m7	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.maxnegabs
m7	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.mintimedelay
m7	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.maxnegabs
m7	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.mintimedelay
m8	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
m8	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
m8	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
m8	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
m8	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.maxnegabs
m8	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.mintimedelay
m8	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.maxnegabs
m8	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.mintimedelay
m8	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.maxnegabs
m8	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.mintimedelay
m9	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
m9	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
m9	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
m9	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
m9	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.maxnegabs
m9	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratix_pll.mintimedelay
m9	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.maxnegabs
m9	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixii_pll.mintimedelay
m9	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.maxnegabs
m9	sim/tb/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r	function:MF_stratixiii_pll.mintimedelay
m_delay	sim/tb/altera_mf.v	/^    reg [31:0] m_delay;$/;"	r	module:MF_cycloneiii_pll
m_delay	sim/tb/altera_mf.v	/^    reg [31:0] m_delay;$/;"	r	module:MF_cycloneiiigl_pll
m_delay	sim/tb/altera_mf.v	/^    reg [31:0] m_delay;$/;"	r	module:MF_stratix_pll
m_delay	sim/tb/altera_mf.v	/^    reg [31:0] m_delay;$/;"	r	module:MF_stratixii_pll
m_delay	sim/tb/altera_mf.v	/^    reg [31:0] m_delay;$/;"	r	module:MF_stratixiii_pll
m_hi	sim/tb/altera_mf.v	/^    reg [31:0] m_hi;$/;"	r	module:MF_stratixii_pll
m_hi	sim/tb/altera_mf.v	/^    reg [7:0] m_hi;$/;"	r	module:MF_cycloneiii_pll
m_hi	sim/tb/altera_mf.v	/^    reg [7:0] m_hi;$/;"	r	module:MF_cycloneiiigl_pll
m_hi	sim/tb/altera_mf.v	/^    reg [7:0] m_hi;$/;"	r	module:MF_stratixiii_pll
m_initial	sim/tb/altera_mf.v	/^    parameter m_initial = 1;$/;"	c	module:MF_cycloneiii_pll
m_initial	sim/tb/altera_mf.v	/^    parameter m_initial = 1;$/;"	c	module:MF_cycloneiiigl_pll
m_initial	sim/tb/altera_mf.v	/^    parameter m_initial = 1;$/;"	c	module:MF_stratix_pll
m_initial	sim/tb/altera_mf.v	/^    parameter m_initial = 1;$/;"	c	module:MF_stratixii_pll
m_initial	sim/tb/altera_mf.v	/^    parameter m_initial = 1;$/;"	c	module:MF_stratixiii_pll
m_initial	sim/tb/altera_mf.v	/^parameter   m_initial           = 1;$/;"	c	module:altpll
m_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] m_initial_val;$/;"	r	module:MF_cycloneiii_pll
m_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] m_initial_val;$/;"	r	module:MF_cycloneiiigl_pll
m_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] m_initial_val;$/;"	r	module:MF_stratix_pll
m_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] m_initial_val;$/;"	r	module:MF_stratixii_pll
m_initial_val	sim/tb/altera_mf.v	/^    reg [31:0] m_initial_val;$/;"	r	module:MF_stratixiii_pll
m_lo	sim/tb/altera_mf.v	/^    reg [31:0] m_lo;$/;"	r	module:MF_stratixii_pll
m_lo	sim/tb/altera_mf.v	/^    reg [7:0] m_lo;$/;"	r	module:MF_cycloneiii_pll
m_lo	sim/tb/altera_mf.v	/^    reg [7:0] m_lo;$/;"	r	module:MF_cycloneiiigl_pll
m_lo	sim/tb/altera_mf.v	/^    reg [7:0] m_lo;$/;"	r	module:MF_stratixiii_pll
m_mod	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
m_mod	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
m_mod	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
m_mod	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
m_mod	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
m_mod	sim/tb/altera_mf.v	/^    reg [31:0] m_mod;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
m_mod	sim/tb/altera_mf.v	/^    reg [31:0] m_mod;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
m_mod	sim/tb/altera_mf.v	/^    reg [31:0] m_mod;$/;"	r	function:MF_stratix_pll.slowest_clk
m_mod	sim/tb/altera_mf.v	/^    reg [31:0] m_mod;$/;"	r	function:MF_stratixii_pll.slowest_clk
m_mod	sim/tb/altera_mf.v	/^    reg [31:0] m_mod;$/;"	r	function:MF_stratixiii_pll.slowest_clk
m_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] m_mode_val;$/;"	r	module:MF_stratix_pll
m_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] m_mode_val[0:1];$/;"	r	module:MF_cycloneiii_pll
m_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] m_mode_val[0:1];$/;"	r	module:MF_cycloneiiigl_pll
m_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] m_mode_val[0:1];$/;"	r	module:MF_stratixii_pll
m_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] m_mode_val[0:1];$/;"	r	module:MF_stratixiii_pll
m_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] m_mode_val_old[0:1];$/;"	r	module:MF_cycloneiii_pll
m_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] m_mode_val_old[0:1];$/;"	r	module:MF_cycloneiiigl_pll
m_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] m_mode_val_old[0:1];$/;"	r	module:MF_stratixii_pll
m_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] m_mode_val_old[0:1];$/;"	r	module:MF_stratixiii_pll
m_out	sim/tb/altera_mf.v	/^        integer m_out;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
m_out	sim/tb/altera_mf.v	/^        integer m_out;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
m_out	sim/tb/altera_mf.v	/^        integer m_out;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
m_ph	sim/tb/altera_mf.v	/^    parameter m_ph = 0;$/;"	c	module:MF_cycloneiii_pll
m_ph	sim/tb/altera_mf.v	/^    parameter m_ph = 0;$/;"	c	module:MF_cycloneiiigl_pll
m_ph	sim/tb/altera_mf.v	/^    parameter m_ph = 0;$/;"	c	module:MF_stratix_pll
m_ph	sim/tb/altera_mf.v	/^    parameter m_ph = 0;$/;"	c	module:MF_stratixii_pll
m_ph	sim/tb/altera_mf.v	/^    parameter m_ph = 0;$/;"	c	module:MF_stratixiii_pll
m_ph	sim/tb/altera_mf.v	/^parameter   m_ph                = 0;$/;"	c	module:altpll
m_ph_val	sim/tb/altera_mf.v	/^    integer   m_ph_val;$/;"	r	module:MF_cycloneiii_pll
m_ph_val	sim/tb/altera_mf.v	/^    integer   m_ph_val;$/;"	r	module:MF_cycloneiiigl_pll
m_ph_val	sim/tb/altera_mf.v	/^    integer   m_ph_val;$/;"	r	module:MF_stratix_pll
m_ph_val	sim/tb/altera_mf.v	/^    integer   m_ph_val;$/;"	r	module:MF_stratixii_pll
m_ph_val	sim/tb/altera_mf.v	/^    integer   m_ph_val;$/;"	r	module:MF_stratixiii_pll
m_ph_val_old	sim/tb/altera_mf.v	/^    integer   m_ph_val_old;$/;"	r	module:MF_cycloneiii_pll
m_ph_val_old	sim/tb/altera_mf.v	/^    integer   m_ph_val_old;$/;"	r	module:MF_cycloneiiigl_pll
m_ph_val_old	sim/tb/altera_mf.v	/^    integer   m_ph_val_old;$/;"	r	module:MF_stratixii_pll
m_ph_val_old	sim/tb/altera_mf.v	/^    integer   m_ph_val_old;$/;"	r	module:MF_stratixiii_pll
m_ph_val_orig	sim/tb/altera_mf.v	/^    integer m_ph_val_orig;$/;"	r	module:MF_cycloneiii_pll
m_ph_val_orig	sim/tb/altera_mf.v	/^    integer m_ph_val_orig;$/;"	r	module:MF_cycloneiiigl_pll
m_ph_val_orig	sim/tb/altera_mf.v	/^    integer m_ph_val_orig;$/;"	r	module:MF_stratixii_pll
m_ph_val_orig	sim/tb/altera_mf.v	/^    integer m_ph_val_orig;$/;"	r	module:MF_stratixiii_pll
m_ph_val_tmp	sim/tb/altera_mf.v	/^    integer   m_ph_val_tmp;$/;"	r	module:MF_cycloneiii_pll
m_ph_val_tmp	sim/tb/altera_mf.v	/^    integer   m_ph_val_tmp;$/;"	r	module:MF_cycloneiiigl_pll
m_ph_val_tmp	sim/tb/altera_mf.v	/^    integer   m_ph_val_tmp;$/;"	r	module:MF_stratixii_pll
m_ph_val_tmp	sim/tb/altera_mf.v	/^    integer   m_ph_val_tmp;$/;"	r	module:MF_stratixiii_pll
m_test_source	sim/tb/altera_mf.v	/^    parameter m_test_source  = -1;$/;"	c	module:MF_cycloneiii_pll
m_test_source	sim/tb/altera_mf.v	/^    parameter m_test_source  = -1;$/;"	c	module:MF_cycloneiiigl_pll
m_test_source	sim/tb/altera_mf.v	/^    parameter m_test_source  = -1;$/;"	c	module:MF_stratixiii_pll
m_test_source	sim/tb/altera_mf.v	/^    parameter m_test_source = 5;$/;"	c	module:MF_stratixii_pll
m_test_source	sim/tb/altera_mf.v	/^parameter   m_test_source       = 5;$/;"	c	module:altpll
m_time_delay	sim/tb/altera_mf.v	/^    input clk_time_delay, m_time_delay, n_time_delay;$/;"	p	function:MF_stratix_pll.counter_time_delay
m_time_delay	sim/tb/altera_mf.v	/^    integer clk_time_delay, m_time_delay, n_time_delay;$/;"	r	function:MF_stratix_pll.counter_time_delay
m_time_delay	sim/tb/altera_mf.v	/^    parameter m_time_delay = 0;$/;"	c	module:MF_stratix_pll
m_time_delay	sim/tb/altera_mf.v	/^parameter   m_time_delay        = 0;$/;"	c	module:altpll
m_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] m_time_delay_val;$/;"	r	module:MF_stratix_pll
m_times_vco_period	sim/tb/altera_mf.v	/^    integer m_times_vco_period;$/;"	r	module:MF_cycloneiii_pll
m_times_vco_period	sim/tb/altera_mf.v	/^    integer m_times_vco_period;$/;"	r	module:MF_stratix_pll
m_times_vco_period	sim/tb/altera_mf.v	/^    integer m_times_vco_period;$/;"	r	module:MF_stratixii_pll
m_times_vco_period	sim/tb/altera_mf.v	/^    integer m_times_vco_period;$/;"	r	module:MF_stratixiii_pll
m_times_vco_period	sim/tb/altera_mf.v	/^    time m_times_vco_period;$/;"	r	module:MF_cycloneiiigl_pll
m_val	sim/tb/altera_mf.v	/^    reg [31:0] m_val;$/;"	r	module:MF_stratix_pll
m_val	sim/tb/altera_mf.v	/^    reg [31:0] m_val[0:1];$/;"	r	module:MF_cycloneiii_pll
m_val	sim/tb/altera_mf.v	/^    reg [31:0] m_val[0:1];$/;"	r	module:MF_cycloneiiigl_pll
m_val	sim/tb/altera_mf.v	/^    reg [31:0] m_val[0:1];$/;"	r	module:MF_stratixii_pll
m_val	sim/tb/altera_mf.v	/^    reg [31:0] m_val[0:1];$/;"	r	module:MF_stratixiii_pll
m_val_old	sim/tb/altera_mf.v	/^    reg [31:0] m_val_old[0:1];$/;"	r	module:MF_cycloneiii_pll
m_val_old	sim/tb/altera_mf.v	/^    reg [31:0] m_val_old[0:1];$/;"	r	module:MF_cycloneiiigl_pll
m_val_old	sim/tb/altera_mf.v	/^    reg [31:0] m_val_old[0:1];$/;"	r	module:MF_stratixii_pll
m_val_old	sim/tb/altera_mf.v	/^    reg [31:0] m_val_old[0:1];$/;"	r	module:MF_stratixiii_pll
m_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] m_val_tmp;$/;"	r	module:MF_stratix_pll
m_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] m_val_tmp[0:1];$/;"	r	module:MF_cycloneiii_pll
m_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] m_val_tmp[0:1];$/;"	r	module:MF_cycloneiiigl_pll
m_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] m_val_tmp[0:1];$/;"	r	module:MF_stratixii_pll
m_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] m_val_tmp[0:1];$/;"	r	module:MF_stratixiii_pll
m_value	sim/tb/altera_mf.v	/^        integer m_value;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
m_value	sim/tb/altera_mf.v	/^        integer m_value;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
m_value	sim/tb/altera_mf.v	/^        integer m_value;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
m_value	sim/tb/altera_mf.v	/^        integer m_value;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
m_value	sim/tb/altera_mf.v	/^        integer m_value;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
magnitude	sim/tb/altera_mf.v	/^    integer m, magnitude;$/;"	r	function:MF_cycloneiii_pll.str2int
magnitude	sim/tb/altera_mf.v	/^    integer m, magnitude;$/;"	r	function:MF_cycloneiiigl_pll.str2int
magnitude	sim/tb/altera_mf.v	/^    integer m, magnitude;$/;"	r	function:MF_stratix_pll.str2int
magnitude	sim/tb/altera_mf.v	/^    integer m, magnitude;$/;"	r	function:MF_stratixii_pll.str2int
magnitude	sim/tb/altera_mf.v	/^    integer m, magnitude;$/;"	r	function:MF_stratixiii_pll.str2int
mant_dataa	sim/tb/altera_mf.v	/^    reg[width_man : 0] mant_dataa;$/;"	r	module:altfp_mult
mant_datab	sim/tb/altera_mf.v	/^    reg[width_man : 0] mant_datab;$/;"	r	module:altfp_mult
mant_result	sim/tb/altera_mf.v	/^    reg[(2 * width_man) + 1 : 0] mant_result;$/;"	r	module:altfp_mult
mant_result_msb	sim/tb/altera_mf.v	/^    reg mant_result_msb;$/;"	r	module:altfp_mult
max_d_value	sim/tb/altera_mf.v	/^    integer max_d_value;$/;"	r	module:MF_cycloneiii_pll
max_d_value	sim/tb/altera_mf.v	/^    integer max_d_value;$/;"	r	module:MF_cycloneiiigl_pll
max_d_value	sim/tb/altera_mf.v	/^    integer max_d_value;$/;"	r	module:MF_stratix_pll
max_d_value	sim/tb/altera_mf.v	/^    integer max_d_value;$/;"	r	module:MF_stratixii_pll
max_d_value	sim/tb/altera_mf.v	/^    integer max_d_value;$/;"	r	module:MF_stratixiii_pll
max_denom	sim/tb/altera_mf.v	/^        input max_denom;$/;"	p	task:MF_cycloneiii_pll.find_simple_integer_fraction
max_denom	sim/tb/altera_mf.v	/^        input max_denom;$/;"	p	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
max_denom	sim/tb/altera_mf.v	/^        input max_denom;$/;"	p	task:MF_stratix_pll.find_simple_integer_fraction
max_denom	sim/tb/altera_mf.v	/^        input max_denom;$/;"	p	task:MF_stratixii_pll.find_simple_integer_fraction
max_denom	sim/tb/altera_mf.v	/^        input max_denom;$/;"	p	task:MF_stratixiii_pll.find_simple_integer_fraction
max_denom	sim/tb/altera_mf.v	/^        integer max_denom;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
max_denom	sim/tb/altera_mf.v	/^        integer max_denom;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
max_denom	sim/tb/altera_mf.v	/^        integer max_denom;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
max_denom	sim/tb/altera_mf.v	/^        integer max_denom;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
max_denom	sim/tb/altera_mf.v	/^        integer max_denom;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
max_iter	sim/tb/altera_mf.v	/^        parameter max_iter = 20;$/;"	c	task:MF_cycloneiii_pll.find_simple_integer_fraction
max_iter	sim/tb/altera_mf.v	/^        parameter max_iter = 20;$/;"	c	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
max_iter	sim/tb/altera_mf.v	/^        parameter max_iter = 20;$/;"	c	task:MF_stratix_pll.find_simple_integer_fraction
max_iter	sim/tb/altera_mf.v	/^        parameter max_iter = 20;$/;"	c	task:MF_stratixii_pll.find_simple_integer_fraction
max_iter	sim/tb/altera_mf.v	/^        parameter max_iter = 20;$/;"	c	task:MF_stratixiii_pll.find_simple_integer_fraction
max_m	sim/tb/altera_mf.v	/^        parameter max_m = 511;$/;"	c	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
max_m	sim/tb/altera_mf.v	/^        parameter max_m = 511;$/;"	c	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
max_m	sim/tb/altera_mf.v	/^        parameter max_m = 511;$/;"	c	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
max_modulus	sim/tb/altera_mf.v	/^    integer max_modulus;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
max_modulus	sim/tb/altera_mf.v	/^    integer max_modulus;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
max_modulus	sim/tb/altera_mf.v	/^    integer max_modulus;$/;"	r	function:MF_stratix_pll.slowest_clk
max_modulus	sim/tb/altera_mf.v	/^    integer max_modulus;$/;"	r	function:MF_stratixii_pll.slowest_clk
max_modulus	sim/tb/altera_mf.v	/^    integer max_modulus;$/;"	r	function:MF_stratixiii_pll.slowest_clk
max_n	sim/tb/altera_mf.v	/^        parameter max_n = 511;$/;"	c	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
max_n	sim/tb/altera_mf.v	/^        parameter max_n = 511;$/;"	c	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
max_n	sim/tb/altera_mf.v	/^        parameter max_n = 511;$/;"	c	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
max_neg_abs	sim/tb/altera_mf.v	/^    integer   max_neg_abs;$/;"	r	module:MF_cycloneiii_pll
max_neg_abs	sim/tb/altera_mf.v	/^    integer   max_neg_abs;$/;"	r	module:MF_cycloneiiigl_pll
max_neg_abs	sim/tb/altera_mf.v	/^    integer   max_neg_abs;$/;"	r	module:MF_stratix_pll
max_neg_abs	sim/tb/altera_mf.v	/^    integer   max_neg_abs;$/;"	r	module:MF_stratixii_pll
max_neg_abs	sim/tb/altera_mf.v	/^    integer   max_neg_abs;$/;"	r	module:MF_stratixiii_pll
max_offset	sim/tb/altera_mf.v	/^        parameter max_offset = 0.004;$/;"	c	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
max_offset	sim/tb/altera_mf.v	/^        parameter max_offset = 0.004;$/;"	c	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
max_offset	sim/tb/altera_mf.v	/^        parameter max_offset = 0.004;$/;"	c	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
max_pfd	sim/tb/altera_mf.v	/^        parameter max_pfd = 720;$/;"	c	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
max_pfd	sim/tb/altera_mf.v	/^        parameter max_pfd = 720;$/;"	c	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
max_pfd	sim/tb/altera_mf.v	/^        parameter max_pfd = 720;$/;"	c	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
max_precision	sim/tb/altera_mf.v	/^    `define max_precision (width+size+shift*(size-1)+30)    \/\/ Result will not overflow this s/;"	c	module:parallel_add
max_vco	sim/tb/altera_mf.v	/^        parameter max_vco = 1300;$/;"	c	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
max_vco	sim/tb/altera_mf.v	/^        parameter max_vco = 1600; \/\/ max vco frequency. (in mHz)$/;"	c	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
max_vco	sim/tb/altera_mf.v	/^        parameter max_vco = 1600; \/\/ max vco frequency. (in mHz)$/;"	c	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
maximum_depth	sim/tb/altera_mf.v	/^    parameter maximum_depth                      = 0;$/;"	c	module:altsyncram
maximum_depth	sim/tb/altera_mf.v	/^    parameter maximum_depth           = 0;    $/;"	c	module:scfifo
maximum_depth	sim/tb/altera_mf.v	/^    parameter maximum_depth    = 0;             \/\/ maximum segmented value of the RAM$/;"	c	module:alt3pram
maximum_depth	sim/tb/altera_mf.v	/^    parameter maximum_depth = 2048;$/;"	c	module:altdpram
maxnegabs	sim/tb/altera_mf.v	/^    function integer maxnegabs;$/;"	f	module:MF_cycloneiii_pll
maxnegabs	sim/tb/altera_mf.v	/^    function integer maxnegabs;$/;"	f	module:MF_cycloneiiigl_pll
maxnegabs	sim/tb/altera_mf.v	/^    function integer maxnegabs;$/;"	f	module:MF_stratix_pll
maxnegabs	sim/tb/altera_mf.v	/^    function integer maxnegabs;$/;"	f	module:MF_stratixii_pll
maxnegabs	sim/tb/altera_mf.v	/^    function integer maxnegabs;$/;"	f	module:MF_stratixiii_pll
mem_data	sim/tb/altera_mf.v	/^    reg  [width-1:0]       mem_data [(1<<widthad)-1:0];$/;"	r	module:alt3pram
mem_data	sim/tb/altera_mf.v	/^    reg [lpm_width-1:0] mem_data [(1<<lpm_widthu)-1:0];$/;"	r	module:dcfifo_async
mem_data	sim/tb/altera_mf.v	/^    reg [lpm_width-1:0] mem_data [(1<<lpm_widthu)-1:0];$/;"	r	module:dcfifo_sync
mem_data	sim/tb/altera_mf.v	/^    reg [lpm_width-1:0] mem_data [(1<<lpm_widthu):0];$/;"	r	module:scfifo
mem_data	sim/tb/altera_mf.v	/^    reg [lpm_width_r-1:0] mem_data [(1<<FIFO_DEPTH) + WIDTH_RATIO : 0];$/;"	r	module:dcfifo_low_latency
mem_data	sim/tb/altera_mf.v	/^    reg [width-1:0] mem_data [0:(1<<widthad)-1];$/;"	r	module:altdpram
mem_data	sim/tb/altera_mf.v	/^    reg [width_a-1:0] mem_data [0:(1<<widthad_a)-1];$/;"	r	module:altsyncram
mem_data2	sim/tb/altera_mf.v	/^    reg [lpm_width-1:0] mem_data2 [(1<<lpm_widthu)-1:0];$/;"	r	module:dcfifo_async
mem_data_b	sim/tb/altera_mf.v	/^    reg [width_b-1:0] mem_data_b [0:(1<<widthad_b)-1];$/;"	r	module:altsyncram
mem_output	sim/tb/altera_mf.v	/^    reg [width-1:0] mem_output;$/;"	r	module:altdpram
mem_output_at_inclock	sim/tb/altera_mf.v	/^    reg [width-1:0] mem_output_at_inclock;$/;"	r	module:altdpram
mem_output_at_outclock	sim/tb/altera_mf.v	/^    reg [width-1:0] mem_output_at_outclock;$/;"	r	module:altdpram
memory_data1	sim/tb/altera_mf.v	/^    reg [`MAX_WIDTH : 0] memory_data1, memory_data2;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
memory_data2	sim/tb/altera_mf.v	/^    reg [`MAX_WIDTH : 0] memory_data1, memory_data2;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
memory_depth	sim/tb/altera_mf.v	/^    integer memory_width, memory_depth;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
memory_width	sim/tb/altera_mf.v	/^    integer memory_width, memory_depth;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
metastable_event	sim/tb/altera_mf.v	/^    event metastable_event; \/\/ hook for debug monitoring$/;"	e	module:altera_std_synchronizer
min_pfd	sim/tb/altera_mf.v	/^        parameter min_pfd = 5;$/;"	c	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
min_pfd	sim/tb/altera_mf.v	/^        parameter min_pfd = 5;$/;"	c	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
min_pfd	sim/tb/altera_mf.v	/^        parameter min_pfd = 5;$/;"	c	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
min_vco	sim/tb/altera_mf.v	/^        parameter min_vco = 300;  \/\/ min vco frequency. (in mHz)$/;"	c	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
min_vco	sim/tb/altera_mf.v	/^        parameter min_vco = 300;  \/\/ min vco frequency. (in mHz)$/;"	c	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
min_vco	sim/tb/altera_mf.v	/^        parameter min_vco = 300;$/;"	c	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
mintimedelay	sim/tb/altera_mf.v	/^    function integer mintimedelay;$/;"	f	module:MF_cycloneiii_pll
mintimedelay	sim/tb/altera_mf.v	/^    function integer mintimedelay;$/;"	f	module:MF_cycloneiiigl_pll
mintimedelay	sim/tb/altera_mf.v	/^    function integer mintimedelay;$/;"	f	module:MF_stratix_pll
mintimedelay	sim/tb/altera_mf.v	/^    function integer mintimedelay;$/;"	f	module:MF_stratixii_pll
mintimedelay	sim/tb/altera_mf.v	/^    function integer mintimedelay;$/;"	f	module:MF_stratixiii_pll
mode	sim/tb/altera_mf.v	/^    input [8*6:1] mode;$/;"	p	function:MF_cycloneiii_pll.translate_string
mode	sim/tb/altera_mf.v	/^    input [8*6:1] mode;$/;"	p	function:MF_cycloneiiigl_pll.translate_string
mode	sim/tb/altera_mf.v	/^    input [8*6:1] mode;$/;"	p	function:MF_stratixii_pll.translate_string
mode	sim/tb/altera_mf.v	/^    input [8*6:1] mode;$/;"	p	function:MF_stratixiii_pll.translate_string
mode	sim/tb/altera_mf.v	/^    input [8*6:1] mode;$/;"	p	module:MF_cycloneiiigl_scale_cntr
mode	sim/tb/altera_mf.v	/^    input [8*6:1] mode;$/;"	p	module:arm_scale_cntr
mode	sim/tb/altera_mf.v	/^    input [8*6:1] mode;$/;"	p	module:cda_scale_cntr
mode	sim/tb/altera_mf.v	/^    input [8*6:1] mode;$/;"	p	module:stx_scale_cntr
mode	sim/tb/altera_mf.v	/^    input [8*6:1] mode;$/;"	p	module:ttn_scale_cntr
mode	sim/tb/altera_mf.v	/^    input mode;$/;"	p	function:MF_stratix_pll.translate_string
mode	sim/tb/altera_mf.v	/^    integer mode;$/;"	r	function:MF_cycloneiii_pll.counter_high
mode	sim/tb/altera_mf.v	/^    integer mode;$/;"	r	function:MF_cycloneiii_pll.counter_low
mode	sim/tb/altera_mf.v	/^    integer mode;$/;"	r	function:MF_cycloneiiigl_pll.counter_high
mode	sim/tb/altera_mf.v	/^    integer mode;$/;"	r	function:MF_cycloneiiigl_pll.counter_low
mode	sim/tb/altera_mf.v	/^    integer mode;$/;"	r	function:MF_stratix_pll.counter_high
mode	sim/tb/altera_mf.v	/^    integer mode;$/;"	r	function:MF_stratix_pll.counter_low
mode	sim/tb/altera_mf.v	/^    integer mode;$/;"	r	function:MF_stratixii_pll.counter_high
mode	sim/tb/altera_mf.v	/^    integer mode;$/;"	r	function:MF_stratixii_pll.counter_low
mode	sim/tb/altera_mf.v	/^    integer mode;$/;"	r	function:MF_stratixiii_pll.counter_high
mode	sim/tb/altera_mf.v	/^    integer mode;$/;"	r	function:MF_stratixiii_pll.counter_low
modulus	sim/tb/altera_mf.v	/^    input [31:0] modulus;$/;"	p	module:MF_cycloneiiigl_m_cntr
modulus	sim/tb/altera_mf.v	/^    input [31:0] modulus;$/;"	p	module:MF_cycloneiiigl_n_cntr
modulus	sim/tb/altera_mf.v	/^    input [31:0] modulus;$/;"	p	module:arm_m_cntr
modulus	sim/tb/altera_mf.v	/^    input [31:0] modulus;$/;"	p	module:arm_n_cntr
modulus	sim/tb/altera_mf.v	/^    input [31:0] modulus;$/;"	p	module:cda_m_cntr
modulus	sim/tb/altera_mf.v	/^    input [31:0] modulus;$/;"	p	module:cda_n_cntr
modulus	sim/tb/altera_mf.v	/^    input [31:0] modulus;$/;"	p	module:stx_m_cntr
modulus	sim/tb/altera_mf.v	/^    input [31:0] modulus;$/;"	p	module:stx_n_cntr
modulus	sim/tb/altera_mf.v	/^    input [31:0] modulus;$/;"	p	module:ttn_m_cntr
modulus	sim/tb/altera_mf.v	/^    input [31:0] modulus;$/;"	p	module:ttn_n_cntr
modulus	sim/tb/altera_mf.v	/^    integer modulus;$/;"	r	module:cycloneiiigl_post_divider
msb	sim/tb/altera_mf.v	/^    reg msb;$/;"	r	module:altmult_add
msb_aligned_result	sim/tb/altera_mf.v	/^    wire [`max_precision-1:0] msb_aligned_result;$/;"	n	module:parallel_add
msg_code	sim/tb/altera_mf.v	/^    input msg_code;$/;"	p	function:MF_cycloneiii_pll.display_msg
msg_code	sim/tb/altera_mf.v	/^    input msg_code;$/;"	p	function:MF_cycloneiiigl_pll.display_msg
msg_code	sim/tb/altera_mf.v	/^    input msg_code;$/;"	p	function:MF_stratixii_pll.display_msg
msg_code	sim/tb/altera_mf.v	/^    input msg_code;$/;"	p	function:MF_stratixiii_pll.display_msg
msg_code	sim/tb/altera_mf.v	/^    integer msg_code;$/;"	r	function:MF_cycloneiii_pll.display_msg
msg_code	sim/tb/altera_mf.v	/^    integer msg_code;$/;"	r	function:MF_cycloneiiigl_pll.display_msg
msg_code	sim/tb/altera_mf.v	/^    integer msg_code;$/;"	r	function:MF_stratixii_pll.display_msg
msg_code	sim/tb/altera_mf.v	/^    integer msg_code;$/;"	r	function:MF_stratixiii_pll.display_msg
msw_subtract	sim/tb/altera_mf.v	/^    parameter msw_subtract = "NO";  \/\/ or "YES"$/;"	c	module:parallel_add
mult01_round	sim/tb/altera_mf.v	/^    input mult01_round;$/;"	p	module:altmult_add
mult01_round_aclr	sim/tb/altera_mf.v	/^    parameter mult01_round_aclr                     = "ACLR3";$/;"	c	module:altmult_add
mult01_round_pre	sim/tb/altera_mf.v	/^    wire mult01_round_pre;$/;"	n	module:altmult_add
mult01_round_reg	sim/tb/altera_mf.v	/^    reg mult01_round_reg;$/;"	r	module:altmult_add
mult01_round_register	sim/tb/altera_mf.v	/^    parameter mult01_round_register                 = "CLOCK0";$/;"	c	module:altmult_add
mult01_round_wire	sim/tb/altera_mf.v	/^    wire mult01_round_wire;$/;"	n	module:altmult_add
mult01_round_wire_clk	sim/tb/altera_mf.v	/^    wire mult01_round_wire_clk;$/;"	n	module:altmult_add
mult01_round_wire_clr	sim/tb/altera_mf.v	/^    tri0 mult01_round_wire_clr;$/;"	n	module:altmult_add
mult01_round_wire_en	sim/tb/altera_mf.v	/^    tri1 mult01_round_wire_en;$/;"	n	module:altmult_add
mult01_saturate_pre	sim/tb/altera_mf.v	/^    wire mult01_saturate_pre;$/;"	n	module:altmult_add
mult01_saturate_reg	sim/tb/altera_mf.v	/^    reg mult01_saturate_reg;$/;"	r	module:altmult_add
mult01_saturate_wire	sim/tb/altera_mf.v	/^    wire mult01_saturate_wire;$/;"	n	module:altmult_add
mult01_saturate_wire_clk	sim/tb/altera_mf.v	/^    wire mult01_saturate_wire_clk;$/;"	n	module:altmult_add
mult01_saturate_wire_clr	sim/tb/altera_mf.v	/^    tri0 mult01_saturate_wire_clr;$/;"	n	module:altmult_add
mult01_saturate_wire_en	sim/tb/altera_mf.v	/^    tri1 mult01_saturate_wire_en;$/;"	n	module:altmult_add
mult01_saturation	sim/tb/altera_mf.v	/^    input mult01_saturation;$/;"	p	module:altmult_add
mult01_saturation_aclr	sim/tb/altera_mf.v	/^    parameter mult01_saturation_aclr                = "ACLR3";$/;"	c	module:altmult_add
mult01_saturation_register	sim/tb/altera_mf.v	/^    parameter mult01_saturation_register            = "CLOCK0";$/;"	c	module:altmult_add
mult0_is_saturated	sim/tb/altera_mf.v	/^    output mult0_is_saturated;$/;"	p	module:altmult_add
mult0_result	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult0_result;$/;"	r	module:altmult_add
mult0_round_out	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult0_round_out;$/;"	r	module:altmult_add
mult0_saturate_out	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult0_saturate_out;$/;"	r	module:altmult_add
mult0_saturate_overflow	sim/tb/altera_mf.v	/^    reg mult0_saturate_overflow;$/;"	r	module:altmult_add
mult0_saturate_overflow_stat	sim/tb/altera_mf.v	/^    reg mult0_saturate_overflow_stat;$/;"	r	module:altmult_add
mult0_source_scanin_en	sim/tb/altera_mf.v	/^    tri0 mult0_source_scanin_en;$/;"	n	module:altmult_add
mult1_is_saturated	sim/tb/altera_mf.v	/^    output mult1_is_saturated;$/;"	p	module:altmult_add
mult1_result	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b) -1 : 0] mult1_result;$/;"	r	module:altmult_add
mult1_round_out	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult1_round_out;$/;"	r	module:altmult_add
mult1_saturate_out	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult1_saturate_out;$/;"	r	module:altmult_add
mult1_saturate_overflow	sim/tb/altera_mf.v	/^    reg mult1_saturate_overflow;$/;"	r	module:altmult_add
mult1_saturate_overflow_stat	sim/tb/altera_mf.v	/^    reg mult1_saturate_overflow_stat;$/;"	r	module:altmult_add
mult1_source_scanin_en	sim/tb/altera_mf.v	/^    tri0 mult1_source_scanin_en;$/;"	n	module:altmult_add
mult23_round	sim/tb/altera_mf.v	/^    input mult23_round;$/;"	p	module:altmult_add
mult23_round_aclr	sim/tb/altera_mf.v	/^    parameter mult23_round_aclr                     = "ACLR3";$/;"	c	module:altmult_add
mult23_round_pre	sim/tb/altera_mf.v	/^    wire mult23_round_pre;$/;"	n	module:altmult_add
mult23_round_reg	sim/tb/altera_mf.v	/^    reg mult23_round_reg;$/;"	r	module:altmult_add
mult23_round_register	sim/tb/altera_mf.v	/^    parameter mult23_round_register                 = "CLOCK0";$/;"	c	module:altmult_add
mult23_round_wire	sim/tb/altera_mf.v	/^    wire mult23_round_wire;$/;"	n	module:altmult_add
mult23_round_wire_clk	sim/tb/altera_mf.v	/^    wire mult23_round_wire_clk;$/;"	n	module:altmult_add
mult23_round_wire_clr	sim/tb/altera_mf.v	/^    tri0 mult23_round_wire_clr;$/;"	n	module:altmult_add
mult23_round_wire_en	sim/tb/altera_mf.v	/^    tri1 mult23_round_wire_en;$/;"	n	module:altmult_add
mult23_saturate_pre	sim/tb/altera_mf.v	/^    wire mult23_saturate_pre;$/;"	n	module:altmult_add
mult23_saturate_reg	sim/tb/altera_mf.v	/^    reg mult23_saturate_reg;$/;"	r	module:altmult_add
mult23_saturate_wire	sim/tb/altera_mf.v	/^    wire mult23_saturate_wire;$/;"	n	module:altmult_add
mult23_saturate_wire_clk	sim/tb/altera_mf.v	/^    wire mult23_saturate_wire_clk;$/;"	n	module:altmult_add
mult23_saturate_wire_clr	sim/tb/altera_mf.v	/^    tri0 mult23_saturate_wire_clr;$/;"	n	module:altmult_add
mult23_saturate_wire_en	sim/tb/altera_mf.v	/^    tri1 mult23_saturate_wire_en;$/;"	n	module:altmult_add
mult23_saturation	sim/tb/altera_mf.v	/^    input mult23_saturation;$/;"	p	module:altmult_add
mult23_saturation_aclr	sim/tb/altera_mf.v	/^    parameter mult23_saturation_aclr                = "ACLR3";$/;"	c	module:altmult_add
mult23_saturation_register	sim/tb/altera_mf.v	/^    parameter mult23_saturation_register            = "CLOCK0";$/;"	c	module:altmult_add
mult2_is_saturated	sim/tb/altera_mf.v	/^    output mult2_is_saturated;$/;"	p	module:altmult_add
mult2_result	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b) -1 : 0] mult2_result;$/;"	r	module:altmult_add
mult2_round_out	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult2_round_out;$/;"	r	module:altmult_add
mult2_saturate_out	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult2_saturate_out;$/;"	r	module:altmult_add
mult2_saturate_overflow	sim/tb/altera_mf.v	/^    reg mult2_saturate_overflow;$/;"	r	module:altmult_add
mult2_saturate_overflow_stat	sim/tb/altera_mf.v	/^    reg mult2_saturate_overflow_stat;$/;"	r	module:altmult_add
mult2_source_scanin_en	sim/tb/altera_mf.v	/^    tri0 mult2_source_scanin_en;$/;"	n	module:altmult_add
mult3_is_saturated	sim/tb/altera_mf.v	/^    output mult3_is_saturated; $/;"	p	module:altmult_add
mult3_result	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b) -1 : 0] mult3_result;$/;"	r	module:altmult_add
mult3_round_out	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult3_round_out;$/;"	r	module:altmult_add
mult3_saturate_out	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult3_saturate_out;$/;"	r	module:altmult_add
mult3_saturate_overflow	sim/tb/altera_mf.v	/^    reg mult3_saturate_overflow;$/;"	r	module:altmult_add
mult3_saturate_overflow_stat	sim/tb/altera_mf.v	/^    reg mult3_saturate_overflow_stat;$/;"	r	module:altmult_add
mult3_source_scanin_en	sim/tb/altera_mf.v	/^    tri0 mult3_source_scanin_en;$/;"	n	module:altmult_add
mult_a_int	sim/tb/altera_mf.v	/^    reg [int_width_a - 1 : 0] mult_a_int;$/;"	r	module:altmult_accum
mult_a_pre	sim/tb/altera_mf.v	/^    wire [4 * int_width_a -1 : 0] mult_a_pre;$/;"	n	module:altmult_add
mult_a_reg	sim/tb/altera_mf.v	/^    reg  [4 * int_width_a -1 : 0] mult_a_reg;$/;"	r	module:altmult_add
mult_a_reg	sim/tb/altera_mf.v	/^    reg [int_width_a - 1 : 0] mult_a_reg;$/;"	r	module:altmult_accum
mult_a_tmp	sim/tb/altera_mf.v	/^    reg [int_width_a -1 : 0] mult_a_tmp;$/;"	r	module:altmult_accum
mult_a_wire	sim/tb/altera_mf.v	/^    wire  [4 * int_width_a -1 : 0] mult_a_wire;$/;"	n	module:altmult_add
mult_a_wire	sim/tb/altera_mf.v	/^    wire [int_width_a -1 :0] mult_a_wire;$/;"	n	module:altmult_accum
mult_b_int	sim/tb/altera_mf.v	/^    reg [int_width_b -1 :0] mult_b_int;$/;"	r	module:altmult_accum
mult_b_pre	sim/tb/altera_mf.v	/^    wire [4 * int_width_b -1 : 0] mult_b_pre;$/;"	n	module:altmult_add
mult_b_pre_temp	sim/tb/altera_mf.v	/^    wire [int_width_b - 1: 0] mult_b_pre_temp;$/;"	n	module:altmult_add
mult_b_pre_width	sim/tb/altera_mf.v	/^    parameter mult_b_pre_width = int_width_b + 19;$/;"	c	module:altmult_add
mult_b_reg	sim/tb/altera_mf.v	/^    reg  [4 * int_width_b -1 : 0] mult_b_reg;$/;"	r	module:altmult_add
mult_b_reg	sim/tb/altera_mf.v	/^    reg [int_width_b -1 :0] mult_b_reg;$/;"	r	module:altmult_accum
mult_b_tmp	sim/tb/altera_mf.v	/^    reg [int_width_b -1 : 0] mult_b_tmp;$/;"	r	module:altmult_accum
mult_b_wire	sim/tb/altera_mf.v	/^    wire  [4 * int_width_b -1 : 0] mult_b_wire;$/;"	n	module:altmult_add
mult_b_wire	sim/tb/altera_mf.v	/^    wire [int_width_b -1 :0] mult_b_wire;$/;"	n	module:altmult_accum
mult_c_pre	sim/tb/altera_mf.v	/^    wire [int_width_c -1 : 0] mult_c_pre;$/;"	n	module:altmult_add
mult_c_reg	sim/tb/altera_mf.v	/^    reg  [int_width_c -1 : 0] mult_c_reg;$/;"	r	module:altmult_add
mult_c_wire	sim/tb/altera_mf.v	/^    wire  [4 * int_width_c -1 : 0] mult_c_wire;$/;"	n	module:altmult_add
mult_final_out	sim/tb/altera_mf.v	/^    reg [int_width_a + int_width_b -1 : 0] mult_final_out;$/;"	r	module:altmult_accum
mult_full	sim/tb/altera_mf.v	/^    reg [5 + int_width_a + int_width_b + width_upper_data : 0] mult_full;$/;"	r	module:altmult_accum
mult_is_saturate_vec	sim/tb/altera_mf.v	/^    wire [3 : 0] mult_is_saturate_vec;$/;"	n	module:altmult_add
mult_is_saturated	sim/tb/altera_mf.v	/^    output mult_is_saturated;$/;"	p	module:altmult_accum
mult_is_saturated_int	sim/tb/altera_mf.v	/^    reg mult_is_saturated_int;$/;"	r	module:altmult_accum
mult_is_saturated_latent	sim/tb/altera_mf.v	/^    tri0 mult_is_saturated_latent;$/;"	n	module:altmult_accum
mult_is_saturated_pipe	sim/tb/altera_mf.v	/^    reg [extra_accumulator_latency : 0] mult_is_saturated_pipe;$/;"	r	module:altmult_accum
mult_is_saturated_reg	sim/tb/altera_mf.v	/^    reg mult_is_saturated_reg;$/;"	r	module:altmult_accum
mult_is_saturated_wire	sim/tb/altera_mf.v	/^    tri0 mult_is_saturated_wire;$/;"	n	module:altmult_accum
mult_out_latent	sim/tb/altera_mf.v	/^    wire [int_width_a + int_width_b -1 : 0] mult_out_latent;$/;"	n	module:altmult_accum
mult_pipe	sim/tb/altera_mf.v	/^    reg [5 + int_width_a + int_width_b + width_upper_data : 0] mult_pipe [extra_multiplier_laten/;"	r	module:altmult_accum
mult_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire mult_pipe_wire_clk; $/;"	n	module:altmult_accum
mult_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 mult_pipe_wire_clr;$/;"	n	module:altmult_accum
mult_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 mult_pipe_wire_en; $/;"	n	module:altmult_accum
mult_res	sim/tb/altera_mf.v	/^    reg [int_width_a + int_width_b - 1 : 0] mult_res;$/;"	r	module:altmult_accum
mult_res_0	sim/tb/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_0;$/;"	r	module:altmult_add
mult_res_1	sim/tb/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_1;$/;"	r	module:altmult_add
mult_res_2	sim/tb/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_2;$/;"	r	module:altmult_add
mult_res_3	sim/tb/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_3;$/;"	r	module:altmult_add
mult_res_ext	sim/tb/altera_mf.v	/^    reg  [2*int_width_result : 0] mult_res_ext;$/;"	r	module:altmult_add
mult_res_out	sim/tb/altera_mf.v	/^    reg [int_width_result -1 : 0] mult_res_out;$/;"	r	module:altmult_accum
mult_res_pad	sim/tb/altera_mf.v	/^    parameter mult_res_pad = (int_width_result > int_width_a + int_width_b)? (int_width_result -/;"	c	module:altmult_add
mult_res_reg	sim/tb/altera_mf.v	/^    reg  [4 * (int_width_a + int_width_b) -1:0] mult_res_reg;$/;"	r	module:altmult_add
mult_res_reg_0	sim/tb/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_reg_0;$/;"	r	module:altmult_add
mult_res_reg_2	sim/tb/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_reg_2;$/;"	r	module:altmult_add
mult_res_temp	sim/tb/altera_mf.v	/^    reg  [(int_width_a + int_width_b - 1) :0] mult_res_temp;$/;"	r	module:altmult_add
mult_res_wire	sim/tb/altera_mf.v	/^    wire  [4 * (int_width_a + int_width_b) -1:0] mult_res_wire;$/;"	n	module:altmult_add
mult_result	sim/tb/altera_mf.v	/^    reg [int_width_a + int_width_b -1 : 0] mult_result;$/;"	r	module:altmult_accum
mult_round	sim/tb/altera_mf.v	/^    input mult_round;$/;"	p	module:altmult_accum
mult_round	sim/tb/altera_mf.v	/^    tri0 mult_round;$/;"	n	module:altmult_accum
mult_round_aclr	sim/tb/altera_mf.v	/^    parameter mult_round_aclr = "ACLR3";$/;"	c	module:altmult_accum
mult_round_for_ini	sim/tb/altera_mf.v	/^    parameter mult_round_for_ini = ((multiplier_rounding == "NO")? 0 : (int_width_a + int_width_/;"	c	module:altmult_accum
mult_round_int	sim/tb/altera_mf.v	/^    wire mult_round_int;$/;"	n	module:altmult_accum
mult_round_out	sim/tb/altera_mf.v	/^    reg [int_width_a + int_width_b -1 : 0] mult_round_out;$/;"	r	module:altmult_accum
mult_round_reg	sim/tb/altera_mf.v	/^    parameter mult_round_reg = "CLOCK0";$/;"	c	module:altmult_accum
mult_round_tmp	sim/tb/altera_mf.v	/^    reg  mult_round_tmp;$/;"	r	module:altmult_accum
mult_round_wire_clk	sim/tb/altera_mf.v	/^    wire mult_round_wire_clk;$/;"	n	module:altmult_accum
mult_round_wire_clr	sim/tb/altera_mf.v	/^    tri0 mult_round_wire_clr;$/;"	n	module:altmult_accum
mult_round_wire_en	sim/tb/altera_mf.v	/^    tri1 mult_round_wire_en;$/;"	n	module:altmult_accum
mult_saturate_out	sim/tb/altera_mf.v	/^    reg [int_width_a + int_width_b -1 : 0] mult_saturate_out;$/;"	r	module:altmult_accum
mult_saturate_overflow	sim/tb/altera_mf.v	/^    reg mult_saturate_overflow;$/;"	r	module:altmult_accum
mult_saturate_overflow_pipe_reg	sim/tb/altera_mf.v	/^    reg [3 : 0] mult_saturate_overflow_pipe_reg;$/;"	r	module:altmult_add
mult_saturate_overflow_reg	sim/tb/altera_mf.v	/^    reg [3 : 0] mult_saturate_overflow_reg;$/;"	r	module:altmult_add
mult_saturate_overflow_vec	sim/tb/altera_mf.v	/^    wire [3 : 0] mult_saturate_overflow_vec;$/;"	n	module:altmult_add
mult_saturation	sim/tb/altera_mf.v	/^    input mult_saturation;$/;"	p	module:altmult_accum
mult_saturation	sim/tb/altera_mf.v	/^    tri0 mult_saturation;$/;"	n	module:altmult_accum
mult_saturation_aclr	sim/tb/altera_mf.v	/^    parameter mult_saturation_aclr = "ACLR3";$/;"	c	module:altmult_accum
mult_saturation_int	sim/tb/altera_mf.v	/^    wire mult_saturation_int;$/;"	n	module:altmult_accum
mult_saturation_reg	sim/tb/altera_mf.v	/^    parameter mult_saturation_reg = "CLOCK0";$/;"	c	module:altmult_accum
mult_saturation_tmp	sim/tb/altera_mf.v	/^    reg  mult_saturation_tmp;$/;"	r	module:altmult_accum
mult_saturation_wire_clk	sim/tb/altera_mf.v	/^    wire mult_saturation_wire_clk;$/;"	n	module:altmult_accum
mult_saturation_wire_clr	sim/tb/altera_mf.v	/^    tri0 mult_saturation_wire_clr;$/;"	n	module:altmult_accum
mult_saturation_wire_en	sim/tb/altera_mf.v	/^    tri1 mult_saturation_wire_en;$/;"	n	module:altmult_accum
mult_signed	sim/tb/altera_mf.v	/^    reg mult_signed;$/;"	r	module:altmult_accum
mult_signed_latent	sim/tb/altera_mf.v	/^    wire mult_signed_latent;$/;"	n	module:altmult_accum
mult_signed_out	sim/tb/altera_mf.v	/^    reg mult_signed_out;$/;"	r	module:altmult_accum
multi_clock	sim/tb/altera_mf.v	/^    parameter multi_clock = "OFF";$/;"	c	module:altlvds_tx
multiplier	sim/tb/altera_mf.v	/^        input [32 : 0] multiplier;$/;"	p	module:altmult_add
multiplier01_rounding	sim/tb/altera_mf.v	/^    parameter multiplier01_rounding = "NO";$/;"	c	module:altmult_add
multiplier01_saturation	sim/tb/altera_mf.v	/^    parameter multiplier01_saturation = "NO";$/;"	c	module:altmult_add
multiplier1_direction	sim/tb/altera_mf.v	/^    parameter multiplier1_direction		= "UNUSED";$/;"	c	module:altmult_accum
multiplier1_direction	sim/tb/altera_mf.v	/^    parameter multiplier1_direction = "UNUSED";$/;"	c	module:altmult_add
multiplier23_rounding	sim/tb/altera_mf.v	/^    parameter multiplier23_rounding = "NO";$/;"	c	module:altmult_add
multiplier23_saturation	sim/tb/altera_mf.v	/^    parameter multiplier23_saturation = "NO";$/;"	c	module:altmult_add
multiplier3_direction	sim/tb/altera_mf.v	/^    parameter multiplier3_direction		= "UNUSED";$/;"	c	module:altmult_accum
multiplier3_direction	sim/tb/altera_mf.v	/^    parameter multiplier3_direction = "UNUSED";$/;"	c	module:altmult_add
multiplier_aclr	sim/tb/altera_mf.v	/^    parameter multiplier_aclr           = "ACLR3";$/;"	c	module:altmult_accum
multiplier_aclr0	sim/tb/altera_mf.v	/^    parameter multiplier_aclr0     = "ACLR3";$/;"	c	module:altmult_add
multiplier_aclr1	sim/tb/altera_mf.v	/^    parameter multiplier_aclr1     = "ACLR3";$/;"	c	module:altmult_add
multiplier_aclr2	sim/tb/altera_mf.v	/^    parameter multiplier_aclr2     = "ACLR3";$/;"	c	module:altmult_add
multiplier_aclr3	sim/tb/altera_mf.v	/^    parameter multiplier_aclr3     = "ACLR3";$/;"	c	module:altmult_add
multiplier_reg	sim/tb/altera_mf.v	/^    parameter multiplier_reg            = "CLOCK0";$/;"	c	module:altmult_accum
multiplier_reg0_wire_clk	sim/tb/altera_mf.v	/^    wire multiplier_reg0_wire_clk;$/;"	n	module:altmult_add
multiplier_reg0_wire_clr	sim/tb/altera_mf.v	/^    tri0 multiplier_reg0_wire_clr;$/;"	n	module:altmult_add
multiplier_reg0_wire_en	sim/tb/altera_mf.v	/^    tri1 multiplier_reg0_wire_en;$/;"	n	module:altmult_add
multiplier_reg1_wire_clk	sim/tb/altera_mf.v	/^    wire multiplier_reg1_wire_clk;$/;"	n	module:altmult_add
multiplier_reg1_wire_clr	sim/tb/altera_mf.v	/^    tri0 multiplier_reg1_wire_clr;$/;"	n	module:altmult_add
multiplier_reg1_wire_en	sim/tb/altera_mf.v	/^    tri1 multiplier_reg1_wire_en;$/;"	n	module:altmult_add
multiplier_reg2_wire_clk	sim/tb/altera_mf.v	/^    wire multiplier_reg2_wire_clk;$/;"	n	module:altmult_add
multiplier_reg2_wire_clr	sim/tb/altera_mf.v	/^    tri0 multiplier_reg2_wire_clr;$/;"	n	module:altmult_add
multiplier_reg2_wire_en	sim/tb/altera_mf.v	/^    tri1 multiplier_reg2_wire_en;$/;"	n	module:altmult_add
multiplier_reg3_wire_clk	sim/tb/altera_mf.v	/^    wire multiplier_reg3_wire_clk;$/;"	n	module:altmult_add
multiplier_reg3_wire_clr	sim/tb/altera_mf.v	/^    tri0 multiplier_reg3_wire_clr;$/;"	n	module:altmult_add
multiplier_reg3_wire_en	sim/tb/altera_mf.v	/^    tri1 multiplier_reg3_wire_en;$/;"	n	module:altmult_add
multiplier_register0	sim/tb/altera_mf.v	/^    parameter multiplier_register0 = "CLOCK0";$/;"	c	module:altmult_add
multiplier_register1	sim/tb/altera_mf.v	/^    parameter multiplier_register1 = "CLOCK0";$/;"	c	module:altmult_add
multiplier_register2	sim/tb/altera_mf.v	/^    parameter multiplier_register2 = "CLOCK0";$/;"	c	module:altmult_add
multiplier_register3	sim/tb/altera_mf.v	/^    parameter multiplier_register3 = "CLOCK0";$/;"	c	module:altmult_add
multiplier_rounding	sim/tb/altera_mf.v	/^    parameter multiplier_rounding = "NO";$/;"	c	module:altmult_accum
multiplier_saturation	sim/tb/altera_mf.v	/^    parameter multiplier_saturation = "NO";$/;"	c	module:altmult_accum
multiplier_wire_clk	sim/tb/altera_mf.v	/^    wire multiplier_wire_clk;$/;"	n	module:altmult_accum
multiplier_wire_clr	sim/tb/altera_mf.v	/^    tri0 multiplier_wire_clr;$/;"	n	module:altmult_accum
multiplier_wire_en	sim/tb/altera_mf.v	/^    tri1 multiplier_wire_en;$/;"	n	module:altmult_accum
my_rem	sim/tb/altera_mf.v	/^    integer my_rem;$/;"	r	module:MF_cycloneiii_pll
my_rem	sim/tb/altera_mf.v	/^    integer my_rem;$/;"	r	module:MF_cycloneiiigl_pll
my_rem	sim/tb/altera_mf.v	/^    integer my_rem;$/;"	r	module:MF_stratix_pll
my_rem	sim/tb/altera_mf.v	/^    integer my_rem;$/;"	r	module:MF_stratixii_pll
my_rem	sim/tb/altera_mf.v	/^    integer my_rem;$/;"	r	module:MF_stratixiii_pll
n	sim/tb/altera_mf.v	/^        integer n;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
n	sim/tb/altera_mf.v	/^        integer n;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
n	sim/tb/altera_mf.v	/^        integer n;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
n	sim/tb/altera_mf.v	/^        output n; $/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
n	sim/tb/altera_mf.v	/^        output n; $/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
n	sim/tb/altera_mf.v	/^        output n; $/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
n	sim/tb/altera_mf.v	/^    input m,n;$/;"	p	function:MF_cycloneiii_pll.counter_ph
n	sim/tb/altera_mf.v	/^    input m,n;$/;"	p	function:MF_cycloneiiigl_pll.counter_ph
n	sim/tb/altera_mf.v	/^    input m,n;$/;"	p	function:MF_stratix_pll.counter_ph
n	sim/tb/altera_mf.v	/^    input m,n;$/;"	p	function:MF_stratixii_pll.counter_ph
n	sim/tb/altera_mf.v	/^    input m,n;$/;"	p	function:MF_stratixiii_pll.counter_ph
n	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_cycloneiii_pll.counter_initial
n	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_cycloneiiigl_pll.counter_initial
n	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_stratix_pll.counter_initial
n	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_stratixii_pll.counter_initial
n	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_stratixiii_pll.counter_initial
n	sim/tb/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
n	sim/tb/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
n	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_cycloneiii_pll.counter_ph
n	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_cycloneiiigl_pll.counter_ph
n	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_stratix_pll.counter_ph
n	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_stratixii_pll.counter_ph
n	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_stratixiii_pll.counter_ph
n	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_cycloneiii_pll.counter_initial
n	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_cycloneiiigl_pll.counter_initial
n	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratix_pll.counter_initial
n	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratixii_pll.counter_initial
n	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratixiii_pll.counter_initial
n	sim/tb/altera_mf.v	/^    parameter n = 1;$/;"	c	module:MF_cycloneiii_pll
n	sim/tb/altera_mf.v	/^    parameter n = 1;$/;"	c	module:MF_cycloneiiigl_pll
n	sim/tb/altera_mf.v	/^    parameter n = 1;$/;"	c	module:MF_stratix_pll
n	sim/tb/altera_mf.v	/^    parameter n = 1;$/;"	c	module:MF_stratixii_pll
n	sim/tb/altera_mf.v	/^    parameter n = 1;$/;"	c	module:MF_stratixiii_pll
n	sim/tb/altera_mf.v	/^parameter   n                   = 1;$/;"	c	module:altpll
n2	sim/tb/altera_mf.v	/^    parameter n2 = 1;$/;"	c	module:MF_stratix_pll
n2	sim/tb/altera_mf.v	/^    parameter n2 = 1;$/;"	c	module:MF_stratixii_pll
n2	sim/tb/altera_mf.v	/^parameter   n2                  = 1;$/;"	c	module:altpll
n2_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] n2_mode_val;$/;"	r	module:MF_stratix_pll
n2_val	sim/tb/altera_mf.v	/^    reg [31:0] n2_val;$/;"	r	module:MF_stratix_pll
nState	sim/tb/altera_mf.v	/^    reg [ 4 : 0 ] nState;$/;"	r	module:jtag_tap_controller
n_cntr_inclk	sim/tb/altera_mf.v	/^    wire n_cntr_inclk;$/;"	n	module:MF_stratixii_pll
n_flash	sim/tb/altera_mf.v	/^    parameter    n_flash    =    1;$/;"	c	module:altparallel_flash_loader
n_hi	sim/tb/altera_mf.v	/^    reg [7:0] n_hi;$/;"	r	module:MF_cycloneiii_pll
n_hi	sim/tb/altera_mf.v	/^    reg [7:0] n_hi;$/;"	r	module:MF_cycloneiiigl_pll
n_hi	sim/tb/altera_mf.v	/^    reg [7:0] n_hi;$/;"	r	module:MF_stratixiii_pll
n_lo	sim/tb/altera_mf.v	/^    reg [7:0] n_lo;$/;"	r	module:MF_cycloneiii_pll
n_lo	sim/tb/altera_mf.v	/^    reg [7:0] n_lo;$/;"	r	module:MF_cycloneiiigl_pll
n_lo	sim/tb/altera_mf.v	/^    reg [7:0] n_lo;$/;"	r	module:MF_stratixiii_pll
n_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] n_mode_val;$/;"	r	module:MF_stratix_pll
n_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] n_mode_val[0:1];$/;"	r	module:MF_cycloneiii_pll
n_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] n_mode_val[0:1];$/;"	r	module:MF_cycloneiiigl_pll
n_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] n_mode_val[0:1];$/;"	r	module:MF_stratixii_pll
n_mode_val	sim/tb/altera_mf.v	/^    reg [8*6:1] n_mode_val[0:1];$/;"	r	module:MF_stratixiii_pll
n_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] n_mode_val_old[0:1];$/;"	r	module:MF_cycloneiii_pll
n_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] n_mode_val_old[0:1];$/;"	r	module:MF_cycloneiiigl_pll
n_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] n_mode_val_old[0:1];$/;"	r	module:MF_stratixii_pll
n_mode_val_old	sim/tb/altera_mf.v	/^    reg [8*6:1] n_mode_val_old[0:1];$/;"	r	module:MF_stratixiii_pll
n_out	sim/tb/altera_mf.v	/^        integer n_out;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
n_out	sim/tb/altera_mf.v	/^        integer n_out;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
n_out	sim/tb/altera_mf.v	/^        integer n_out;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
n_time_delay	sim/tb/altera_mf.v	/^    input clk_time_delay, m_time_delay, n_time_delay;$/;"	p	function:MF_stratix_pll.counter_time_delay
n_time_delay	sim/tb/altera_mf.v	/^    integer clk_time_delay, m_time_delay, n_time_delay;$/;"	r	function:MF_stratix_pll.counter_time_delay
n_time_delay	sim/tb/altera_mf.v	/^    parameter n_time_delay = 0;$/;"	c	module:MF_stratix_pll
n_time_delay	sim/tb/altera_mf.v	/^parameter   n_time_delay        = 0;$/;"	c	module:altpll
n_time_delay_val	sim/tb/altera_mf.v	/^    reg [31:0] n_time_delay_val;$/;"	r	module:MF_stratix_pll
n_val	sim/tb/altera_mf.v	/^    reg [31:0] n_val;$/;"	r	module:MF_stratix_pll
n_val	sim/tb/altera_mf.v	/^    reg [31:0] n_val[0:1];$/;"	r	module:MF_cycloneiii_pll
n_val	sim/tb/altera_mf.v	/^    reg [31:0] n_val[0:1];$/;"	r	module:MF_cycloneiiigl_pll
n_val	sim/tb/altera_mf.v	/^    reg [31:0] n_val[0:1];$/;"	r	module:MF_stratixii_pll
n_val	sim/tb/altera_mf.v	/^    reg [31:0] n_val[0:1];$/;"	r	module:MF_stratixiii_pll
n_val_old	sim/tb/altera_mf.v	/^    reg [31:0] n_val_old[0:1];$/;"	r	module:MF_cycloneiii_pll
n_val_old	sim/tb/altera_mf.v	/^    reg [31:0] n_val_old[0:1];$/;"	r	module:MF_cycloneiiigl_pll
n_val_old	sim/tb/altera_mf.v	/^    reg [31:0] n_val_old[0:1];$/;"	r	module:MF_stratixii_pll
n_val_old	sim/tb/altera_mf.v	/^    reg [31:0] n_val_old[0:1];$/;"	r	module:MF_stratixiii_pll
n_val_tmp	sim/tb/altera_mf.v	/^    reg [31:0] n_val_tmp;$/;"	r	module:MF_stratix_pll
nan	sim/tb/altera_mf.v	/^    output nan;$/;"	p	module:altfp_mult
nan_bit	sim/tb/altera_mf.v	/^    reg nan_bit;$/;"	r	module:altfp_mult
nan_dataa	sim/tb/altera_mf.v	/^    reg nan_dataa;$/;"	r	module:altfp_mult
nan_datab	sim/tb/altera_mf.v	/^    reg nan_datab;$/;"	r	module:altfp_mult
nan_pipe	sim/tb/altera_mf.v	/^    reg[LATENCY : 0] nan_pipe;$/;"	r	module:altfp_mult
nand_size	sim/tb/altera_mf.v	/^    parameter    nand_size    =    67108864;$/;"	c	module:altparallel_flash_loader
nce_l0	sim/tb/altera_mf.v	/^    wire nce_l0;$/;"	n	module:MF_stratix_pll
nce_l1	sim/tb/altera_mf.v	/^    wire nce_l1;$/;"	n	module:MF_stratix_pll
nce_temp	sim/tb/altera_mf.v	/^    wire nce_temp;$/;"	n	module:MF_stratix_pll
neg_a	sim/tb/altera_mf.v	/^        reg neg_a;$/;"	r	block:altmult_add.MULTIPLY
neg_a	sim/tb/altera_mf.v	/^        reg neg_a;$/;"	r	block:altmult_add.MULTIPLY_STRATIXV
neg_a	sim/tb/altera_mf.v	/^    reg neg_a;$/;"	r	module:altmult_accum
neg_b	sim/tb/altera_mf.v	/^        reg neg_b;$/;"	r	block:altmult_add.MULTIPLY
neg_b	sim/tb/altera_mf.v	/^        reg neg_b;$/;"	r	block:altmult_add.MULTIPLY_STRATIXV
neg_b	sim/tb/altera_mf.v	/^    reg neg_b;$/;"	r	module:altmult_accum
negedge_count	sim/tb/altera_mf.v	/^    integer negedge_count;$/;"	r	module:altlvds_tx
negedge_count	sim/tb/altera_mf.v	/^    integer negedge_count;$/;"	r	module:stratixgx_dpa_lvds_rx
new 1.v	rtl/sdram/new 1.v	1;"	F
new 2.v	rtl/sdram/new 2.v	1;"	F
new_data	sim/tb/altera_mf.v	/^    integer                new_data;$/;"	r	module:alt3pram
new_dataa_int	sim/tb/altera_mf.v	/^    tri0  [4 * int_width_a -1 : 0] new_dataa_int;$/;"	n	module:altmult_add
new_datab_int	sim/tb/altera_mf.v	/^    tri0  [4 * int_width_b -1 : 0] new_datab_int;$/;"	n	module:altmult_add
new_divisor	sim/tb/altera_mf.v	/^    integer   new_divisor;$/;"	r	module:MF_cycloneiii_pll
new_divisor	sim/tb/altera_mf.v	/^    integer   new_divisor;$/;"	r	module:MF_cycloneiiigl_pll
new_divisor	sim/tb/altera_mf.v	/^    integer   new_divisor;$/;"	r	module:MF_stratix_pll
new_divisor	sim/tb/altera_mf.v	/^    integer   new_divisor;$/;"	r	module:MF_stratixii_pll
new_divisor	sim/tb/altera_mf.v	/^    integer   new_divisor;$/;"	r	module:MF_stratixiii_pll
new_m_times_vco_period	sim/tb/altera_mf.v	/^    integer new_m_times_vco_period;$/;"	r	module:MF_cycloneiii_pll
new_m_times_vco_period	sim/tb/altera_mf.v	/^    integer new_m_times_vco_period;$/;"	r	module:MF_stratix_pll
new_m_times_vco_period	sim/tb/altera_mf.v	/^    integer new_m_times_vco_period;$/;"	r	module:MF_stratixii_pll
new_m_times_vco_period	sim/tb/altera_mf.v	/^    integer new_m_times_vco_period;$/;"	r	module:MF_stratixiii_pll
new_m_times_vco_period	sim/tb/altera_mf.v	/^    time new_m_times_vco_period;$/;"	r	module:MF_cycloneiiigl_pll
new_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] new_mode;$/;"	r	function:MF_cycloneiii_pll.translate_string
new_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] new_mode;$/;"	r	function:MF_cycloneiiigl_pll.translate_string
new_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] new_mode;$/;"	r	function:MF_stratix_pll.translate_string
new_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] new_mode;$/;"	r	function:MF_stratixii_pll.translate_string
new_mode	sim/tb/altera_mf.v	/^    reg [8*6:1] new_mode;$/;"	r	function:MF_stratixiii_pll.translate_string
new_multiplier	sim/tb/altera_mf.v	/^    integer new_multiplier;$/;"	r	module:MF_cycloneiii_pll
new_multiplier	sim/tb/altera_mf.v	/^    integer new_multiplier;$/;"	r	module:MF_cycloneiiigl_pll
new_multiplier	sim/tb/altera_mf.v	/^    integer new_multiplier;$/;"	r	module:MF_stratix_pll
new_multiplier	sim/tb/altera_mf.v	/^    integer new_multiplier;$/;"	r	module:MF_stratixii_pll
new_multiplier	sim/tb/altera_mf.v	/^    integer new_multiplier;$/;"	r	module:MF_stratixiii_pll
new_read_data	sim/tb/altera_mf.v	/^    wire [width-1:0] new_read_data;$/;"	n	module:altdpram
next_clk_check	sim/tb/altera_mf.v	/^reg [1:0] next_clk_check;$/;"	r	module:altclklock
next_din_s1	sim/tb/altera_mf.v	/^    wire  next_din_s1;$/;"	n	module:altera_std_synchronizer
next_state	rtl/ov5640/i2c_dri.v	/^reg    [ 7:0]  next_state  ;                     \/\/ 状态机下一状态$/;"	r	module:i2c_dri
next_vco_sched_time	sim/tb/altera_mf.v	/^    time    next_vco_sched_time;$/;"	r	module:MF_stratixii_pll
nflash_mfc	sim/tb/altera_mf.v	/^    parameter    nflash_mfc    =    "NUMONYX";$/;"	c	module:altparallel_flash_loader
ni	sim/tb/altera_mf.v	/^    integer ni;$/;"	r	module:parallel_add
nn	sim/tb/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
nn	sim/tb/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
no_multiply	sim/tb/altera_mf.v	/^    reg no_multiply;$/;"	r	module:altfp_mult
no_rounding	sim/tb/altera_mf.v	/^    reg no_rounding;$/;"	r	module:altfp_mult
no_warn	sim/tb/altera_mf.v	/^    reg no_warn;$/;"	r	module:MF_cycloneiii_pll
no_warn	sim/tb/altera_mf.v	/^    reg no_warn;$/;"	r	module:MF_cycloneiiigl_pll
no_warn	sim/tb/altera_mf.v	/^    reg no_warn;$/;"	r	module:MF_stratix_pll
no_warn	sim/tb/altera_mf.v	/^    reg no_warn;$/;"	r	module:MF_stratixii_pll
no_warn	sim/tb/altera_mf.v	/^    reg no_warn;$/;"	r	module:MF_stratixiii_pll
no_warn	sim/tb/altera_mf.v	/^    reg no_warn;$/;"	r	module:dcfifo_low_latency
noe	sim/tb/altera_mf.v	/^    input    noe;$/;"	p	module:altserial_flash_loader
non_50_duty_cycle_is_valid	sim/tb/altera_mf.v	/^    reg non_50_duty_cycle_is_valid;$/;"	r	module:altlvds_tx
normal_mode	sim/tb/altera_mf.v	/^    parameter    normal_mode    =    1;$/;"	c	module:altparallel_flash_loader
nrb_addr	sim/tb/altera_mf.v	/^    parameter    nrb_addr    =    65667072;$/;"	c	module:altparallel_flash_loader
num	sim/tb/altera_mf.v	/^        integer num;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
num	sim/tb/altera_mf.v	/^        integer num;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
num	sim/tb/altera_mf.v	/^        integer num;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
num	sim/tb/altera_mf.v	/^        integer num;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
num	sim/tb/altera_mf.v	/^        integer num;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
num_bit_mult0	sim/tb/altera_mf.v	/^    integer num_bit_mult0;$/;"	r	module:altmult_add
num_bit_mult1	sim/tb/altera_mf.v	/^    integer num_bit_mult1;$/;"	r	module:altmult_add
num_bit_mult2	sim/tb/altera_mf.v	/^    integer num_bit_mult2;$/;"	r	module:altmult_add
num_bit_mult3	sim/tb/altera_mf.v	/^    integer num_bit_mult3;$/;"	r	module:altmult_add
num_corrupt_bits	sim/tb/altera_mf.v	/^    reg [1 : 0] num_corrupt_bits [number_of_channels -1 : 0];$/;"	r	module:stratixii_lvds_rx
num_corrupt_bits	sim/tb/altera_mf.v	/^    reg [1 : 0] num_corrupt_bits;$/;"	r	module:stratixiii_lvds_rx_channel
num_mult	sim/tb/altera_mf.v	/^    integer num_mult;$/;"	r	module:altmult_add
num_output_cntrs	sim/tb/altera_mf.v	/^    integer num_output_cntrs;$/;"	r	module:MF_cycloneiii_pll
num_output_cntrs	sim/tb/altera_mf.v	/^    integer num_output_cntrs;$/;"	r	module:MF_cycloneiiigl_pll
num_output_cntrs	sim/tb/altera_mf.v	/^    integer num_output_cntrs;$/;"	r	module:MF_stratixii_pll
num_output_cntrs	sim/tb/altera_mf.v	/^    integer num_output_cntrs;$/;"	r	module:MF_stratixiii_pll
num_phase_taps	sim/tb/altera_mf.v	/^    parameter num_phase_taps = 8;$/;"	c	module:MF_cycloneiii_pll
num_phase_taps	sim/tb/altera_mf.v	/^    parameter num_phase_taps = 8;$/;"	c	module:MF_cycloneiiigl_pll
num_phase_taps	sim/tb/altera_mf.v	/^    parameter num_phase_taps = 8;$/;"	c	module:MF_stratixiii_pll
num_stor	sim/tb/altera_mf.v	/^    integer num_stor;$/;"	r	module:altmult_add
number_of_channels	sim/tb/altera_mf.v	/^        parameter number_of_channels = 1;$/;"	c	module:alt_cal
number_of_channels	sim/tb/altera_mf.v	/^        parameter number_of_channels = 1;$/;"	c	module:alt_cal_av
number_of_channels	sim/tb/altera_mf.v	/^        parameter number_of_channels = 1;$/;"	c	module:alt_cal_c3gxb
number_of_channels	sim/tb/altera_mf.v	/^        parameter number_of_channels = 1;$/;"	c	module:alt_cal_mm
number_of_channels	sim/tb/altera_mf.v	/^        parameter number_of_channels = 1;$/;"	c	module:alt_cal_sv
number_of_channels	sim/tb/altera_mf.v	/^    parameter number_of_channels = 1;$/;"	c	module:altlvds_rx
number_of_channels	sim/tb/altera_mf.v	/^    parameter number_of_channels = 1;$/;"	c	module:altlvds_tx
number_of_channels	sim/tb/altera_mf.v	/^    parameter number_of_channels = 1;$/;"	c	module:flexible_lvds_rx
number_of_channels	sim/tb/altera_mf.v	/^    parameter number_of_channels = 1;$/;"	c	module:flexible_lvds_tx
number_of_channels	sim/tb/altera_mf.v	/^    parameter number_of_channels = 1;$/;"	c	module:stratix_lvds_rx
number_of_channels	sim/tb/altera_mf.v	/^    parameter number_of_channels = 1;$/;"	c	module:stratixgx_dpa_lvds_rx
number_of_channels	sim/tb/altera_mf.v	/^    parameter number_of_channels = 1;$/;"	c	module:stratixii_lvds_rx
number_of_channels	sim/tb/altera_mf.v	/^    parameter number_of_channels = 1;$/;"	c	module:stratixiii_lvds_rx
number_of_channels	sim/tb/altera_mf.v	/^  parameter number_of_channels = 5,$/;"	c	module:alt_aeq_s4
number_of_multipliers	sim/tb/altera_mf.v	/^    parameter number_of_multipliers		= 1;$/;"	c	module:altmult_accum
number_of_multipliers	sim/tb/altera_mf.v	/^    parameter number_of_multipliers = 1;$/;"	c	module:altmult_add
number_of_taps	sim/tb/altera_mf.v	/^    parameter number_of_taps = 4;   \/\/ Specifies the number of regularly spaced$/;"	c	module:altshift_taps
numerator	sim/tb/altera_mf.v	/^        input numerator;$/;"	p	task:MF_cycloneiii_pll.find_simple_integer_fraction
numerator	sim/tb/altera_mf.v	/^        input numerator;$/;"	p	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
numerator	sim/tb/altera_mf.v	/^        input numerator;$/;"	p	task:MF_stratix_pll.find_simple_integer_fraction
numerator	sim/tb/altera_mf.v	/^        input numerator;$/;"	p	task:MF_stratixii_pll.find_simple_integer_fraction
numerator	sim/tb/altera_mf.v	/^        input numerator;$/;"	p	task:MF_stratixiii_pll.find_simple_integer_fraction
numerator	sim/tb/altera_mf.v	/^        integer numerator;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
numerator	sim/tb/altera_mf.v	/^        integer numerator;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
numerator	sim/tb/altera_mf.v	/^        integer numerator;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
numerator	sim/tb/altera_mf.v	/^        integer numerator;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
numerator	sim/tb/altera_mf.v	/^        integer numerator;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
numwords	sim/tb/altera_mf.v	/^    parameter numwords         = 0;             \/\/ words stored in memory$/;"	c	module:alt3pram
numwords	sim/tb/altera_mf.v	/^    parameter numwords = 0;$/;"	c	module:altdpram
numwords_a	sim/tb/altera_mf.v	/^    parameter numwords_a       = 0;$/;"	c	module:altsyncram
numwords_b	sim/tb/altera_mf.v	/^    parameter numwords_b                = 0;$/;"	c	module:altsyncram
o	sim/tb/altera_mf.v	/^    output o;$/;"	p	module:pll_iobuf
o	sim/tb/altera_mf.v	/^    reg    o;$/;"	r	module:pll_iobuf
o_avmm_sreaddata	sim/tb/altera_mf.v	/^  output [avmm_slave_rdata_width-1:0] o_avmm_sreaddata,$/;"	p	module:alt_dfe
o_avmm_sreaddata	sim/tb/altera_mf.v	/^  output [avmm_slave_rdata_width-1:0] o_avmm_sreaddata,$/;"	p	module:alt_eyemon
o_avmm_swaitrequest	sim/tb/altera_mf.v	/^  output reg                              o_avmm_swaitrequest,$/;"	p	module:alt_dfe
o_avmm_swaitrequest	sim/tb/altera_mf.v	/^  output reg                              o_avmm_swaitrequest,$/;"	p	module:alt_eyemon
o_dprio_addr	sim/tb/altera_mf.v	/^  output [dprio_addr_width-1:0] o_dprio_addr,$/;"	p	module:alt_dfe
o_dprio_addr	sim/tb/altera_mf.v	/^  output [dprio_addr_width-1:0] o_dprio_addr,$/;"	p	module:alt_eyemon
o_dprio_data	sim/tb/altera_mf.v	/^  output [dprio_data_width-1:0] o_dprio_data$/;"	p	module:alt_dfe
o_dprio_data	sim/tb/altera_mf.v	/^  output [dprio_data_width-1:0] o_dprio_data$/;"	p	module:alt_eyemon
o_dprio_rden	sim/tb/altera_mf.v	/^  output                        o_dprio_rden,$/;"	p	module:alt_dfe
o_dprio_rden	sim/tb/altera_mf.v	/^  output                        o_dprio_rden,$/;"	p	module:alt_eyemon
o_dprio_wren	sim/tb/altera_mf.v	/^  output                        o_dprio_wren,$/;"	p	module:alt_dfe
o_dprio_wren	sim/tb/altera_mf.v	/^  output                        o_dprio_wren,$/;"	p	module:alt_eyemon
o_quad_address	sim/tb/altera_mf.v	/^  output [8:0] o_quad_address, \/\/ output to altgx_reconfig$/;"	p	module:alt_dfe
o_quad_address	sim/tb/altera_mf.v	/^  output [8:0] o_quad_address, \/\/ output to altgx_reconfig$/;"	p	module:alt_eyemon
o_reconfig_busy	sim/tb/altera_mf.v	/^  output       o_reconfig_busy,$/;"	p	module:alt_dfe
o_reconfig_busy	sim/tb/altera_mf.v	/^  output       o_reconfig_busy,$/;"	p	module:alt_eyemon
oe	sim/tb/altera_mf.v	/^    input oe;$/;"	p	module:pll_iobuf
oe	sim/tb/altera_mf.v	/^input oe;$/;"	p	module:altddio_bidir
oe	sim/tb/altera_mf.v	/^input oe;$/;"	p	module:altddio_out
oe	sim/tb/altera_mf.v	/^tri1 oe;   \/\/ default oe to 1$/;"	n	module:altddio_out
oe	sim/tb/altera_mf.v	/^tri1 oe;$/;"	n	module:altddio_bidir
oe_out	sim/tb/altera_mf.v	/^output [width-1:0] oe_out;$/;"	p	module:altddio_bidir
oe_out	sim/tb/altera_mf.v	/^output [width-1:0] oe_out;$/;"	p	module:altddio_out
oe_reg	sim/tb/altera_mf.v	/^parameter oe_reg = "UNUSED";$/;"	c	module:altddio_bidir
oe_reg	sim/tb/altera_mf.v	/^parameter oe_reg = "UNUSED";$/;"	c	module:altddio_out
oe_reg_ext	sim/tb/altera_mf.v	/^reg  oe_reg_ext;$/;"	r	module:altddio_out
oe_rgd	sim/tb/altera_mf.v	/^reg  oe_rgd;$/;"	r	module:altddio_out
off_addr	sim/tb/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
off_addr	sim/tb/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
offset	sim/tb/altera_mf.v	/^    integer offset;$/;"	r	module:MF_cycloneiii_pll
offset	sim/tb/altera_mf.v	/^    integer offset;$/;"	r	module:MF_cycloneiiigl_pll
offset	sim/tb/altera_mf.v	/^    integer offset;$/;"	r	module:MF_stratix_pll
offset	sim/tb/altera_mf.v	/^    integer offset;$/;"	r	module:MF_stratixii_pll
offset	sim/tb/altera_mf.v	/^    integer offset;$/;"	r	module:MF_stratixiii_pll
offsets_pden_rd	sim/tb/altera_mf.v	/^	parameter offsets_pden_rd	= 5'd3;$/;"	c	module:alt_cal_mm
offsets_pden_wr	sim/tb/altera_mf.v	/^	parameter offsets_pden_wr	= 5'd4;$/;"	c	module:alt_cal_mm
ofp	sim/tb/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
ofp	sim/tb/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
old_m_value	sim/tb/altera_mf.v	/^        integer old_m_value;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
old_m_value	sim/tb/altera_mf.v	/^        integer old_m_value;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
old_m_value	sim/tb/altera_mf.v	/^        integer old_m_value;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
old_m_value	sim/tb/altera_mf.v	/^        integer old_m_value;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
old_m_value	sim/tb/altera_mf.v	/^        integer old_m_value;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
op_a	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_a; $/;"	r	block:altmult_add.do_add1_level1.ADD_LV1
op_a	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_a; $/;"	r	block:altmult_add.do_add3_level1.ADD3_LV1
op_a	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_a; $/;"	r	block:altmult_add.do_preadder_add.PREADDER_ADD
op_a	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_a; $/;"	r	block:altmult_add.do_preadder_sub.PREADDER_SUB
op_a	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_a; $/;"	r	block:altmult_add.do_sub1_level1.SUB_LV1
op_a	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_a; $/;"	r	block:altmult_add.do_sub3_level1.SUB3_LV1
op_a	sim/tb/altera_mf.v	/^        reg [int_width_a -1 :0]        op_a; $/;"	r	block:altmult_add.MULTIPLY
op_a	sim/tb/altera_mf.v	/^        reg [int_width_a -1 :0]        op_a; $/;"	r	block:altmult_add.MULTIPLY_STRATIXV
op_a_int	sim/tb/altera_mf.v	/^        reg [int_width_a -1 :0]        op_a_int; $/;"	r	block:altmult_add.MULTIPLY
op_a_int	sim/tb/altera_mf.v	/^        reg [int_width_a -1 :0]        op_a_int; $/;"	r	block:altmult_add.MULTIPLY_STRATIXV
op_b	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_b; $/;"	r	block:altmult_add.do_add1_level1.ADD_LV1
op_b	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_b; $/;"	r	block:altmult_add.do_add3_level1.ADD3_LV1
op_b	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_b; $/;"	r	block:altmult_add.do_preadder_add.PREADDER_ADD
op_b	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_b; $/;"	r	block:altmult_add.do_preadder_sub.PREADDER_SUB
op_b	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_b; $/;"	r	block:altmult_add.do_sub1_level1.SUB_LV1
op_b	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_b; $/;"	r	block:altmult_add.do_sub3_level1.SUB3_LV1
op_b	sim/tb/altera_mf.v	/^        reg [int_width_b -1 :0]        op_b; $/;"	r	block:altmult_add.MULTIPLY
op_b	sim/tb/altera_mf.v	/^        reg [int_width_multiply_b -1 :0]        op_b; $/;"	r	block:altmult_add.MULTIPLY_STRATIXV
op_b_int	sim/tb/altera_mf.v	/^        reg [int_width_b -1 :0]        op_b_int; $/;"	r	block:altmult_add.MULTIPLY
op_b_int	sim/tb/altera_mf.v	/^        reg [int_width_multiply_b -1 :0]        op_b_int; $/;"	r	block:altmult_add.MULTIPLY_STRATIXV
op_mode	sim/tb/altera_mf.v	/^    reg op_mode;$/;"	r	module:MF_stratix_pll
op_mode	sim/tb/altera_mf.v	/^    reg op_mode;$/;"	r	module:MF_stratixii_pll
operation_mode	sim/tb/altera_mf.v	/^    parameter operation_mode                       = "normal";$/;"	c	module:MF_cycloneiii_pll
operation_mode	sim/tb/altera_mf.v	/^    parameter operation_mode                       = "normal";$/;"	c	module:MF_cycloneiiigl_pll
operation_mode	sim/tb/altera_mf.v	/^    parameter operation_mode                       = "normal";$/;"	c	module:MF_stratixii_pll
operation_mode	sim/tb/altera_mf.v	/^    parameter operation_mode                       = "normal";$/;"	c	module:MF_stratixiii_pll
operation_mode	sim/tb/altera_mf.v	/^    parameter operation_mode                     = "BIDIR_DUAL_PORT";$/;"	c	module:altsyncram
operation_mode	sim/tb/altera_mf.v	/^    parameter operation_mode = "normal";$/;"	c	module:MF_stratix_pll
operation_mode	sim/tb/altera_mf.v	/^parameter   operation_mode            = "NORMAL" ;$/;"	c	module:altpll
operation_mode	sim/tb/altera_mf.v	/^parameter operation_mode = "NORMAL";$/;"	c	module:altclklock
option_bits_start_address	sim/tb/altera_mf.v	/^    parameter    option_bits_start_address    =    0;$/;"	c	module:altparallel_flash_loader
or_sign_wire	sim/tb/altera_mf.v	/^    reg or_sign_wire;$/;"	r	module:altmult_add
ori_per0	sim/tb/altera_mf.v	/^time ori_per0;$/;"	r	module:altclklock
ori_per1	sim/tb/altera_mf.v	/^time ori_per1;$/;"	r	module:altclklock
ori_per2	sim/tb/altera_mf.v	/^time ori_per2;$/;"	r	module:altclklock
ori_per_ext	sim/tb/altera_mf.v	/^time ori_per_ext;$/;"	r	module:altclklock
other_clock_last_value	sim/tb/altera_mf.v	/^    reg other_clock_last_value;$/;"	r	module:MF_cycloneiii_pll
other_clock_last_value	sim/tb/altera_mf.v	/^    reg other_clock_last_value;$/;"	r	module:MF_cycloneiiigl_pll
other_clock_last_value	sim/tb/altera_mf.v	/^    reg other_clock_last_value;$/;"	r	module:MF_stratix_pll
other_clock_last_value	sim/tb/altera_mf.v	/^    reg other_clock_last_value;$/;"	r	module:MF_stratixii_pll
other_clock_last_value	sim/tb/altera_mf.v	/^    reg other_clock_last_value;$/;"	r	module:MF_stratixiii_pll
other_clock_value	sim/tb/altera_mf.v	/^    reg other_clock_value;$/;"	r	module:MF_cycloneiii_pll
other_clock_value	sim/tb/altera_mf.v	/^    reg other_clock_value;$/;"	r	module:MF_cycloneiiigl_pll
other_clock_value	sim/tb/altera_mf.v	/^    reg other_clock_value;$/;"	r	module:MF_stratix_pll
other_clock_value	sim/tb/altera_mf.v	/^    reg other_clock_value;$/;"	r	module:MF_stratixii_pll
other_clock_value	sim/tb/altera_mf.v	/^    reg other_clock_value;$/;"	r	module:MF_stratixiii_pll
out	sim/tb/altera_mf.v	/^    output out;$/;"	p	module:lcell
out_clk	rtl/sdram/sdram_top.v	/^    input         out_clk,           \/\/用于输出的相位偏移时钟$/;"	p	module:sdram_top
out_file	sim/tb/altera_mf.v	/^    output [`MAX_NAME_SZ*8 : 1] out_file;$/;"	p	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
out_file	sim/tb/altera_mf.v	/^    output [`MAX_NAME_SZ*8 : 1] out_file;$/;"	p	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
out_file	sim/tb/altera_mf.v	/^    output [`MAX_NAME_SZ*8 : 1] out_file;$/;"	p	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_to_ver_file
out_file	sim/tb/altera_mf.v	/^    reg [`MAX_NAME_SZ*8 : 1] out_file;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
out_file	sim/tb/altera_mf.v	/^    reg [`MAX_NAME_SZ*8 : 1] out_file;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
out_file	sim/tb/altera_mf.v	/^    reg [`MAX_NAME_SZ*8 : 1] out_file;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_to_ver_file
outclk_data_h	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 :0] outclk_data_h;$/;"	r	module:flexible_lvds_tx
outclk_data_l	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 :0] outclk_data_l;$/;"	r	module:flexible_lvds_tx
outclk_load_cntr	sim/tb/altera_mf.v	/^    integer outclk_load_cntr;$/;"	r	module:flexible_lvds_tx
outclk_shift_h	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 :0] outclk_shift_h;$/;"	r	module:flexible_lvds_tx
outclk_shift_l	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 :0] outclk_shift_l;$/;"	r	module:flexible_lvds_tx
outclock	sim/tb/altera_mf.v	/^    input                  outclock;$/;"	p	module:alt3pram
outclock	sim/tb/altera_mf.v	/^    input  outclock;             \/\/ Output or read clock$/;"	p	module:altdpram
outclock	sim/tb/altera_mf.v	/^    tri1                   outclock;$/;"	n	module:alt3pram
outclock	sim/tb/altera_mf.v	/^    tri1 outclock;$/;"	n	module:altdpram
outclock	sim/tb/altera_mf.v	/^input outclock;$/;"	p	module:altddio_bidir
outclock	sim/tb/altera_mf.v	/^input outclock;$/;"	p	module:altddio_out
outclock_alignment	sim/tb/altera_mf.v	/^    parameter outclock_alignment = "EDGE_ALIGNED";$/;"	c	module:altlvds_tx
outclock_divide_by	sim/tb/altera_mf.v	/^    parameter outclock_divide_by = 1;$/;"	c	module:flexible_lvds_tx
outclock_divide_by	sim/tb/altera_mf.v	/^    parameter outclock_divide_by = deserialization_factor;$/;"	c	module:altlvds_tx
outclock_duty_cycle	sim/tb/altera_mf.v	/^    parameter outclock_duty_cycle = 50;$/;"	c	module:altlvds_tx
outclock_duty_cycle	sim/tb/altera_mf.v	/^    parameter outclock_duty_cycle = 50;$/;"	c	module:flexible_lvds_tx
outclock_h	sim/tb/altera_mf.v	/^    reg outclock_h;$/;"	r	module:flexible_lvds_tx
outclock_l	sim/tb/altera_mf.v	/^    reg outclock_l;$/;"	r	module:flexible_lvds_tx
outclock_multiply_by	sim/tb/altera_mf.v	/^    parameter outclock_multiply_by = 1;$/;"	c	module:altlvds_tx
outclock_multiply_by	sim/tb/altera_mf.v	/^    parameter outclock_multiply_by = 1;$/;"	c	module:flexible_lvds_tx
outclock_phase_shift	sim/tb/altera_mf.v	/^    parameter outclock_phase_shift = 0;$/;"	c	module:altlvds_tx
outclock_phase_shift	sim/tb/altera_mf.v	/^parameter outclock_phase_shift = 0;  \/\/ units in ps$/;"	c	module:altclklock
outclock_phase_shift_adj	sim/tb/altera_mf.v	/^integer outclock_phase_shift_adj;$/;"	r	function:altclklock.time_delay
outclock_resource	sim/tb/altera_mf.v	/^    parameter outclock_resource = "AUTO";$/;"	c	module:altlvds_rx
outclock_resource	sim/tb/altera_mf.v	/^    parameter outclock_resource = "AUTO";$/;"	c	module:altlvds_tx
outclocken	sim/tb/altera_mf.v	/^    input                  outclocken;$/;"	p	module:alt3pram
outclocken	sim/tb/altera_mf.v	/^    input  outclocken;           \/\/ Clock enable for outclock$/;"	p	module:altdpram
outclocken	sim/tb/altera_mf.v	/^    tri1                   outclocken;$/;"	n	module:alt3pram
outclocken	sim/tb/altera_mf.v	/^    tri1 outclocken;$/;"	n	module:altdpram
outclocken	sim/tb/altera_mf.v	/^input outclocken;$/;"	p	module:altddio_bidir
outclocken	sim/tb/altera_mf.v	/^input outclocken;$/;"	p	module:altddio_out
outclocken	sim/tb/altera_mf.v	/^tri1 outclocken; \/\/ default outclocken to 1$/;"	n	module:altddio_out
outclocken	sim/tb/altera_mf.v	/^tri1 outclocken;$/;"	n	module:altddio_bidir
outdata_aclr	sim/tb/altera_mf.v	/^    parameter outdata_aclr = "ON";$/;"	c	module:altdpram
outdata_aclr_a	sim/tb/altera_mf.v	/^    parameter outdata_aclr_a   = "NONE";$/;"	c	module:altsyncram
outdata_aclr_a	sim/tb/altera_mf.v	/^    parameter outdata_aclr_a   = "ON";         \/\/ aclr affects qa[]?$/;"	c	module:alt3pram
outdata_aclr_b	sim/tb/altera_mf.v	/^    parameter outdata_aclr_b            = "NONE";$/;"	c	module:altsyncram
outdata_aclr_b	sim/tb/altera_mf.v	/^    parameter outdata_aclr_b   = "ON";         \/\/ aclr affects qb[]?$/;"	c	module:alt3pram
outdata_reg	sim/tb/altera_mf.v	/^    parameter outdata_reg = "UNREGISTERED";$/;"	c	module:altdpram
outdata_reg_a	sim/tb/altera_mf.v	/^    parameter outdata_reg_a    = "UNREGISTERED";$/;"	c	module:altsyncram
outdata_reg_a	sim/tb/altera_mf.v	/^    parameter outdata_reg_a    = "UNREGISTERED";\/\/ clock used by qa[]$/;"	c	module:alt3pram
outdata_reg_b	sim/tb/altera_mf.v	/^    parameter outdata_reg_b             = "UNREGISTERED";$/;"	c	module:altsyncram
outdata_reg_b	sim/tb/altera_mf.v	/^    parameter outdata_reg_b    = "UNREGISTERED";\/\/ clock used by qb[]$/;"	c	module:alt3pram
output_aclr	sim/tb/altera_mf.v	/^    parameter output_aclr               = "ACLR3";$/;"	c	module:altmult_accum
output_aclr	sim/tb/altera_mf.v	/^    parameter output_aclr     = "ACLR3";$/;"	c	module:altmult_add
output_count	sim/tb/altera_mf.v	/^    integer   output_count;$/;"	r	module:MF_cycloneiii_pll
output_count	sim/tb/altera_mf.v	/^    integer   output_count;$/;"	r	module:MF_cycloneiiigl_pll
output_count	sim/tb/altera_mf.v	/^    integer   output_count;$/;"	r	module:MF_stratix_pll
output_count	sim/tb/altera_mf.v	/^    integer   output_count;$/;"	r	module:MF_stratixii_pll
output_count	sim/tb/altera_mf.v	/^    integer   output_count;$/;"	r	module:MF_stratixiii_pll
output_counter_value	sim/tb/altera_mf.v	/^    function integer output_counter_value;$/;"	f	module:MF_cycloneiii_pll
output_counter_value	sim/tb/altera_mf.v	/^    function integer output_counter_value;$/;"	f	module:MF_cycloneiiigl_pll
output_counter_value	sim/tb/altera_mf.v	/^    function integer output_counter_value;$/;"	f	module:MF_stratix_pll
output_counter_value	sim/tb/altera_mf.v	/^    function integer output_counter_value;$/;"	f	module:MF_stratixii_pll
output_counter_value	sim/tb/altera_mf.v	/^    function integer output_counter_value;$/;"	f	module:MF_stratixiii_pll
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_cycloneiii_pll.counter_high
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_cycloneiii_pll.counter_low
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_cycloneiiigl_pll.counter_high
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_cycloneiiigl_pll.counter_low
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratix_pll.counter_high
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratix_pll.counter_low
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratixii_pll.counter_high
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratixii_pll.counter_low
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratixiii_pll.counter_high
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p	function:MF_stratixiii_pll.counter_low
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value;$/;"	p	function:MF_cycloneiii_pll.counter_mode
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value;$/;"	p	function:MF_cycloneiiigl_pll.counter_mode
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value;$/;"	p	function:MF_stratix_pll.counter_mode
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value;$/;"	p	function:MF_stratixii_pll.counter_mode
output_counter_value	sim/tb/altera_mf.v	/^    input output_counter_value;$/;"	p	function:MF_stratixiii_pll.counter_mode
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_cycloneiii_pll.counter_low
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_cycloneiiigl_pll.counter_low
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_stratix_pll.counter_low
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_stratixii_pll.counter_low
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r	function:MF_stratixiii_pll.counter_low
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r	function:MF_cycloneiii_pll.counter_high
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r	function:MF_cycloneiiigl_pll.counter_high
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r	function:MF_stratix_pll.counter_high
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r	function:MF_stratixii_pll.counter_high
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r	function:MF_stratixiii_pll.counter_high
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value;$/;"	r	function:MF_cycloneiii_pll.counter_mode
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value;$/;"	r	function:MF_cycloneiiigl_pll.counter_mode
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value;$/;"	r	function:MF_stratix_pll.counter_mode
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value;$/;"	r	function:MF_stratixii_pll.counter_mode
output_counter_value	sim/tb/altera_mf.v	/^    integer output_counter_value;$/;"	r	function:MF_stratixiii_pll.counter_mode
output_data_rate	sim/tb/altera_mf.v	/^    parameter output_data_rate = 0;$/;"	c	module:altlvds_tx
output_enable	sim/tb/altera_mf.v	/^wire output_enable;$/;"	n	module:altddio_out
output_laten_result	sim/tb/altera_mf.v	/^    reg [(2*int_width_result - 1): 0] output_laten_result;$/;"	r	module:altmult_add
output_logic	sim/tb/altera_mf.v	/^        begin : output_logic$/;"	b	module:jtag_tap_controller
output_reg	sim/tb/altera_mf.v	/^    parameter output_reg                = "CLOCK0";$/;"	c	module:altmult_accum
output_reg_wire_clk	sim/tb/altera_mf.v	/^    wire output_reg_wire_clk;$/;"	n	module:altmult_add
output_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 output_reg_wire_clr;$/;"	n	module:altmult_add
output_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 output_reg_wire_en;$/;"	n	module:altmult_add
output_reg_wire_result	sim/tb/altera_mf.v	/^    wire [(2*int_width_result - 1): 0] output_reg_wire_result;$/;"	n	module:altmult_add
output_register	sim/tb/altera_mf.v	/^    parameter output_register = "CLOCK0";$/;"	c	module:altmult_add
output_round	sim/tb/altera_mf.v	/^    input output_round;$/;"	p	module:altmult_add
output_round_aclr	sim/tb/altera_mf.v	/^    parameter output_round_aclr = "NONE";$/;"	c	module:altmult_add
output_round_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter output_round_pipeline_aclr = "NONE";$/;"	c	module:altmult_add
output_round_pipeline_register	sim/tb/altera_mf.v	/^    parameter output_round_pipeline_register = "UNREGISTERED";$/;"	c	module:altmult_add
output_round_register	sim/tb/altera_mf.v	/^    parameter output_round_register = "UNREGISTERED";$/;"	c	module:altmult_add
output_round_type	sim/tb/altera_mf.v	/^    parameter output_round_type = "NEAREST_INTEGER";$/;"	c	module:altmult_add
output_rounding	sim/tb/altera_mf.v	/^    parameter output_rounding = "NO";$/;"	c	module:altmult_add
output_saturate	sim/tb/altera_mf.v	/^    input output_saturate;$/;"	p	module:altmult_add
output_saturate_aclr	sim/tb/altera_mf.v	/^    parameter output_saturate_aclr = "NONE";$/;"	c	module:altmult_add
output_saturate_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter output_saturate_pipeline_aclr = "NONE";$/;"	c	module:altmult_add
output_saturate_pipeline_register	sim/tb/altera_mf.v	/^    parameter output_saturate_pipeline_register = "UNREGISTERED";$/;"	c	module:altmult_add
output_saturate_register	sim/tb/altera_mf.v	/^    parameter output_saturate_register = "UNREGISTERED";$/;"	c	module:altmult_add
output_saturate_type	sim/tb/altera_mf.v	/^    parameter output_saturate_type = "ASYMMETRIC";$/;"	c	module:altmult_add
output_saturation	sim/tb/altera_mf.v	/^    parameter output_saturation = "NO";$/;"	c	module:altmult_add
output_shift_count	sim/tb/altera_mf.v	/^    integer output_shift_count;$/;"	r	module:MF_cycloneiiigl_scale_cntr
output_shift_count	sim/tb/altera_mf.v	/^    integer output_shift_count;$/;"	r	module:arm_scale_cntr
output_shift_count	sim/tb/altera_mf.v	/^    integer output_shift_count;$/;"	r	module:cda_scale_cntr
output_shift_count	sim/tb/altera_mf.v	/^    integer output_shift_count;$/;"	r	module:stx_scale_cntr
output_shift_count	sim/tb/altera_mf.v	/^    integer output_shift_count;$/;"	r	module:ttn_scale_cntr
output_value0	sim/tb/altera_mf.v	/^reg output_value0;$/;"	r	module:altclklock
output_value1	sim/tb/altera_mf.v	/^reg output_value1;$/;"	r	module:altclklock
output_value2	sim/tb/altera_mf.v	/^reg output_value2;$/;"	r	module:altclklock
output_value_ext	sim/tb/altera_mf.v	/^reg output_value_ext;$/;"	r	module:altclklock
output_wire_clk	sim/tb/altera_mf.v	/^    wire output_wire_clk;$/;"	n	module:altmult_accum
output_wire_clr	sim/tb/altera_mf.v	/^    tri0 output_wire_clr;$/;"	n	module:altmult_accum
output_wire_en	sim/tb/altera_mf.v	/^    tri1 output_wire_en;$/;"	n	module:altmult_accum
outround_int	sim/tb/altera_mf.v	/^    tri0 outround_int;$/;"	n	module:altmult_add
outround_pipe_reg	sim/tb/altera_mf.v	/^    reg outround_pipe_reg;$/;"	r	module:altmult_add
outround_pipe_wire	sim/tb/altera_mf.v	/^    wire outround_pipe_wire;$/;"	n	module:altmult_add
outround_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire outround_pipe_wire_clk;$/;"	n	module:altmult_add
outround_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 outround_pipe_wire_clr;$/;"	n	module:altmult_add
outround_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 outround_pipe_wire_en;$/;"	n	module:altmult_add
outround_reg	sim/tb/altera_mf.v	/^    reg outround_reg;$/;"	r	module:altmult_add
outround_reg_wire_clk	sim/tb/altera_mf.v	/^    wire outround_reg_wire_clk;$/;"	n	module:altmult_add
outround_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 outround_reg_wire_clr;$/;"	n	module:altmult_add
outround_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 outround_reg_wire_en;$/;"	n	module:altmult_add
outround_wire	sim/tb/altera_mf.v	/^    wire outround_wire;$/;"	n	module:altmult_add
outsat_int	sim/tb/altera_mf.v	/^    tri0 outsat_int;$/;"	n	module:altmult_add
outsat_pipe_reg	sim/tb/altera_mf.v	/^    reg outsat_pipe_reg;$/;"	r	module:altmult_add
outsat_pipe_wire	sim/tb/altera_mf.v	/^    wire outsat_pipe_wire;$/;"	n	module:altmult_add
outsat_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire outsat_pipe_wire_clk;$/;"	n	module:altmult_add
outsat_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 outsat_pipe_wire_clr;$/;"	n	module:altmult_add
outsat_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 outsat_pipe_wire_en;$/;"	n	module:altmult_add
outsat_reg	sim/tb/altera_mf.v	/^    reg outsat_reg;$/;"	r	module:altmult_add
outsat_reg_wire_clk	sim/tb/altera_mf.v	/^    wire outsat_reg_wire_clk;$/;"	n	module:altmult_add
outsat_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 outsat_reg_wire_clr;$/;"	n	module:altmult_add
outsat_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 outsat_reg_wire_en;$/;"	n	module:altmult_add
outsat_wire	sim/tb/altera_mf.v	/^    wire outsat_wire;$/;"	n	module:altmult_add
ov5640_dri	rtl/ov5640/ov5640_dri.v	/^module ov5640_dri ($/;"	m
ov5640_dri.v	rtl/ov5640/ov5640_dri.v	1;"	F
overflow	sim/tb/altera_mf.v	/^    output overflow;$/;"	p	module:altaccumulate
overflow	sim/tb/altera_mf.v	/^    output overflow;$/;"	p	module:altfp_mult
overflow	sim/tb/altera_mf.v	/^    output overflow;$/;"	p	module:altmult_accum
overflow	sim/tb/altera_mf.v	/^    output overflow;$/;"	p	module:altmult_add
overflow	sim/tb/altera_mf.v	/^    reg overflow;$/;"	r	module:altmult_accum
overflow_bit	sim/tb/altera_mf.v	/^    reg overflow_bit;$/;"	r	module:altfp_mult
overflow_checking	sim/tb/altera_mf.v	/^    parameter overflow_checking       = "ON";$/;"	c	module:scfifo
overflow_checking	sim/tb/altera_mf.v	/^    parameter overflow_checking = "ON";$/;"	c	module:dcfifo
overflow_checking	sim/tb/altera_mf.v	/^    parameter overflow_checking = "ON";$/;"	c	module:dcfifo_async
overflow_checking	sim/tb/altera_mf.v	/^    parameter overflow_checking = "ON";$/;"	c	module:dcfifo_fefifo
overflow_checking	sim/tb/altera_mf.v	/^    parameter overflow_checking = "ON";$/;"	c	module:dcfifo_low_latency
overflow_checking	sim/tb/altera_mf.v	/^    parameter overflow_checking = "ON";$/;"	c	module:dcfifo_mixed_widths
overflow_checking	sim/tb/altera_mf.v	/^    parameter overflow_checking = "ON";$/;"	c	module:dcfifo_sync
overflow_checking	sim/tb/altera_mf.v	/^    reg overflow_checking;$/;"	r	module:altmult_add
overflow_int	sim/tb/altera_mf.v	/^    reg overflow_int;$/;"	r	module:altaccumulate
overflow_int	sim/tb/altera_mf.v	/^    reg overflow_int;$/;"	r	module:altmult_accum
overflow_int_wire	sim/tb/altera_mf.v	/^    wire overflow_int_wire;$/;"	n	module:altaccumulate
overflow_pipe	sim/tb/altera_mf.v	/^    reg[LATENCY : 0] overflow_pipe;$/;"	r	module:altfp_mult
overflow_stat_pipe_reg	sim/tb/altera_mf.v	/^    reg [extra_latency : 0] overflow_stat_pipe_reg;$/;"	r	module:altmult_add
overflow_stat_reg	sim/tb/altera_mf.v	/^    reg overflow_stat_reg;$/;"	r	module:altmult_add
overflow_status	sim/tb/altera_mf.v	/^    reg overflow_status;$/;"	r	module:altmult_add
overflow_status_bit_pos	sim/tb/altera_mf.v	/^    integer overflow_status_bit_pos; $/;"	r	module:altmult_add
overflow_tmp_int	sim/tb/altera_mf.v	/^    reg overflow_tmp_int;$/;"	r	module:altmult_accum
p0addr_sim	sim/tb/altera_mf.v	/^        reg     [0:0]   p0addr_sim;$/;"	r	module:alt_cal
p0addr_sim	sim/tb/altera_mf.v	/^        reg     [0:0]   p0addr_sim;$/;"	r	module:alt_cal_av
p0addr_sim	sim/tb/altera_mf.v	/^        reg     [0:0]   p0addr_sim;$/;"	r	module:alt_cal_c3gxb
p0addr_sim	sim/tb/altera_mf.v	/^        reg     [0:0]   p0addr_sim;$/;"	r	module:alt_cal_mm
p0addr_sim	sim/tb/altera_mf.v	/^        reg     [0:0]   p0addr_sim;$/;"	r	module:alt_cal_sv
pad_regr	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 : 0] pad_regr;$/;"	r	module:stratixiii_lvds_rx_channel
padio	sim/tb/altera_mf.v	/^inout  [width-1:0] padio;$/;"	p	module:altddio_bidir
page_clk_divisor	sim/tb/altera_mf.v	/^    parameter    page_clk_divisor    =    1;$/;"	c	module:altparallel_flash_loader
page_mode	sim/tb/altera_mf.v	/^    parameter    page_mode    =    0;$/;"	c	module:altparallel_flash_loader
parallel_add	sim/tb/altera_mf.v	/^module parallel_add ($/;"	m
parallel_ir_out	sim/tb/altera_mf.v	/^        begin : parallel_ir_out$/;"	b	module:dummy_hub
param_found	sim/tb/altera_mf.v	/^    reg param_found; \/\/ to indicate whether compare_param_name have been found in the given_st/;"	r	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
param_name	sim/tb/altera_mf.v	/^    reg [8*50:1] param_name;  \/\/ to store parameter name$/;"	r	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
param_name_char_count	sim/tb/altera_mf.v	/^    integer param_name_char_count;  \/\/ to indicate current character count in the param_name$/;"	r	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
param_value	sim/tb/altera_mf.v	/^    reg [8*20:1] param_value; \/\/ to store parameter value$/;"	r	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
param_value_char_count	sim/tb/altera_mf.v	/^    integer param_value_char_count; \/\/ to indicate current character count in the param_value$/;"	r	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
pattern	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] pattern;$/;"	r	module:altlvds_rx
pfd_freq	sim/tb/altera_mf.v	/^        integer pfd_freq;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
pfd_freq	sim/tb/altera_mf.v	/^        integer pfd_freq;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
pfd_freq	sim/tb/altera_mf.v	/^        integer pfd_freq;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
pfd_locked	sim/tb/altera_mf.v	/^    reg pfd_locked;$/;"	r	module:MF_cycloneiii_pll
pfd_locked	sim/tb/altera_mf.v	/^    reg pfd_locked;$/;"	r	module:MF_cycloneiiigl_pll
pfd_locked	sim/tb/altera_mf.v	/^    reg pfd_locked;$/;"	r	module:MF_stratixiii_pll
pfd_max	sim/tb/altera_mf.v	/^    parameter pfd_max                              = 0;$/;"	c	module:MF_cycloneiii_pll
pfd_max	sim/tb/altera_mf.v	/^    parameter pfd_max                              = 0;$/;"	c	module:MF_cycloneiiigl_pll
pfd_max	sim/tb/altera_mf.v	/^    parameter pfd_max                              = 0;$/;"	c	module:MF_stratixii_pll
pfd_max	sim/tb/altera_mf.v	/^    parameter pfd_max                              = 0;$/;"	c	module:MF_stratixiii_pll
pfd_max	sim/tb/altera_mf.v	/^    parameter pfd_max = 0;$/;"	c	module:MF_stratix_pll
pfd_max	sim/tb/altera_mf.v	/^parameter   pfd_max             = 0;$/;"	c	module:altpll
pfd_min	sim/tb/altera_mf.v	/^    parameter pfd_min                              = 0;$/;"	c	module:MF_cycloneiii_pll
pfd_min	sim/tb/altera_mf.v	/^    parameter pfd_min                              = 0;$/;"	c	module:MF_cycloneiiigl_pll
pfd_min	sim/tb/altera_mf.v	/^    parameter pfd_min                              = 0;$/;"	c	module:MF_stratixii_pll
pfd_min	sim/tb/altera_mf.v	/^    parameter pfd_min                              = 0;$/;"	c	module:MF_stratixiii_pll
pfd_min	sim/tb/altera_mf.v	/^    parameter pfd_min = 0;$/;"	c	module:MF_stratix_pll
pfd_min	sim/tb/altera_mf.v	/^parameter   pfd_min             = 0;$/;"	c	module:altpll
pfdena	sim/tb/altera_mf.v	/^    input pfdena;$/;"	p	module:MF_cycloneiii_pll
pfdena	sim/tb/altera_mf.v	/^    input pfdena;$/;"	p	module:MF_cycloneiiigl_pll
pfdena	sim/tb/altera_mf.v	/^    input pfdena;$/;"	p	module:MF_stratix_pll
pfdena	sim/tb/altera_mf.v	/^    input pfdena;$/;"	p	module:MF_stratixii_pll
pfdena	sim/tb/altera_mf.v	/^    input pfdena;$/;"	p	module:MF_stratixiii_pll
pfdena	sim/tb/altera_mf.v	/^input       pfdena;$/;"	p	module:altpll
pfdena_ipd	sim/tb/altera_mf.v	/^    wire pfdena_ipd;$/;"	n	module:MF_cycloneiiigl_pll
pfdena_ipd	sim/tb/altera_mf.v	/^    wire pfdena_ipd;$/;"	n	module:MF_stratix_pll
pfdena_ipd	sim/tb/altera_mf.v	/^    wire pfdena_ipd;$/;"	n	module:MF_stratixii_pll
pfdena_ipd_last_value	sim/tb/altera_mf.v	/^    reg pfdena_ipd_last_value;$/;"	r	module:MF_cycloneiiigl_pll
pfdena_ipd_last_value	sim/tb/altera_mf.v	/^    reg pfdena_ipd_last_value;$/;"	r	module:MF_stratix_pll
pfdena_ipd_last_value	sim/tb/altera_mf.v	/^    reg pfdena_ipd_last_value;$/;"	r	module:MF_stratixii_pll
pfdena_last_value	sim/tb/altera_mf.v	/^    reg pfdena_last_value;$/;"	r	module:MF_cycloneiii_pll
pfdena_last_value	sim/tb/altera_mf.v	/^    reg pfdena_last_value;$/;"	r	module:MF_stratixiii_pll
pfdena_pullup	sim/tb/altera_mf.v	/^tri1 pfdena_pullup;$/;"	n	module:altpll
pfdena_wire	sim/tb/altera_mf.v	/^    wire pfdena_wire;$/;"	n	module:MF_cycloneiii_pll
pfdena_wire	sim/tb/altera_mf.v	/^    wire pfdena_wire;$/;"	n	module:MF_stratixiii_pll
pfl_clk	sim/tb/altera_mf.v	/^    input    pfl_clk;$/;"	p	module:altparallel_flash_loader
pfl_flash_access_granted	sim/tb/altera_mf.v	/^    input    pfl_flash_access_granted;$/;"	p	module:altparallel_flash_loader
pfl_flash_access_request	sim/tb/altera_mf.v	/^    output    pfl_flash_access_request;$/;"	p	module:altparallel_flash_loader
pfl_nreconfigure	sim/tb/altera_mf.v	/^    input    pfl_nreconfigure;$/;"	p	module:altparallel_flash_loader
pfl_nreset	sim/tb/altera_mf.v	/^    input    pfl_nreset;$/;"	p	module:altparallel_flash_loader
pfl_reset_watchdog	sim/tb/altera_mf.v	/^    input    pfl_reset_watchdog;$/;"	p	module:altparallel_flash_loader
pfl_rsu_watchdog_enabled	sim/tb/altera_mf.v	/^    parameter    pfl_rsu_watchdog_enabled    =    0;$/;"	c	module:altparallel_flash_loader
pfl_watchdog_error	sim/tb/altera_mf.v	/^    output    pfl_watchdog_error;$/;"	p	module:altparallel_flash_loader
ph_adjust	sim/tb/altera_mf.v	/^    function integer ph_adjust;$/;"	f	module:MF_cycloneiii_pll
ph_adjust	sim/tb/altera_mf.v	/^    function integer ph_adjust;$/;"	f	module:MF_cycloneiiigl_pll
ph_adjust	sim/tb/altera_mf.v	/^    function integer ph_adjust;$/;"	f	module:MF_stratix_pll
ph_adjust	sim/tb/altera_mf.v	/^    function integer ph_adjust;$/;"	f	module:MF_stratixii_pll
ph_adjust	sim/tb/altera_mf.v	/^    function integer ph_adjust;$/;"	f	module:MF_stratixiii_pll
ph_base	sim/tb/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p	function:MF_cycloneiii_pll.ph_adjust
ph_base	sim/tb/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p	function:MF_cycloneiiigl_pll.ph_adjust
ph_base	sim/tb/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p	function:MF_stratix_pll.ph_adjust
ph_base	sim/tb/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p	function:MF_stratixii_pll.ph_adjust
ph_base	sim/tb/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p	function:MF_stratixiii_pll.ph_adjust
ph_base	sim/tb/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r	function:MF_cycloneiii_pll.ph_adjust
ph_base	sim/tb/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r	function:MF_cycloneiiigl_pll.ph_adjust
ph_base	sim/tb/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r	function:MF_stratix_pll.ph_adjust
ph_base	sim/tb/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r	function:MF_stratixii_pll.ph_adjust
ph_base	sim/tb/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r	function:MF_stratixiii_pll.ph_adjust
ph_tap	sim/tb/altera_mf.v	/^    input [31:0] ph_tap;$/;"	p	module:MF_cycloneiiigl_scale_cntr
ph_tap	sim/tb/altera_mf.v	/^    input [31:0] ph_tap;$/;"	p	module:arm_scale_cntr
ph_tap	sim/tb/altera_mf.v	/^    input [31:0] ph_tap;$/;"	p	module:cda_scale_cntr
ph_tap	sim/tb/altera_mf.v	/^    input [31:0] ph_tap;$/;"	p	module:stx_scale_cntr
ph_tap	sim/tb/altera_mf.v	/^    input [31:0] ph_tap;$/;"	p	module:ttn_scale_cntr
phase	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_cycloneiii_pll.counter_ph
phase	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_cycloneiiigl_pll.counter_ph
phase	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_stratix_pll.counter_ph
phase	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_stratixii_pll.counter_ph
phase	sim/tb/altera_mf.v	/^    integer m,n, phase;$/;"	r	function:MF_stratixiii_pll.counter_ph
phase	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_cycloneiii_pll.counter_initial
phase	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_cycloneiiigl_pll.counter_initial
phase	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratix_pll.counter_initial
phase	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratixii_pll.counter_initial
phase	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratixiii_pll.counter_initial
phase_adjust_was_scheduled	sim/tb/altera_mf.v	/^    reg phase_adjust_was_scheduled;$/;"	r	module:MF_cycloneiii_pll
phase_adjust_was_scheduled	sim/tb/altera_mf.v	/^    reg phase_adjust_was_scheduled;$/;"	r	module:MF_cycloneiiigl_pll
phase_adjust_was_scheduled	sim/tb/altera_mf.v	/^    reg phase_adjust_was_scheduled;$/;"	r	module:MF_stratix_pll
phase_adjust_was_scheduled	sim/tb/altera_mf.v	/^    reg phase_adjust_was_scheduled;$/;"	r	module:MF_stratixii_pll
phase_adjust_was_scheduled	sim/tb/altera_mf.v	/^    reg phase_adjust_was_scheduled;$/;"	r	module:MF_stratixiii_pll
phase_counter_select_width	sim/tb/altera_mf.v	/^    parameter phase_counter_select_width = 3;$/;"	c	module:MF_cycloneiii_pll
phase_counter_select_width	sim/tb/altera_mf.v	/^    parameter phase_counter_select_width = 3;$/;"	c	module:MF_cycloneiiigl_pll
phase_counter_select_width	sim/tb/altera_mf.v	/^    parameter phase_counter_select_width = 4;$/;"	c	module:MF_stratixiii_pll
phase_shift	sim/tb/altera_mf.v	/^    input phase_shift;$/;"	p	function:MF_cycloneiii_pll.get_phase_degree
phase_shift	sim/tb/altera_mf.v	/^    input phase_shift;$/;"	p	function:MF_cycloneiiigl_pll.get_phase_degree
phase_shift	sim/tb/altera_mf.v	/^    input phase_shift;$/;"	p	function:MF_stratix_pll.get_phase_degree
phase_shift	sim/tb/altera_mf.v	/^    input phase_shift;$/;"	p	function:MF_stratixii_pll.get_phase_degree
phase_shift	sim/tb/altera_mf.v	/^    input phase_shift;$/;"	p	function:MF_stratixiii_pll.get_phase_degree
phase_shift	sim/tb/altera_mf.v	/^    integer phase_shift, result;$/;"	r	function:MF_cycloneiii_pll.get_phase_degree
phase_shift	sim/tb/altera_mf.v	/^    integer phase_shift, result;$/;"	r	function:MF_cycloneiiigl_pll.get_phase_degree
phase_shift	sim/tb/altera_mf.v	/^    integer phase_shift, result;$/;"	r	function:MF_stratix_pll.get_phase_degree
phase_shift	sim/tb/altera_mf.v	/^    integer phase_shift, result;$/;"	r	function:MF_stratixii_pll.get_phase_degree
phase_shift	sim/tb/altera_mf.v	/^    integer phase_shift, result;$/;"	r	function:MF_stratixiii_pll.get_phase_degree
phase_shift	sim/tb/altera_mf.v	/^    integer phase_shift[0:7];$/;"	r	module:MF_cycloneiii_pll
phase_shift	sim/tb/altera_mf.v	/^    integer phase_shift[0:7];$/;"	r	module:MF_stratix_pll
phase_shift	sim/tb/altera_mf.v	/^    integer phase_shift[0:7];$/;"	r	module:MF_stratixii_pll
phase_shift	sim/tb/altera_mf.v	/^    integer phase_shift[0:7];$/;"	r	module:MF_stratixiii_pll
phase_shift	sim/tb/altera_mf.v	/^    time phase_shift[0:7];$/;"	r	module:MF_cycloneiiigl_pll
phase_shift_txdata	sim/tb/altera_mf.v	/^    reg [9 : 0] phase_shift_txdata;$/;"	r	module:altlvds_tx
phasecounterselect	sim/tb/altera_mf.v	/^    input [phase_counter_select_width - 1:0] phasecounterselect;$/;"	p	module:MF_cycloneiii_pll
phasecounterselect	sim/tb/altera_mf.v	/^    input [phase_counter_select_width - 1:0] phasecounterselect;$/;"	p	module:MF_cycloneiiigl_pll
phasecounterselect	sim/tb/altera_mf.v	/^    input [phase_counter_select_width - 1:0] phasecounterselect;$/;"	p	module:MF_stratixiii_pll
phasecounterselect	sim/tb/altera_mf.v	/^input       [width_phasecounterselect-1:0] phasecounterselect;$/;"	p	module:altpll
phasecounterselect_ipd	sim/tb/altera_mf.v	/^    wire [phase_counter_select_width - 1:0] phasecounterselect_ipd;$/;"	n	module:MF_cycloneiiigl_pll
phasecounterselect_pulldown	sim/tb/altera_mf.v	/^tri0 [3:0] phasecounterselect_pulldown;$/;"	n	module:altpll
phasecounterselect_reg	sim/tb/altera_mf.v	/^    reg [2:0] phasecounterselect_reg;$/;"	r	module:MF_cycloneiii_pll
phasecounterselect_reg	sim/tb/altera_mf.v	/^    reg [2:0] phasecounterselect_reg;$/;"	r	module:MF_cycloneiiigl_pll
phasecounterselect_reg	sim/tb/altera_mf.v	/^    reg [3:0] phasecounterselect_reg;$/;"	r	module:MF_stratixiii_pll
phasedone	sim/tb/altera_mf.v	/^    output phasedone;$/;"	p	module:MF_cycloneiii_pll
phasedone	sim/tb/altera_mf.v	/^    output phasedone;$/;"	p	module:MF_cycloneiiigl_pll
phasedone	sim/tb/altera_mf.v	/^    output phasedone;$/;"	p	module:MF_stratixiii_pll
phasedone	sim/tb/altera_mf.v	/^output        phasedone;$/;"	p	module:altpll
phasedone_wire	sim/tb/altera_mf.v	/^wire phasedone_wire;$/;"	n	module:altpll
phasestep	sim/tb/altera_mf.v	/^    input phasestep;$/;"	p	module:MF_cycloneiii_pll
phasestep	sim/tb/altera_mf.v	/^    input phasestep;$/;"	p	module:MF_cycloneiiigl_pll
phasestep	sim/tb/altera_mf.v	/^    input phasestep;$/;"	p	module:MF_stratixiii_pll
phasestep	sim/tb/altera_mf.v	/^input       phasestep;$/;"	p	module:altpll
phasestep_high_count	sim/tb/altera_mf.v	/^    integer phasestep_high_count;$/;"	r	module:MF_cycloneiii_pll
phasestep_high_count	sim/tb/altera_mf.v	/^    integer phasestep_high_count;$/;"	r	module:MF_cycloneiiigl_pll
phasestep_high_count	sim/tb/altera_mf.v	/^    integer phasestep_high_count;$/;"	r	module:MF_stratixiii_pll
phasestep_ipd	sim/tb/altera_mf.v	/^    wire phasestep_ipd;$/;"	n	module:MF_cycloneiiigl_pll
phasestep_pulldown	sim/tb/altera_mf.v	/^tri0 phasestep_pulldown;$/;"	n	module:altpll
phasestep_reg	sim/tb/altera_mf.v	/^    reg phasestep_reg;$/;"	r	module:MF_cycloneiii_pll
phasestep_reg	sim/tb/altera_mf.v	/^    reg phasestep_reg;$/;"	r	module:MF_cycloneiiigl_pll
phasestep_reg	sim/tb/altera_mf.v	/^    reg phasestep_reg;$/;"	r	module:MF_stratixiii_pll
phaseupdown	sim/tb/altera_mf.v	/^    input phaseupdown;$/;"	p	module:MF_cycloneiii_pll
phaseupdown	sim/tb/altera_mf.v	/^    input phaseupdown;$/;"	p	module:MF_cycloneiiigl_pll
phaseupdown	sim/tb/altera_mf.v	/^    input phaseupdown;$/;"	p	module:MF_stratixiii_pll
phaseupdown	sim/tb/altera_mf.v	/^input       phaseupdown;$/;"	p	module:altpll
phaseupdown_ipd	sim/tb/altera_mf.v	/^    wire phaseupdown_ipd;$/;"	n	module:MF_cycloneiiigl_pll
phaseupdown_pulldown	sim/tb/altera_mf.v	/^tri0 phaseupdown_pulldown;$/;"	n	module:altpll
phaseupdown_reg	sim/tb/altera_mf.v	/^    reg phaseupdown_reg;$/;"	r	module:MF_cycloneiii_pll
phaseupdown_reg	sim/tb/altera_mf.v	/^    reg phaseupdown_reg;$/;"	r	module:MF_cycloneiiigl_pll
phaseupdown_reg	sim/tb/altera_mf.v	/^    reg phaseupdown_reg;$/;"	r	module:MF_stratixiii_pll
picture_size	rtl/ov5640/picture_size.v	/^module picture_size ($/;"	m
picture_size.v	rtl/ov5640/picture_size.v	1;"	F
pipe_ptr	sim/tb/altera_mf.v	/^    integer pipe_ptr;$/;"	r	module:altsqrt
pipe_ptr	sim/tb/altera_mf.v	/^    integer pipe_ptr;$/;"	r	module:flexible_lvds_rx
pipe_ptr	sim/tb/altera_mf.v	/^    integer pipe_ptr;$/;"	r	module:parallel_add
pipe_through	sim/tb/altera_mf.v	/^                                                begin : pipe_through$/;"	b	block:dummy_hub.simulation_logic.rising_edge_jtag_tck
pipeline	sim/tb/altera_mf.v	/^    parameter pipeline = 0;     \/\/ The latency for the output$/;"	c	module:altsqrt
pipeline	sim/tb/altera_mf.v	/^    parameter pipeline = 0;$/;"	c	module:altsquare
pipeline	sim/tb/altera_mf.v	/^    parameter pipeline = 0;$/;"	c	module:parallel_add
pipeline	sim/tb/altera_mf.v	/^    parameter pipeline = 5;$/;"	c	module:altfp_mult
pixel_data	rtl/lcd/lcd.v	/^wire [15:0] pixel_data;    $/;"	n	module:lcd
pixel_data	rtl/lcd/lcd_disply.v	/^    output reg [15:0]  pixel_data    \/\/像素点数据,$/;"	p	module:lcd_disply
pixel_data	sim/tb/lcd/lcd.v	/^    input      [15:0]  pixel_data,     \/\/像素点数据$/;"	p	module:lcd
pixel_xpos	rtl/lcd/lcd.v	/^wire [10:0] pixel_xpos;$/;"	n	module:lcd
pixel_xpos	rtl/lcd/lcd_disply.v	/^    input      [ 10:0] pixel_xpos,   \/\/像素点横坐标$/;"	p	module:lcd_disply
pixel_xpos	rtl/lcd/lcd_driver.v	/^    output     [10:0]  pixel_xpos,   \/\/像素点横坐标$/;"	p	module:lcd_driver
pixel_xpos	sim/tb/lcd/lcd_driver.v	/^    output     [10:0]  pixel_xpos,   \/\/像素点横坐标$/;"	p	module:lcd_driver
pixel_ypos	rtl/lcd/lcd.v	/^wire [10:0] pixel_ypos;$/;"	n	module:lcd
pixel_ypos	rtl/lcd/lcd_disply.v	/^    input      [ 10:0] pixel_ypos,   \/\/像素点纵坐标 $/;"	p	module:lcd_disply
pixel_ypos	rtl/lcd/lcd_driver.v	/^    output     [10:0]  pixel_ypos,   \/\/像素点纵坐标$/;"	p	module:lcd_driver
pixel_ypos	sim/tb/lcd/lcd_driver.v	/^    output     [10:0]  pixel_ypos,   \/\/像素点纵坐标$/;"	p	module:lcd_driver
place	sim/tb/altera_mf.v	/^    integer place;$/;"	r	module:altshift_taps
pll	rtl/pll.v	/^module pll ($/;"	m
pll	rtl/pll_bb.v	/^module pll ($/;"	m
pll	rtl/sdram/pll.v	/^module pll ($/;"	m
pll	rtl/sdram/pll_bb.v	/^module pll ($/;"	m
pll.v	rtl/pll.v	1;"	F
pll.v	rtl/sdram/pll.v	1;"	F
pll_about_to_lock	sim/tb/altera_mf.v	/^    reg pll_about_to_lock;$/;"	r	module:MF_stratix_pll
pll_about_to_lock	sim/tb/altera_mf.v	/^    reg pll_about_to_lock;$/;"	r	module:MF_stratixii_pll
pll_altpll	par/db/pll_altpll.v	/^module  pll_altpll$/;"	m
pll_altpll.v	par/db/pll_altpll.v	1;"	F
pll_areset	sim/tb/altera_mf.v	/^    input pll_areset;$/;"	p	module:altlvds_rx
pll_areset	sim/tb/altera_mf.v	/^    input pll_areset;$/;"	p	module:altlvds_tx
pll_areset	sim/tb/altera_mf.v	/^    input pll_areset;$/;"	p	module:flexible_lvds_rx
pll_areset	sim/tb/altera_mf.v	/^    input pll_areset;$/;"	p	module:flexible_lvds_tx
pll_areset	sim/tb/altera_mf.v	/^    tri0 pll_areset;$/;"	n	module:altlvds_rx
pll_areset	sim/tb/altera_mf.v	/^    tri0 pll_areset;$/;"	n	module:altlvds_tx
pll_bb.v	rtl/pll_bb.v	1;"	F
pll_bb.v	rtl/sdram/pll_bb.v	1;"	F
pll_compensation_delay	sim/tb/altera_mf.v	/^    parameter pll_compensation_delay = 0;$/;"	c	module:MF_cycloneiii_pll
pll_compensation_delay	sim/tb/altera_mf.v	/^    parameter pll_compensation_delay = 0;$/;"	c	module:MF_cycloneiiigl_pll
pll_compensation_delay	sim/tb/altera_mf.v	/^    parameter pll_compensation_delay = 0;$/;"	c	module:MF_stratix_pll
pll_compensation_delay	sim/tb/altera_mf.v	/^    parameter pll_compensation_delay = 0;$/;"	c	module:MF_stratixii_pll
pll_compensation_delay	sim/tb/altera_mf.v	/^    parameter pll_compensation_delay = 0;$/;"	c	module:MF_stratixiii_pll
pll_compensation_mode	sim/tb/altera_mf.v	/^    parameter pll_compensation_mode = "AUTO";$/;"	c	module:altlvds_tx
pll_duty_cycle	sim/tb/altera_mf.v	/^real pll_duty_cycle;$/;"	r	module:altclklock
pll_has_just_been_reconfigured	sim/tb/altera_mf.v	/^    reg pll_has_just_been_reconfigured;$/;"	r	module:MF_cycloneiii_pll
pll_has_just_been_reconfigured	sim/tb/altera_mf.v	/^    reg pll_has_just_been_reconfigured;$/;"	r	module:MF_cycloneiiigl_pll
pll_has_just_been_reconfigured	sim/tb/altera_mf.v	/^    reg pll_has_just_been_reconfigured;$/;"	r	module:MF_stratixiii_pll
pll_in_quiet_period	sim/tb/altera_mf.v	/^    reg pll_in_quiet_period;$/;"	r	module:MF_stratix_pll
pll_in_test_mode	sim/tb/altera_mf.v	/^    reg pll_in_test_mode;$/;"	r	module:MF_cycloneiii_pll
pll_in_test_mode	sim/tb/altera_mf.v	/^    reg pll_in_test_mode;$/;"	r	module:MF_cycloneiiigl_pll
pll_in_test_mode	sim/tb/altera_mf.v	/^    reg pll_in_test_mode;$/;"	r	module:MF_stratixii_pll
pll_in_test_mode	sim/tb/altera_mf.v	/^    reg pll_in_test_mode;$/;"	r	module:MF_stratixiii_pll
pll_iobuf	sim/tb/altera_mf.v	/^module pll_iobuf (i, oe, io, o);$/;"	m
pll_is_disabled	sim/tb/altera_mf.v	/^    reg pll_is_disabled;$/;"	r	module:MF_stratixii_pll
pll_is_in_reset	sim/tb/altera_mf.v	/^    reg pll_is_in_reset;$/;"	r	module:MF_cycloneiii_pll
pll_is_in_reset	sim/tb/altera_mf.v	/^    reg pll_is_in_reset;$/;"	r	module:MF_cycloneiiigl_pll
pll_is_in_reset	sim/tb/altera_mf.v	/^    reg pll_is_in_reset;$/;"	r	module:MF_stratix_pll
pll_is_in_reset	sim/tb/altera_mf.v	/^    reg pll_is_in_reset;$/;"	r	module:MF_stratixii_pll
pll_is_in_reset	sim/tb/altera_mf.v	/^    reg pll_is_in_reset;$/;"	r	module:MF_stratixiii_pll
pll_is_locked	sim/tb/altera_mf.v	/^    reg pll_is_locked;$/;"	r	module:MF_cycloneiii_pll
pll_is_locked	sim/tb/altera_mf.v	/^    reg pll_is_locked;$/;"	r	module:MF_cycloneiiigl_pll
pll_is_locked	sim/tb/altera_mf.v	/^    reg pll_is_locked;$/;"	r	module:MF_stratix_pll
pll_is_locked	sim/tb/altera_mf.v	/^    reg pll_is_locked;$/;"	r	module:MF_stratixii_pll
pll_is_locked	sim/tb/altera_mf.v	/^    reg pll_is_locked;$/;"	r	module:MF_stratixiii_pll
pll_last_falling_edge	sim/tb/altera_mf.v	/^real pll_last_falling_edge;$/;"	r	module:altclklock
pll_last_rising_edge	sim/tb/altera_mf.v	/^real pll_last_rising_edge;$/;"	r	module:altclklock
pll_lock	sim/tb/altera_mf.v	/^reg pll_lock;$/;"	r	module:altclklock
pll_lock	sim/tb/altera_mf.v	/^wire pll_lock;$/;"	n	module:altpll
pll_lock_sync	par/db/pll_altpll.v	/^	reg	pll_lock_sync;$/;"	r	module:pll_altpll
pll_lock_sync	sim/tb/altera_mf.v	/^    reg pll_lock_sync;$/;"	r	module:altlvds_rx
pll_lock_sync	sim/tb/altera_mf.v	/^    reg pll_lock_sync;$/;"	r	module:altlvds_tx
pll_lock_sync	sim/tb/altera_mf.v	/^reg pll_lock_sync;$/;"	r	module:altpll
pll_locked	sim/tb/altera_mf.v	/^    wire pll_locked;$/;"	n	module:stratixiii_lvds_rx_channel
pll_operation_mode	sim/tb/altera_mf.v	/^    parameter pll_operation_mode = "NORMAL";$/;"	c	module:altlvds_rx
pll_outclock	sim/tb/altera_mf.v	/^    input pll_outclock;$/;"	p	module:flexible_lvds_tx
pll_phasecounterselect	sim/tb/altera_mf.v	/^    output [3: 0] pll_phasecounterselect;$/;"	p	module:altlvds_rx
pll_phasedone	sim/tb/altera_mf.v	/^    input pll_phasedone;$/;"	p	module:altlvds_rx
pll_phasedone	sim/tb/altera_mf.v	/^    tri1 pll_phasedone;$/;"	n	module:altlvds_rx
pll_phasestep	sim/tb/altera_mf.v	/^    output pll_phasestep;$/;"	p	module:altlvds_rx
pll_phaseupdown	sim/tb/altera_mf.v	/^    output pll_phaseupdown;$/;"	p	module:altlvds_rx
pll_reconfig_display_full_setting	sim/tb/altera_mf.v	/^    reg pll_reconfig_display_full_setting;$/;"	r	module:MF_cycloneiii_pll
pll_reconfig_display_full_setting	sim/tb/altera_mf.v	/^    reg pll_reconfig_display_full_setting;$/;"	r	module:MF_cycloneiiigl_pll
pll_reconfig_display_full_setting	sim/tb/altera_mf.v	/^    reg pll_reconfig_display_full_setting;$/;"	r	module:MF_stratixiii_pll
pll_rising_edge_count	sim/tb/altera_mf.v	/^integer pll_rising_edge_count;$/;"	r	module:altclklock
pll_scanclk	sim/tb/altera_mf.v	/^    output pll_scanclk;$/;"	p	module:altlvds_rx
pll_self_reset_on_loss_lock	sim/tb/altera_mf.v	/^    parameter pll_self_reset_on_loss_lock = "OFF";$/;"	c	module:altlvds_rx
pll_self_reset_on_loss_lock	sim/tb/altera_mf.v	/^    parameter pll_self_reset_on_loss_lock = "OFF";$/;"	c	module:altlvds_tx
pll_type	sim/tb/altera_mf.v	/^    parameter pll_type                             = "auto"; \/\/ auto,fast(left_right),enhanced/;"	c	module:MF_cycloneiii_pll
pll_type	sim/tb/altera_mf.v	/^    parameter pll_type                             = "auto"; \/\/ auto,fast(left_right),enhanced/;"	c	module:MF_cycloneiiigl_pll
pll_type	sim/tb/altera_mf.v	/^    parameter pll_type                             = "auto"; \/\/ auto,fast(left_right),enhanced/;"	c	module:MF_stratixiii_pll
pll_type	sim/tb/altera_mf.v	/^    parameter pll_type                             = "auto";$/;"	c	module:MF_stratixii_pll
pll_type	sim/tb/altera_mf.v	/^    parameter pll_type = "auto";$/;"	c	module:MF_stratix_pll
pll_type	sim/tb/altera_mf.v	/^parameter   pll_type                  = "AUTO" ;$/;"	c	module:altpll
pllena	sim/tb/altera_mf.v	/^input       pllena;$/;"	p	module:altpll
pllena_reg	sim/tb/altera_mf.v	/^    wire pllena_reg;$/;"	n	module:MF_cycloneiii_pll
pllena_reg	sim/tb/altera_mf.v	/^    wire pllena_reg;$/;"	n	module:MF_cycloneiiigl_pll
pllena_reg	sim/tb/altera_mf.v	/^    wire pllena_reg;$/;"	n	module:MF_stratixii_pll
pllena_reg	sim/tb/altera_mf.v	/^    wire pllena_reg;$/;"	n	module:MF_stratixiii_pll
pma_base_address	sim/tb/altera_mf.v	/^        parameter pma_base_address = 12'h0;$/;"	c	module:alt_cal_av
pma_base_address	sim/tb/altera_mf.v	/^        parameter pma_base_address = 12'h0;$/;"	c	module:alt_cal_sv
port_a_bit_count_high	sim/tb/altera_mf.v	/^    integer port_a_bit_count_high;$/;"	r	module:altsyncram
port_a_bit_count_low	sim/tb/altera_mf.v	/^    integer port_a_bit_count_low;$/;"	r	module:altsyncram
port_accum_is_saturated	sim/tb/altera_mf.v	/^    parameter port_accum_is_saturated = "UNUSED";$/;"	c	module:altmult_accum
port_activeclock	sim/tb/altera_mf.v	/^parameter port_activeclock = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_addnsub	sim/tb/altera_mf.v	/^    parameter port_addnsub              = "PORT_CONNECTIVITY";$/;"	c	module:altmult_accum
port_addnsub1	sim/tb/altera_mf.v	/^    parameter port_addnsub1                         = "PORT_CONNECTIVITY";$/;"	c	module:altmult_add
port_addnsub3	sim/tb/altera_mf.v	/^    parameter port_addnsub3                         = "PORT_CONNECTIVITY";$/;"	c	module:altmult_add
port_areset	sim/tb/altera_mf.v	/^parameter port_areset = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_b_bit_count_high	sim/tb/altera_mf.v	/^    integer port_b_bit_count_high;$/;"	r	module:altsyncram
port_b_bit_count_low	sim/tb/altera_mf.v	/^    integer port_b_bit_count_low;$/;"	r	module:altsyncram
port_chainout_sat_is_overflow	sim/tb/altera_mf.v	/^    parameter port_chainout_sat_is_overflow = "PORT_UNUSED";$/;"	c	module:altmult_add
port_clk0	sim/tb/altera_mf.v	/^parameter port_clk0 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clk1	sim/tb/altera_mf.v	/^parameter port_clk1 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clk2	sim/tb/altera_mf.v	/^parameter port_clk2 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clk3	sim/tb/altera_mf.v	/^parameter port_clk3 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clk4	sim/tb/altera_mf.v	/^parameter port_clk4 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clk5	sim/tb/altera_mf.v	/^parameter port_clk5 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clk6	sim/tb/altera_mf.v	/^parameter port_clk6 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clk7	sim/tb/altera_mf.v	/^parameter port_clk7 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clk8	sim/tb/altera_mf.v	/^parameter port_clk8 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clk9	sim/tb/altera_mf.v	/^parameter port_clk9 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clkbad0	sim/tb/altera_mf.v	/^parameter port_clkbad0 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clkbad1	sim/tb/altera_mf.v	/^parameter port_clkbad1 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clkena0	sim/tb/altera_mf.v	/^parameter port_clkena0 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clkena1	sim/tb/altera_mf.v	/^parameter port_clkena1 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clkena2	sim/tb/altera_mf.v	/^parameter port_clkena2 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clkena3	sim/tb/altera_mf.v	/^parameter port_clkena3 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clkena4	sim/tb/altera_mf.v	/^parameter port_clkena4 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clkena5	sim/tb/altera_mf.v	/^parameter port_clkena5 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clkloss	sim/tb/altera_mf.v	/^parameter port_clkloss = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_clkswitch	sim/tb/altera_mf.v	/^parameter port_clkswitch = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_configupdate	sim/tb/altera_mf.v	/^parameter port_configupdate = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_enable0	sim/tb/altera_mf.v	/^parameter port_enable0 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_enable1	sim/tb/altera_mf.v	/^parameter port_enable1 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_extclk0	sim/tb/altera_mf.v	/^parameter port_extclk0 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_extclk1	sim/tb/altera_mf.v	/^parameter port_extclk1 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_extclk2	sim/tb/altera_mf.v	/^parameter port_extclk2 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_extclk3	sim/tb/altera_mf.v	/^parameter port_extclk3 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_extclkena0	sim/tb/altera_mf.v	/^parameter port_extclkena0 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_extclkena1	sim/tb/altera_mf.v	/^parameter port_extclkena1 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_extclkena2	sim/tb/altera_mf.v	/^parameter port_extclkena2 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_extclkena3	sim/tb/altera_mf.v	/^parameter port_extclkena3 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_fbin	sim/tb/altera_mf.v	/^parameter port_fbin = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_fbout	sim/tb/altera_mf.v	/^parameter port_fbout = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_inclk0	sim/tb/altera_mf.v	/^parameter port_inclk0 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_inclk1	sim/tb/altera_mf.v	/^parameter port_inclk1 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_locked	sim/tb/altera_mf.v	/^parameter port_locked = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_mult0_is_saturated	sim/tb/altera_mf.v	/^    parameter port_mult0_is_saturated = "UNUSED";$/;"	c	module:altmult_add
port_mult1_is_saturated	sim/tb/altera_mf.v	/^    parameter port_mult1_is_saturated = "UNUSED";$/;"	c	module:altmult_add
port_mult2_is_saturated	sim/tb/altera_mf.v	/^    parameter port_mult2_is_saturated = "UNUSED";$/;"	c	module:altmult_add
port_mult3_is_saturated	sim/tb/altera_mf.v	/^    parameter port_mult3_is_saturated = "UNUSED";$/;"	c	module:altmult_add
port_mult_is_saturated	sim/tb/altera_mf.v	/^    parameter port_mult_is_saturated = "UNUSED";$/;"	c	module:altmult_accum
port_output_is_overflow	sim/tb/altera_mf.v	/^    parameter port_output_is_overflow = "PORT_UNUSED";$/;"	c	module:altmult_add
port_pfdena	sim/tb/altera_mf.v	/^parameter port_pfdena = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_phasecounterselect	sim/tb/altera_mf.v	/^parameter port_phasecounterselect = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_phasedone	sim/tb/altera_mf.v	/^parameter port_phasedone = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_phasestep	sim/tb/altera_mf.v	/^parameter port_phasestep = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_phaseupdown	sim/tb/altera_mf.v	/^parameter port_phaseupdown = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_pllena	sim/tb/altera_mf.v	/^parameter port_pllena = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_rx_channel_data_align	sim/tb/altera_mf.v	/^    parameter port_rx_channel_data_align = "PORT_CONNECTIVITY";$/;"	c	module:altlvds_rx
port_rx_data_align	sim/tb/altera_mf.v	/^    parameter port_rx_data_align = "PORT_CONNECTIVITY";$/;"	c	module:altlvds_rx
port_scanaclr	sim/tb/altera_mf.v	/^parameter port_scanaclr = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_scanclk	sim/tb/altera_mf.v	/^parameter port_scanclk = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_scanclkena	sim/tb/altera_mf.v	/^parameter port_scanclkena = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_scandata	sim/tb/altera_mf.v	/^parameter port_scandata = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_scandataout	sim/tb/altera_mf.v	/^parameter port_scandataout = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_scandone	sim/tb/altera_mf.v	/^parameter port_scandone = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_scanread	sim/tb/altera_mf.v	/^parameter port_scanread = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_scanwrite	sim/tb/altera_mf.v	/^parameter port_scanwrite = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_sclkout0	sim/tb/altera_mf.v	/^parameter port_sclkout0 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_sclkout1	sim/tb/altera_mf.v	/^parameter port_sclkout1 = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_signa	sim/tb/altera_mf.v	/^    parameter port_signa                 = "PORT_CONNECTIVITY";$/;"	c	module:altmult_add
port_signa	sim/tb/altera_mf.v	/^    parameter port_signa                = "PORT_CONNECTIVITY";$/;"	c	module:altmult_accum
port_signb	sim/tb/altera_mf.v	/^    parameter port_signb                 = "PORT_CONNECTIVITY";$/;"	c	module:altmult_add
port_signb	sim/tb/altera_mf.v	/^    parameter port_signb                = "PORT_CONNECTIVITY";$/;"	c	module:altmult_accum
port_vcooverrange	sim/tb/altera_mf.v	/^parameter port_vcooverrange = "PORT_CONNECTIVITY";$/;"	c	module:altpll
port_vcounderrange	sim/tb/altera_mf.v	/^parameter port_vcounderrange = "PORT_CONNECTIVITY";$/;"	c	module:altpll
pos_data_value	sim/tb/altera_mf.v	/^    reg [data_width - 1 : 0] pos_data_value;$/;"	r	module:altsquare
pos_vsync	rtl/ov5640/OV5640_capture_data.v	/^wire            pos_vsync      ;$/;"	n	module:OV5640_capture_data
power_up_high	sim/tb/altera_mf.v	/^parameter power_up_high = "OFF";$/;"	c	module:altddio_bidir
power_up_high	sim/tb/altera_mf.v	/^parameter power_up_high = "OFF";$/;"	c	module:altddio_in
power_up_high	sim/tb/altera_mf.v	/^parameter power_up_high = "OFF";$/;"	c	module:altddio_out
power_up_state	sim/tb/altera_mf.v	/^    parameter power_up_state = "CLEARED";$/;"	c	module:altshift_taps
power_up_uninitialized	sim/tb/altera_mf.v	/^    parameter power_up_uninitialized            = "FALSE";$/;"	c	module:altsyncram
ppm_offset	sim/tb/altera_mf.v	/^    integer ppm_offset;$/;"	r	module:stratixiii_lvds_rx_dpa
pre_m	sim/tb/altera_mf.v	/^        integer pre_m;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
pre_m	sim/tb/altera_mf.v	/^        integer pre_m;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
pre_m	sim/tb/altera_mf.v	/^        integer pre_m;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
pre_n	sim/tb/altera_mf.v	/^        integer pre_n;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
pre_n	sim/tb/altera_mf.v	/^        integer pre_n;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
pre_n	sim/tb/altera_mf.v	/^        integer pre_n;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
preadder0_result	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 1) -1 : 0] preadder0_result;$/;"	r	module:altmult_add
preadder1_result	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 1) -1 : 0] preadder1_result;$/;"	r	module:altmult_add
preadder2_result	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 1) -1 : 0] preadder2_result;$/;"	r	module:altmult_add
preadder3_result	sim/tb/altera_mf.v	/^    reg [(int_width_a + int_width_b + 1) -1 : 0] preadder3_result;$/;"	r	module:altmult_add
preadder_direction_0	sim/tb/altera_mf.v	/^   	parameter preadder_direction_0	= "ADD";$/;"	c	module:altmult_accum
preadder_direction_0	sim/tb/altera_mf.v	/^   	parameter preadder_direction_0	= "ADD";$/;"	c	module:altmult_add
preadder_direction_1	sim/tb/altera_mf.v	/^	parameter preadder_direction_1	= "ADD";$/;"	c	module:altmult_accum
preadder_direction_1	sim/tb/altera_mf.v	/^	parameter preadder_direction_1	= "ADD";$/;"	c	module:altmult_add
preadder_direction_2	sim/tb/altera_mf.v	/^	parameter preadder_direction_2	= "ADD";$/;"	c	module:altmult_accum
preadder_direction_2	sim/tb/altera_mf.v	/^	parameter preadder_direction_2	= "ADD";$/;"	c	module:altmult_add
preadder_direction_3	sim/tb/altera_mf.v	/^	parameter preadder_direction_3	= "ADD";$/;"	c	module:altmult_accum
preadder_direction_3	sim/tb/altera_mf.v	/^	parameter preadder_direction_3	= "ADD";$/;"	c	module:altmult_add
preadder_mode	sim/tb/altera_mf.v	/^  	parameter preadder_mode	= "SIMPLE";$/;"	c	module:altmult_accum
preadder_mode	sim/tb/altera_mf.v	/^  	parameter preadder_mode	= "SIMPLE";$/;"	c	module:altmult_add
preadder_res_0	sim/tb/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] preadder_res_0;$/;"	r	module:altmult_add
preadder_res_1	sim/tb/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] preadder_res_1;$/;"	r	module:altmult_add
preadder_res_2	sim/tb/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] preadder_res_2;$/;"	r	module:altmult_add
preadder_res_3	sim/tb/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] preadder_res_3;$/;"	r	module:altmult_add
preadder_res_wire	sim/tb/altera_mf.v	/^    wire  [4 * (int_width_preadder) -1:0] preadder_res_wire;$/;"	n	module:altmult_add
preadder_sum1a	sim/tb/altera_mf.v	/^    reg [2*int_width_a - 1: 0] preadder_sum1a;$/;"	r	module:altmult_add
preadder_sum2a	sim/tb/altera_mf.v	/^    reg [2*int_width_b - 1: 0] preadder_sum2a;$/;"	r	module:altmult_add
preemphasis_setting	sim/tb/altera_mf.v	/^    parameter preemphasis_setting = 0;$/;"	c	module:altlvds_tx
presentation	.vscode/tasks.json	/^            "presentation": {$/;"	o	object:tasks.0
previous_read_data	sim/tb/altera_mf.v	/^    wire [width-1:0] previous_read_data;$/;"	n	module:altdpram
prim_clk	sim/tb/altera_mf.v	/^    parameter prim_clk = "inclk0";$/;"	c	module:MF_stratixii_pll
primary_clk_is_bad	sim/tb/altera_mf.v	/^    reg primary_clk_is_bad;$/;"	r	module:MF_cycloneiii_pll
primary_clk_is_bad	sim/tb/altera_mf.v	/^    reg primary_clk_is_bad;$/;"	r	module:MF_cycloneiiigl_pll
primary_clk_is_bad	sim/tb/altera_mf.v	/^    reg primary_clk_is_bad;$/;"	r	module:MF_stratix_pll
primary_clk_is_bad	sim/tb/altera_mf.v	/^    reg primary_clk_is_bad;$/;"	r	module:MF_stratixii_pll
primary_clk_is_bad	sim/tb/altera_mf.v	/^    reg primary_clk_is_bad;$/;"	r	module:MF_stratixiii_pll
primary_clock	sim/tb/altera_mf.v	/^    parameter primary_clock = "inclk0";$/;"	c	module:MF_stratix_pll
primary_clock	sim/tb/altera_mf.v	/^parameter   primary_clock             = "inclk0";$/;"	c	module:altpll
primary_clock_frequency	sim/tb/altera_mf.v	/^    integer primary_clock_frequency;$/;"	r	module:MF_stratix_pll
prn	sim/tb/altera_mf.v	/^    input prn;$/;"	p	module:MF_pll_reg
prn	sim/tb/altera_mf.v	/^    input prn;$/;"	p	module:dffp
prn	sim/tb/altera_mf.v	/^    tri1 prn, clrn, ena;$/;"	n	module:MF_pll_reg
prn	sim/tb/altera_mf.v	/^    tri1 prn, clrn, ena;$/;"	n	module:dffp
probe	sim/tb/altera_mf.v	/^    input    [probe_width-1:0]    probe;$/;"	p	module:altsource_probe
probe_width	sim/tb/altera_mf.v	/^    parameter    probe_width    =    1;$/;"	c	module:altsource_probe
problemMatcher	.vscode/tasks.json	/^            "problemMatcher": [],$/;"	a	object:tasks.0
pull_back_M	sim/tb/altera_mf.v	/^    integer pull_back_M;$/;"	r	module:MF_cycloneiii_pll
pull_back_M	sim/tb/altera_mf.v	/^    integer pull_back_M;$/;"	r	module:MF_cycloneiiigl_pll
pull_back_M	sim/tb/altera_mf.v	/^    integer pull_back_M;$/;"	r	module:MF_stratix_pll
pull_back_M	sim/tb/altera_mf.v	/^    integer pull_back_M;$/;"	r	module:MF_stratixii_pll
pull_back_M	sim/tb/altera_mf.v	/^    integer pull_back_M;$/;"	r	module:MF_stratixiii_pll
pull_back_ext_cntr	sim/tb/altera_mf.v	/^    integer pull_back_ext_cntr;$/;"	r	module:MF_stratix_pll
pvalue	sim/tb/altera_mf.v	/^    parameter pvalue = 0;$/;"	c	module:a_graycounter
q	rtl/sdram/rdfifo.v	/^	output	[15:0]  q;$/;"	p	module:rdfifo
q	rtl/sdram/rdfifo.v	/^	wire [15:0] q = sub_wire0[15:0];$/;"	n	module:rdfifo
q	rtl/sdram/rdfifo_bb.v	/^	output	[15:0]  q;$/;"	p	module:rdfifo
q	rtl/sdram/wrfifo.v	/^	output	[15:0]  q;$/;"	p	module:wrfifo
q	rtl/sdram/wrfifo.v	/^	wire [15:0] q = sub_wire1[15:0];$/;"	n	module:wrfifo
q	rtl/sdram/wrfifo_bb.v	/^	output	[15:0]  q;$/;"	p	module:wrfifo
q	sim/tb/altera_mf.v	/^    output [lpm_width-1:0] q;$/;"	p	module:dcfifo
q	sim/tb/altera_mf.v	/^    output [lpm_width-1:0] q;$/;"	p	module:dcfifo_async
q	sim/tb/altera_mf.v	/^    output [lpm_width-1:0] q;$/;"	p	module:dcfifo_dffpipe
q	sim/tb/altera_mf.v	/^    output [lpm_width-1:0] q;$/;"	p	module:dcfifo_sync
q	sim/tb/altera_mf.v	/^    output [lpm_width-1:0] q;$/;"	p	module:scfifo
q	sim/tb/altera_mf.v	/^    output [lpm_width_r-1:0] q;$/;"	p	module:dcfifo_low_latency
q	sim/tb/altera_mf.v	/^    output [lpm_width_r-1:0] q;$/;"	p	module:dcfifo_mixed_widths
q	sim/tb/altera_mf.v	/^    output [q_port_width - 1 : 0] q;$/;"	p	module:altsqrt
q	sim/tb/altera_mf.v	/^    output [width-1:0] q;        \/\/ Data output from the memory$/;"	p	module:altdpram
q	sim/tb/altera_mf.v	/^    output [width-1:0] q;$/;"	p	module:a_graycounter
q	sim/tb/altera_mf.v	/^    output q;$/;"	p	module:MF_pll_reg
q	sim/tb/altera_mf.v	/^    output q;$/;"	p	module:dffp
q	sim/tb/altera_mf.v	/^    reg [lpm_width-1:0] q;$/;"	r	module:dcfifo_dffpipe
q	sim/tb/altera_mf.v	/^    reg q;$/;"	r	module:MF_pll_reg
q	sim/tb/altera_mf.v	/^    reg q;$/;"	r	module:dffp
q_a	sim/tb/altera_mf.v	/^    output [width_a-1:0] q_a; \/\/ Port A output$/;"	p	module:altsyncram
q_b	sim/tb/altera_mf.v	/^    output [width_b-1:0] q_b; \/\/ Port B output$/;"	p	module:altsyncram
q_index	sim/tb/altera_mf.v	/^    integer q_index;$/;"	r	module:altsqrt
q_pipeline	sim/tb/altera_mf.v	/^    reg[q_port_width - 1 : 0] q_pipeline[(pipeline +1) : 0];$/;"	r	module:altsqrt
q_port_width	sim/tb/altera_mf.v	/^    parameter q_port_width = 1; \/\/ The width of the q port$/;"	c	module:altsqrt
q_temp	sim/tb/altera_mf.v	/^    reg[q_port_width - 1 : 0] q_temp;$/;"	r	module:altsqrt
q_value_comp	sim/tb/altera_mf.v	/^    reg[r_port_width : 0]     q_value_comp;$/;"	r	module:altsqrt
q_value_temp	sim/tb/altera_mf.v	/^    reg[q_port_width - 1 : 0] q_value_temp;$/;"	r	module:altsqrt
qa	sim/tb/altera_mf.v	/^    output [width-1:0]     qa;$/;"	p	module:alt3pram
qb	sim/tb/altera_mf.v	/^    output [width-1:0]     qb;$/;"	p	module:alt3pram
qbin	sim/tb/altera_mf.v	/^    output [width-1:0] qbin;$/;"	p	module:a_graycounter
qflash_fast_speed	sim/tb/altera_mf.v	/^    parameter    qflash_fast_speed    =    0;$/;"	c	module:altparallel_flash_loader
qflash_mfc	sim/tb/altera_mf.v	/^    parameter    qflash_mfc    =    "ALTERA";$/;"	c	module:altparallel_flash_loader
qspi_data_delay	sim/tb/altera_mf.v	/^    parameter    qspi_data_delay    =    0;$/;"	c	module:altparallel_flash_loader
qspi_data_delay_count	sim/tb/altera_mf.v	/^    parameter    qspi_data_delay_count    =    1;$/;"	c	module:altparallel_flash_loader
quad_addr	sim/tb/altera_mf.v	/^        output   [8:0]  quad_addr;$/;"	p	module:alt_cal
quad_addr	sim/tb/altera_mf.v	/^        output   [8:0]  quad_addr;$/;"	p	module:alt_cal_av
quad_addr	sim/tb/altera_mf.v	/^        output   [8:0]  quad_addr;$/;"	p	module:alt_cal_c3gxb
quad_addr	sim/tb/altera_mf.v	/^        output   [8:0]  quad_addr;$/;"	p	module:alt_cal_mm
quad_addr	sim/tb/altera_mf.v	/^        output   [8:0]  quad_addr;$/;"	p	module:alt_cal_sv
quad_address	sim/tb/altera_mf.v	/^  output                      [8:0] quad_address,$/;"	p	module:alt_aeq_s4
qualify_conf_done	sim/tb/altera_mf.v	/^    parameter qualify_conf_done                    = "off";$/;"	c	module:MF_stratixii_pll
qualify_conf_done	sim/tb/altera_mf.v	/^    parameter qualify_conf_done = "off";$/;"	c	module:MF_stratix_pll
qualify_conf_done	sim/tb/altera_mf.v	/^parameter   qualify_conf_done         = "OFF" ;$/;"	c	module:altpll
quiet_period_violation	sim/tb/altera_mf.v	/^    reg quiet_period_violation;$/;"	r	module:MF_stratix_pll
quiet_time	sim/tb/altera_mf.v	/^    integer quiet_time;$/;"	r	module:MF_cycloneiii_pll
quiet_time	sim/tb/altera_mf.v	/^    integer quiet_time;$/;"	r	module:MF_cycloneiiigl_pll
quiet_time	sim/tb/altera_mf.v	/^    integer quiet_time;$/;"	r	module:MF_stratix_pll
quiet_time	sim/tb/altera_mf.v	/^    integer quiet_time;$/;"	r	module:MF_stratixii_pll
quiet_time	sim/tb/altera_mf.v	/^    integer quiet_time;$/;"	r	module:MF_stratixiii_pll
quotient_array	sim/tb/altera_mf.v	/^        integer quotient_array[max_iter-1:0];$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
quotient_array	sim/tb/altera_mf.v	/^        integer quotient_array[max_iter-1:0];$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
quotient_array	sim/tb/altera_mf.v	/^        integer quotient_array[max_iter-1:0];$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
quotient_array	sim/tb/altera_mf.v	/^        integer quotient_array[max_iter-1:0];$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
quotient_array	sim/tb/altera_mf.v	/^        integer quotient_array[max_iter-1:0];$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
r	sim/tb/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
r	sim/tb/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
r	sim/tb/altera_mf.v	/^    real r;$/;"	r	function:MF_cycloneiii_pll.output_counter_value
r	sim/tb/altera_mf.v	/^    real r;$/;"	r	function:MF_cycloneiiigl_pll.output_counter_value
r	sim/tb/altera_mf.v	/^    real r;$/;"	r	function:MF_stratixiii_pll.output_counter_value
r2	sim/tb/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
r2	sim/tb/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
r_int	sim/tb/altera_mf.v	/^    integer r_int;$/;"	r	function:MF_cycloneiii_pll.output_counter_value
r_int	sim/tb/altera_mf.v	/^    integer r_int;$/;"	r	function:MF_cycloneiiigl_pll.output_counter_value
r_int	sim/tb/altera_mf.v	/^    integer r_int;$/;"	r	function:MF_stratixiii_pll.output_counter_value
r_port_width	sim/tb/altera_mf.v	/^    parameter r_port_width = 1; \/\/ The width of the remainder port$/;"	c	module:altsqrt
r_temp	sim/tb/altera_mf.v	/^    reg[r_port_width : 0]     r_temp;$/;"	r	module:altsqrt
radce_hflck	sim/tb/altera_mf.v	/^  parameter radce_hflck = 15'h0000, \/\/ settings for RADCE_HFLCK CRAM settings - get values fro/;"	c	module:alt_aeq_s4
radce_lflck	sim/tb/altera_mf.v	/^  parameter radce_lflck = 15'h0000, \/\/ settings for RADCE_LFLCK CRAM settings - get values fro/;"	c	module:alt_aeq_s4
radical	sim/tb/altera_mf.v	/^    input [width - 1 : 0] radical;$/;"	p	module:altsqrt
ram_array	sim/tb/altera_mf.v	/^    reg [(RAM_WIDTH*number_of_channels) -1 : 0] ram_array;$/;"	r	module:stratixii_lvds_rx
ram_array	sim/tb/altera_mf.v	/^    reg [RAM_WIDTH -1 : 0] ram_array;$/;"	r	module:stratixiii_lvds_rx_channel
ram_array0	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] ram_array0;$/;"	r	module:stratixgx_dpa_lvds_rx
ram_array1	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] ram_array1;$/;"	r	module:stratixgx_dpa_lvds_rx
ram_array2	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] ram_array2;$/;"	r	module:stratixgx_dpa_lvds_rx
ram_array3	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] ram_array3;$/;"	r	module:stratixgx_dpa_lvds_rx
ram_block_type	sim/tb/altera_mf.v	/^    parameter ram_block_type                     = "AUTO";$/;"	c	module:altsyncram
ram_block_type	sim/tb/altera_mf.v	/^    parameter ram_block_type   = "AUTO";        \/\/ ram block type to be used$/;"	c	module:alt3pram
ram_block_type	sim/tb/altera_mf.v	/^    parameter ram_block_type = "AUTO";$/;"	c	module:altdpram
ram_block_type	sim/tb/altera_mf.v	/^    parameter ram_block_type = "AUTO";$/;"	c	module:dcfifo
ram_block_type	sim/tb/altera_mf.v	/^    parameter ram_block_type = "AUTO";$/;"	c	module:dcfifo_mixed_widths
ram_initf	sim/tb/altera_mf.v	/^    reg [8*256:1]          ram_initf;       \/\/ max RAM size 8*256=2048$/;"	r	module:alt3pram
ram_initf	sim/tb/altera_mf.v	/^    reg [8*256:1] ram_initf;$/;"	r	module:altdpram
ram_initf	sim/tb/altera_mf.v	/^    reg [8*256:1] ram_initf;$/;"	r	module:altsyncram
random	sim/tb/altera_mf.v	/^    reg   random;$/;"	r	module:altera_std_synchronizer
raw_tck	sim/tb/altera_mf.v	/^    input    raw_tck;$/;"	p	module:altsource_probe
raw_tck	sim/tb/altera_mf.v	/^    input    raw_tck;$/;"	p	module:sld_signaltap
rdPtr	sim/tb/altera_mf.v	/^    reg [2 : 0] rdPtr [number_of_channels -1 : 0];$/;"	r	module:stratixgx_dpa_lvds_rx
rdPtr	sim/tb/altera_mf.v	/^    reg [2 : 0] rdPtr [number_of_channels -1 : 0];$/;"	r	module:stratixii_lvds_rx
rdPtr	sim/tb/altera_mf.v	/^    reg [2 : 0] rdPtr;$/;"	r	module:stratixiii_lvds_rx_channel
rd_ack_r1	rtl/sdram/new 1.v	/^reg        rd_ack_r1;                    \/\/sdram读响应寄存器      $/;"	r	module:sdram_fifo_ctrl
rd_ack_r1	rtl/sdram/sdram_fifo_ctrl.v	/^reg        rd_ack_r1;                    \/\/sdram读响应寄存器      $/;"	r	module:sdram_fifo_ctrl
rd_ack_r2	rtl/sdram/new 1.v	/^reg        rd_ack_r2;                    $/;"	r	module:sdram_fifo_ctrl
rd_ack_r2	rtl/sdram/sdram_fifo_ctrl.v	/^reg        rd_ack_r2;                    $/;"	r	module:sdram_fifo_ctrl
rd_clk	rtl/sdram/sdram_top.v	/^	input         rd_clk,           \/\/读端口FIFO0: 读时钟$/;"	p	module:sdram_top
rd_cnt	rtl/ft60x_top.v	/^reg [15:0] rd_cnt\/*synthesis noprune*\/;$/;"	r	module:ft60x_top
rd_cnt	rtl/sdram/sdram_fifo_ctrl.v	/^reg [12:0] rd_cnt;$/;"	r	module:sdram_fifo_ctrl
rd_data	rtl/dual_ov5640_lcd.v	/^wire [15:0] rd_data        ;  \/\/sdram_ctrl模块读数据$/;"	n	module:dual_ov5640_lcd
rd_data	rtl/lcd/lcd.v	/^    input      [15:0]  rd_data,        \/\/像素点数据$/;"	p	module:lcd
rd_data	rtl/lcd/lcd_disply.v	/^    input      [15:0]  rd_data,      \/\/图像像素值$/;"	p	module:lcd_disply
rd_data	rtl/sdram/sdram_fifo_ctrl.v	/^    output     [15:0] rd_data  ,         \/\/读端口FIFO： 读数据$/;"	p	module:sdram_fifo_ctrl
rd_data	rtl/sdram/sdram_top.v	/^    output [15:0] rd_data$/;"	p	module:sdram_top
rd_data	sim/tb/sdram_tb.v	/^wire [15:0] rd_data        ;  \/\/sdram_ctrl模块读数据$/;"	n	module:sdram_tb
rd_en	rtl/dual_ov5640_lcd.v	/^wire        rd_en          ;  \/\/sdram_ctrl模块读使能$/;"	n	module:dual_ov5640_lcd
rd_en	rtl/lcd/lcd.v	/^    output             rd_en  ,        \/\/请求像素点颜色数据输入$/;"	p	module:lcd
rd_en	rtl/sdram/sdram_top.v	/^    input         rd_en ,            \/\/读端口FIFO: 读使能$/;"	p	module:sdram_top
rd_en	sim/tb/lcd/lcd.v	/^    output             rd_en  ,        \/\/请求像素点颜色数据输入 $/;"	p	module:lcd
rd_en	sim/tb/sdram_tb.v	/^wire        rd_en          ;  \/\/sdram_ctrl模块读使能$/;"	n	module:sdram_tb
rd_fifo_flag	rtl/sdram/new 1.v	/^reg        rd_fifo_flag;                 \/\/读FIFO切换信号$/;"	r	module:sdram_fifo_ctrl
rd_fifo_flag	rtl/sdram/sdram_fifo_ctrl.v	/^reg        rd_fifo_flag;                 \/\/读FIFO切换信号$/;"	r	module:sdram_fifo_ctrl
rd_h_pixel	rtl/dual_ov5640_lcd.v	/^wire [12:0] rd_h_pixel     ;  \/\/图像水平像素$/;"	n	module:dual_ov5640_lcd
rd_h_pixel	rtl/lcd/lcd.v	/^    input  [12:0]      rd_h_pixel,  $/;"	p	module:lcd
rd_h_pixel	rtl/lcd/lcd_disply.v	/^    input      [12:0]  rd_h_pixel,   \/\/摄像头输出的水平方向分辨率 $/;"	p	module:lcd_disply
rd_h_pixel	rtl/sdram/sdram_fifo_ctrl.v	/^    input      [12:0] rd_h_pixel,        \/\/显示器的显示分辨率 $/;"	p	module:sdram_fifo_ctrl
rd_h_pixel	rtl/sdram/sdram_top.v	/^    input  [12:0] rd_h_pixel,        \/\/显示器横向分辨率$/;"	p	module:sdram_top
rd_id	rtl/lcd/rd_id.v	/^module rd_id($/;"	m
rd_id	sim/tb/lcd/rd_id.v	/^module rd_id($/;"	m
rd_id.v	rtl/lcd/rd_id.v	1;"	F
rd_id.v	sim/tb/lcd/rd_id.v	1;"	F
rd_keep	rtl/sdram/new 1.v	/^localparam rd_keep    = 4'd3;           \/\/写FIFO保持状态$/;"	c	module:sdram_fifo_ctrl
rd_keep	rtl/sdram/sdram_fifo_ctrl.v	/^localparam rd_keep    = 4'd3;            \/\/写FIFO保持状态$/;"	c	module:sdram_fifo_ctrl
rd_len	rtl/sdram/sdram_top.v	/^    input  [ 9:0] rd_len,            \/\/从SDRAM中读数据时的突发长度$/;"	p	module:sdram_top
rd_length	rtl/sdram/new 1.v	/^    input      [ 9:0] rd_length,         \/\/从SDRAM中读数据时的突发长度 $/;"	p	module:sdram_fifo_ctrl
rd_length	rtl/sdram/sdram_fifo_ctrl.v	/^    input      [ 9:0] rd_length,         \/\/从SDRAM中读数据时的突发长度 $/;"	p	module:sdram_fifo_ctrl
rd_load	rtl/sdram/new 1.v	/^    input             rd_load,           \/\/读端口复位: 复位读地址,清空读FIFO$/;"	p	module:sdram_fifo_ctrl
rd_load	rtl/sdram/sdram_fifo_ctrl.v	/^    input             rd_load,           \/\/读端口复位: 复位读地址,清空读FIFO$/;"	p	module:sdram_fifo_ctrl
rd_load	rtl/sdram/sdram_top.v	/^    input         rd_load,   $/;"	p	module:sdram_top
rd_load_flag	rtl/sdram/new 1.v	/^wire       rd_load_flag;                 \/\/rd_load      上升沿标志位  $/;"	n	module:sdram_fifo_ctrl
rd_load_flag	rtl/sdram/sdram_fifo_ctrl.v	/^wire         rd_load_flag;               \/\/rd_load      上升沿标志位      $/;"	n	module:sdram_fifo_ctrl
rd_load_r1	rtl/sdram/new 1.v	/^reg        rd_load_r1;                   \/\/读端口复位寄存器      $/;"	r	module:sdram_fifo_ctrl
rd_load_r1	rtl/sdram/sdram_fifo_ctrl.v	/^reg        rd_load_r1;                   \/\/读端口复位寄存器      $/;"	r	module:sdram_fifo_ctrl
rd_load_r2	rtl/sdram/new 1.v	/^reg        rd_load_r2;                   $/;"	r	module:sdram_fifo_ctrl
rd_load_r2	rtl/sdram/sdram_fifo_ctrl.v	/^reg        rd_load_r2;                   $/;"	r	module:sdram_fifo_ctrl
rd_max_addr	rtl/sdram/new 1.v	/^    input      [23:0] rd_max_addr,       \/\/读SDRAM的结束地址$/;"	p	module:sdram_fifo_ctrl
rd_max_addr	rtl/sdram/sdram_fifo_ctrl.v	/^    input      [23:0] rd_max_addr,       \/\/读SDRAM的结束地址$/;"	p	module:sdram_fifo_ctrl
rd_max_addr	rtl/sdram/sdram_top.v	/^    input  [23:0] rd_max_addr,       \/\/读SDRAM的结束地址$/;"	p	module:sdram_top
rd_min_addr	rtl/sdram/new 1.v	/^    input      [23:0] rd_min_addr,       \/\/读SDRAM的起始地址$/;"	p	module:sdram_fifo_ctrl
rd_min_addr	rtl/sdram/sdram_fifo_ctrl.v	/^    input      [23:0] rd_min_addr,       \/\/读SDRAM的起始地址$/;"	p	module:sdram_fifo_ctrl
rd_min_addr	rtl/sdram/sdram_top.v	/^    input  [23:0] rd_min_addr,       \/\/读SDRAM的起始地址$/;"	p	module:sdram_top
rdaddress	sim/tb/altera_mf.v	/^    input  [widthad-1:0] rdaddress; \/\/ Write address input to the memory$/;"	p	module:altdpram
rdaddress_a	sim/tb/altera_mf.v	/^    input [widthad-1:0]    rdaddress_a;$/;"	p	module:alt3pram
rdaddress_aclr	sim/tb/altera_mf.v	/^    parameter rdaddress_aclr = "ON";$/;"	c	module:altdpram
rdaddress_aclr_a	sim/tb/altera_mf.v	/^    parameter rdaddress_aclr_a = "ON";         \/\/ aclr affects rdaddress_a?$/;"	c	module:alt3pram
rdaddress_aclr_b	sim/tb/altera_mf.v	/^    parameter rdaddress_aclr_b = "ON";         \/\/ aclr affects rdaddress_b?$/;"	c	module:alt3pram
rdaddress_at_inclock	sim/tb/altera_mf.v	/^    reg [widthad-1:0] rdaddress_at_inclock;$/;"	r	module:altdpram
rdaddress_at_inclock_low	sim/tb/altera_mf.v	/^    reg [widthad-1:0] rdaddress_at_inclock_low;$/;"	r	module:altdpram
rdaddress_at_outclock	sim/tb/altera_mf.v	/^    reg [widthad-1:0] rdaddress_at_outclock;$/;"	r	module:altdpram
rdaddress_b	sim/tb/altera_mf.v	/^    input [widthad-1:0]    rdaddress_b;$/;"	p	module:alt3pram
rdaddress_reg	sim/tb/altera_mf.v	/^    parameter rdaddress_reg = "OUTCLOCK";$/;"	c	module:altdpram
rdaddress_reg_a	sim/tb/altera_mf.v	/^    parameter rdaddress_reg_a  = "UNREGISTERED";\/\/ clock used by readdress_a$/;"	c	module:alt3pram
rdaddress_reg_b	sim/tb/altera_mf.v	/^    parameter rdaddress_reg_b  = "UNREGISTERED";\/\/ clock used by readdress_b$/;"	c	module:alt3pram
rdaddress_tmp	sim/tb/altera_mf.v	/^    wire [widthad-1:0] rdaddress_tmp;$/;"	n	module:altdpram
rdaddressstall	sim/tb/altera_mf.v	/^    input  rdaddressstall;              \/\/ Address stall input for read port$/;"	p	module:altdpram
rdaddressstall	sim/tb/altera_mf.v	/^    tri0 rdaddressstall;$/;"	n	module:altdpram
rdclk	rtl/sdram/rdfifo.v	/^	input	  rdclk;$/;"	p	module:rdfifo
rdclk	rtl/sdram/rdfifo_bb.v	/^	input	  rdclk;$/;"	p	module:rdfifo
rdclk	rtl/sdram/wrfifo.v	/^	input	  rdclk;$/;"	p	module:wrfifo
rdclk	rtl/sdram/wrfifo_bb.v	/^	input	  rdclk;$/;"	p	module:wrfifo
rdclk	sim/tb/altera_mf.v	/^    input rdclk;$/;"	p	module:dcfifo
rdclk	sim/tb/altera_mf.v	/^    input rdclk;$/;"	p	module:dcfifo_async
rdclk	sim/tb/altera_mf.v	/^    input rdclk;$/;"	p	module:dcfifo_low_latency
rdclk	sim/tb/altera_mf.v	/^    input rdclk;$/;"	p	module:dcfifo_mixed_widths
rdclk	sim/tb/altera_mf.v	/^    input rdclk;$/;"	p	module:dcfifo_sync
rdcontrol_aclr	sim/tb/altera_mf.v	/^    parameter rdcontrol_aclr = "ON";$/;"	c	module:altdpram
rdcontrol_aclr_a	sim/tb/altera_mf.v	/^    parameter rdcontrol_aclr_a = "ON";         \/\/ aclr affects rden_a?$/;"	c	module:alt3pram
rdcontrol_aclr_b	sim/tb/altera_mf.v	/^    parameter rdcontrol_aclr_b          = "NONE";$/;"	c	module:altsyncram
rdcontrol_aclr_b	sim/tb/altera_mf.v	/^    parameter rdcontrol_aclr_b = "ON";         \/\/ aclr affects rden_b?$/;"	c	module:alt3pram
rdcontrol_reg	sim/tb/altera_mf.v	/^    parameter rdcontrol_reg = "OUTCLOCK";$/;"	c	module:altdpram
rdcontrol_reg_a	sim/tb/altera_mf.v	/^    parameter rdcontrol_reg_a  = "UNREGISTERED";\/\/ clock used by rden_a$/;"	c	module:alt3pram
rdcontrol_reg_b	sim/tb/altera_mf.v	/^    parameter rdcontrol_reg_b           = "CLOCK1";$/;"	c	module:altsyncram
rdcontrol_reg_b	sim/tb/altera_mf.v	/^    parameter rdcontrol_reg_b  = "UNREGISTERED";\/\/ clock used by rden_b$/;"	c	module:alt3pram
rdempty	sim/tb/altera_mf.v	/^    output rdempty;$/;"	p	module:dcfifo
rdempty	sim/tb/altera_mf.v	/^    output rdempty;$/;"	p	module:dcfifo_async
rdempty	sim/tb/altera_mf.v	/^    output rdempty;$/;"	p	module:dcfifo_low_latency
rdempty	sim/tb/altera_mf.v	/^    output rdempty;$/;"	p	module:dcfifo_mixed_widths
rdempty	sim/tb/altera_mf.v	/^    output rdempty;$/;"	p	module:dcfifo_sync
rden	sim/tb/altera_mf.v	/^    input  rden;                 \/\/ Read enable input. Disable reading when low$/;"	p	module:altdpram
rden	sim/tb/altera_mf.v	/^    tri1 rden;$/;"	n	module:altdpram
rden_a	sim/tb/altera_mf.v	/^    input                  rden_a;$/;"	p	module:alt3pram
rden_a	sim/tb/altera_mf.v	/^    input  rden_a; \/\/ Port A read enable input$/;"	p	module:altsyncram
rden_a	sim/tb/altera_mf.v	/^    tri1                   rden_a;$/;"	n	module:alt3pram
rden_a	sim/tb/altera_mf.v	/^    tri1 rden_a;$/;"	n	module:altsyncram
rden_at_inclock	sim/tb/altera_mf.v	/^    reg rden_at_inclock;$/;"	r	module:altdpram
rden_at_outclock	sim/tb/altera_mf.v	/^    reg rden_at_outclock;$/;"	r	module:altdpram
rden_b	sim/tb/altera_mf.v	/^    input                  rden_b;$/;"	p	module:alt3pram
rden_b	sim/tb/altera_mf.v	/^    input  rden_b; \/\/ Port B read enable input$/;"	p	module:altsyncram
rden_b	sim/tb/altera_mf.v	/^    tri1                   rden_b;$/;"	n	module:alt3pram
rden_b	sim/tb/altera_mf.v	/^    tri1 rden_b;$/;"	n	module:altsyncram
rden_low_output_0	sim/tb/altera_mf.v	/^    reg rden_low_output_0;$/;"	r	module:alt3pram
rden_low_output_0	sim/tb/altera_mf.v	/^    reg rden_low_output_0;$/;"	r	module:altdpram
rden_tmp	sim/tb/altera_mf.v	/^    wire rden_tmp;$/;"	n	module:altdpram
rdf_dout0	rtl/sdram/new 1.v	/^    output     [15:0] rdf_dout0,         \/\/读端口FIFO: 读数据$/;"	p	module:sdram_fifo_ctrl
rdf_dout0	rtl/sdram/sdram_fifo_ctrl.v	/^wire  [15:0] rdf_dout0\/*synthesis keep*\/;$/;"	n	module:sdram_fifo_ctrl
rdf_dout1	rtl/sdram/new 1.v	/^    output     [15:0] rdf_dout1,         \/\/读端口FIFO: 读数据 $/;"	p	module:sdram_fifo_ctrl
rdf_dout1	rtl/sdram/sdram_fifo_ctrl.v	/^wire  [15:0] rdf_dout1\/*synthesis keep*\/;$/;"	n	module:sdram_fifo_ctrl
rdf_rdreq	rtl/sdram/sdram_fifo_ctrl.v	/^	input             rdf_rdreq,         \/\/读端口FIFO： 读请求$/;"	p	module:sdram_fifo_ctrl
rdf_rdreq0	rtl/sdram/sdram_fifo_ctrl.v	/^wire         rdf_rdreq0;                 \/\/读端口FIFO0中读请求信号$/;"	n	module:sdram_fifo_ctrl
rdf_rdreq1	rtl/sdram/sdram_fifo_ctrl.v	/^wire         rdf_rdreq1;                 \/\/读端口FIFO1中读请求信号$/;"	n	module:sdram_fifo_ctrl
rdf_req0	rtl/sdram/new 1.v	/^    input             rdf_req0,          \/\/读端口FIFO: 读请求$/;"	p	module:sdram_fifo_ctrl
rdf_req1	rtl/sdram/new 1.v	/^    input             rdf_req1,          \/\/读端口FIFO: 读请求$/;"	p	module:sdram_fifo_ctrl
rdf_use0	rtl/sdram/new 1.v	/^wire [10:0] rdf_use0;                    \/\/读端口FIFO中的数据量$/;"	n	module:sdram_fifo_ctrl
rdf_use0	rtl/sdram/sdram_fifo_ctrl.v	/^wire [10:0]  rdf_use0;                   \/\/读端口FIFO0中的数据量$/;"	n	module:sdram_fifo_ctrl
rdf_use1	rtl/sdram/new 1.v	/^wire [10:0] rdf_use1;                    \/\/读端口FIFO中的数据量$/;"	n	module:sdram_fifo_ctrl
rdf_use1	rtl/sdram/sdram_fifo_ctrl.v	/^wire [10:0]  rdf_use1;                   \/\/读端口FIFO1中的数据量$/;"	n	module:sdram_fifo_ctrl
rdfifo	rtl/sdram/rdfifo.v	/^module rdfifo ($/;"	m
rdfifo	rtl/sdram/rdfifo_bb.v	/^module rdfifo ($/;"	m
rdfifo.v	rtl/sdram/rdfifo.v	1;"	F
rdfifo_bb.v	rtl/sdram/rdfifo_bb.v	1;"	F
rdfull	sim/tb/altera_mf.v	/^    output rdfull;$/;"	p	module:dcfifo
rdfull	sim/tb/altera_mf.v	/^    output rdfull;$/;"	p	module:dcfifo_async
rdfull	sim/tb/altera_mf.v	/^    output rdfull;$/;"	p	module:dcfifo_low_latency
rdfull	sim/tb/altera_mf.v	/^    output rdfull;$/;"	p	module:dcfifo_mixed_widths
rdfull	sim/tb/altera_mf.v	/^    output rdfull;$/;"	p	module:dcfifo_sync
rdn	sim/tb/altera_mf.v	/^    input    rdn;$/;"	p	module:altstratixii_oct
rdreq	rtl/sdram/rdfifo.v	/^	input	  rdreq;$/;"	p	module:rdfifo
rdreq	rtl/sdram/rdfifo_bb.v	/^	input	  rdreq;$/;"	p	module:rdfifo
rdreq	rtl/sdram/wrfifo.v	/^	input	  rdreq;$/;"	p	module:wrfifo
rdreq	rtl/sdram/wrfifo_bb.v	/^	input	  rdreq;$/;"	p	module:wrfifo
rdreq	sim/tb/altera_mf.v	/^    input  rdreq;$/;"	p	module:scfifo
rdreq	sim/tb/altera_mf.v	/^    input rdreq;$/;"	p	module:dcfifo
rdreq	sim/tb/altera_mf.v	/^    input rdreq;$/;"	p	module:dcfifo_async
rdreq	sim/tb/altera_mf.v	/^    input rdreq;$/;"	p	module:dcfifo_low_latency
rdreq	sim/tb/altera_mf.v	/^    input rdreq;$/;"	p	module:dcfifo_mixed_widths
rdreq	sim/tb/altera_mf.v	/^    input rdreq;$/;"	p	module:dcfifo_sync
rdsync_delaypipe	sim/tb/altera_mf.v	/^    parameter rdsync_delaypipe = 0;$/;"	c	module:dcfifo
rdsync_delaypipe	sim/tb/altera_mf.v	/^    parameter rdsync_delaypipe = 0;$/;"	c	module:dcfifo_async
rdsync_delaypipe	sim/tb/altera_mf.v	/^    parameter rdsync_delaypipe = 0;$/;"	c	module:dcfifo_low_latency
rdsync_delaypipe	sim/tb/altera_mf.v	/^    parameter rdsync_delaypipe = 0;$/;"	c	module:dcfifo_mixed_widths
rdusedw	rtl/sdram/wrfifo.v	/^	output	[10:0]  rdusedw;$/;"	p	module:wrfifo
rdusedw	rtl/sdram/wrfifo.v	/^	wire [10:0] rdusedw = sub_wire0[10:0];$/;"	n	module:wrfifo
rdusedw	rtl/sdram/wrfifo_bb.v	/^	output	[10:0]  rdusedw;$/;"	p	module:wrfifo
rdusedw	sim/tb/altera_mf.v	/^    output [lpm_widthu-1:0] rdusedw;$/;"	p	module:dcfifo
rdusedw	sim/tb/altera_mf.v	/^    output [lpm_widthu-1:0] rdusedw;$/;"	p	module:dcfifo_async
rdusedw	sim/tb/altera_mf.v	/^    output [lpm_widthu-1:0] rdusedw;$/;"	p	module:dcfifo_sync
rdusedw	sim/tb/altera_mf.v	/^    output [lpm_widthu_r-1:0] rdusedw;$/;"	p	module:dcfifo_low_latency
rdusedw	sim/tb/altera_mf.v	/^    output [lpm_widthu_r-1:0] rdusedw;$/;"	p	module:dcfifo_mixed_widths
read_aclr	sim/tb/altera_mf.v	/^    wire read_aclr;$/;"	n	module:dcfifo_low_latency
read_aclr_synch	sim/tb/altera_mf.v	/^    parameter read_aclr_synch = "OFF";$/;"	c	module:dcfifo
read_aclr_synch	sim/tb/altera_mf.v	/^    parameter read_aclr_synch = "OFF";$/;"	c	module:dcfifo_low_latency
read_aclr_synch	sim/tb/altera_mf.v	/^    parameter read_aclr_synch = "OFF";$/;"	c	module:dcfifo_mixed_widths
read_done_flag	rtl/sdram/new 1.v	/^wire       read_done_flag;               \/\/sdram_rd_ack 下降沿标志位      $/;"	n	module:sdram_fifo_ctrl
read_done_flag	rtl/sdram/sdram_fifo_ctrl.v	/^wire         read_done_flag;             \/\/sdram_rd_ack 下降沿标志位    $/;"	n	module:sdram_fifo_ctrl
read_during_write_mode_mixed_ports	sim/tb/altera_mf.v	/^    parameter read_during_write_mode_mixed_ports = "DONT_CARE";$/;"	c	module:altdpram
read_during_write_mode_mixed_ports	sim/tb/altera_mf.v	/^    parameter read_during_write_mode_mixed_ports = "DONT_CARE";$/;"	c	module:altsyncram
read_during_write_mode_port_a	sim/tb/altera_mf.v	/^    parameter read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ";$/;"	c	module:altsyncram
read_during_write_mode_port_b	sim/tb/altera_mf.v	/^    parameter read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ";$/;"	c	module:altsyncram
read_id	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] read_id;$/;"	r	module:scfifo
read_side_sync_reset	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] read_side_sync_reset;$/;"	r	module:stratixii_lvds_rx
read_side_sync_reset	sim/tb/altera_mf.v	/^    reg read_side_sync_reset;$/;"	r	module:stratixiii_lvds_rx_channel
read_valid_r1	rtl/sdram/new 1.v	/^reg        read_valid_r1;                \/\/sdram读使能寄存器      $/;"	r	module:sdram_fifo_ctrl
read_valid_r1	rtl/sdram/sdram_fifo_ctrl.v	/^reg        read_valid_r1;                \/\/sdram读使能寄存器      $/;"	r	module:sdram_fifo_ctrl
read_valid_r2	rtl/sdram/new 1.v	/^reg        read_valid_r2;                $/;"	r	module:sdram_fifo_ctrl
read_valid_r2	rtl/sdram/sdram_fifo_ctrl.v	/^reg        read_valid_r2;                $/;"	r	module:sdram_fifo_ctrl
real_lock_high	sim/tb/altera_mf.v	/^    reg [31:0] real_lock_high;$/;"	r	module:MF_cycloneiii_pll
real_lock_high	sim/tb/altera_mf.v	/^    reg [31:0] real_lock_high;$/;"	r	module:MF_cycloneiiigl_pll
real_lock_high	sim/tb/altera_mf.v	/^    reg [31:0] real_lock_high;$/;"	r	module:MF_stratixiii_pll
reconfig_clk	sim/tb/altera_mf.v	/^  input                             reconfig_clk,$/;"	p	module:alt_aeq_s4
reconfig_err	sim/tb/altera_mf.v	/^    reg reconfig_err;$/;"	r	module:MF_cycloneiii_pll
reconfig_err	sim/tb/altera_mf.v	/^    reg reconfig_err;$/;"	r	module:MF_cycloneiiigl_pll
reconfig_err	sim/tb/altera_mf.v	/^    reg reconfig_err;$/;"	r	module:MF_stratix_pll
reconfig_err	sim/tb/altera_mf.v	/^    reg reconfig_err;$/;"	r	module:MF_stratixii_pll
reconfig_err	sim/tb/altera_mf.v	/^    reg reconfig_err;$/;"	r	module:MF_stratixiii_pll
reduced_functionality	sim/tb/altera_mf.v	/^    parameter reduced_functionality = "NO";$/;"	c	module:altfp_mult
ref_clk	rtl/sdram/sdram_top.v	/^    input         ref_clk,           \/\/sdram 控制器参考时钟$/;"	p	module:sdram_top
refclk	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiii_pll.slowest_clk
refclk	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_cycloneiiigl_pll.slowest_clk
refclk	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_m/;"	p	function:MF_stratixiii_pll.slowest_clk
refclk	sim/tb/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, /;"	p	function:MF_stratixii_pll.slowest_clk
refclk	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
refclk	sim/tb/altera_mf.v	/^    integer refclk;$/;"	r	function:MF_cycloneiii_pll.slowest_clk
refclk	sim/tb/altera_mf.v	/^    integer refclk;$/;"	r	function:MF_cycloneiiigl_pll.slowest_clk
refclk	sim/tb/altera_mf.v	/^    integer refclk;$/;"	r	function:MF_stratix_pll.slowest_clk
refclk	sim/tb/altera_mf.v	/^    integer refclk;$/;"	r	function:MF_stratixii_pll.slowest_clk
refclk	sim/tb/altera_mf.v	/^    integer refclk;$/;"	r	function:MF_stratixiii_pll.slowest_clk
refclk	sim/tb/altera_mf.v	/^    wire refclk;$/;"	n	module:MF_cycloneiii_pll
refclk	sim/tb/altera_mf.v	/^    wire refclk;$/;"	n	module:MF_cycloneiiigl_pll
refclk	sim/tb/altera_mf.v	/^    wire refclk;$/;"	n	module:MF_stratix_pll
refclk	sim/tb/altera_mf.v	/^    wire refclk;$/;"	n	module:MF_stratixii_pll
refclk	sim/tb/altera_mf.v	/^    wire refclk;$/;"	n	module:MF_stratixiii_pll
refclk_frequency	sim/tb/altera_mf.v	/^    parameter refclk_frequency = "UNUSED";$/;"	c	module:altlvds_rx
refclk_frequency	sim/tb/altera_mf.v	/^    parameter refclk_frequency = "UNUSED";$/;"	c	module:altlvds_tx
refclk_last_value	sim/tb/altera_mf.v	/^    reg refclk_last_value;$/;"	r	module:MF_cycloneiii_pll
refclk_last_value	sim/tb/altera_mf.v	/^    reg refclk_last_value;$/;"	r	module:MF_cycloneiiigl_pll
refclk_last_value	sim/tb/altera_mf.v	/^    reg refclk_last_value;$/;"	r	module:MF_stratix_pll
refclk_last_value	sim/tb/altera_mf.v	/^    reg refclk_last_value;$/;"	r	module:MF_stratixii_pll
refclk_last_value	sim/tb/altera_mf.v	/^    reg refclk_last_value;$/;"	r	module:MF_stratixiii_pll
refclk_period	sim/tb/altera_mf.v	/^    integer refclk_period;$/;"	r	module:MF_cycloneiii_pll
refclk_period	sim/tb/altera_mf.v	/^    integer refclk_period;$/;"	r	module:MF_stratix_pll
refclk_period	sim/tb/altera_mf.v	/^    integer refclk_period;$/;"	r	module:MF_stratixii_pll
refclk_period	sim/tb/altera_mf.v	/^    integer refclk_period;$/;"	r	module:MF_stratixiii_pll
refclk_period	sim/tb/altera_mf.v	/^    time refclk_period;$/;"	r	module:MF_cycloneiiigl_pll
refclk_time	sim/tb/altera_mf.v	/^    time    refclk_time;$/;"	r	module:MF_cycloneiii_pll
refclk_time	sim/tb/altera_mf.v	/^    time    refclk_time;$/;"	r	module:MF_cycloneiiigl_pll
refclk_time	sim/tb/altera_mf.v	/^    time    refclk_time;$/;"	r	module:MF_stratix_pll
refclk_time	sim/tb/altera_mf.v	/^    time    refclk_time;$/;"	r	module:MF_stratixii_pll
refclk_time	sim/tb/altera_mf.v	/^    time    refclk_time;$/;"	r	module:MF_stratixiii_pll
reg_chaddress	sim/tb/altera_mf.v	/^  reg [ireg_chaddr_width-1:0] reg_chaddress, reg_chaddress0q;$/;"	r	module:alt_dfe
reg_chaddress	sim/tb/altera_mf.v	/^  reg [ireg_chaddr_width-1:0] reg_chaddress, reg_chaddress0q;$/;"	r	module:alt_eyemon
reg_chaddress0q	sim/tb/altera_mf.v	/^  reg [ireg_chaddr_width-1:0] reg_chaddress, reg_chaddress0q;$/;"	r	module:alt_dfe
reg_chaddress0q	sim/tb/altera_mf.v	/^  reg [ireg_chaddr_width-1:0] reg_chaddress, reg_chaddress0q;$/;"	r	module:alt_eyemon
reg_ctrlstatus	sim/tb/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_ctrlstatus, reg_ctrlstatus0q;$/;"	r	module:alt_dfe
reg_ctrlstatus	sim/tb/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_ctrlstatus, reg_ctrlstatus0q;$/;"	r	module:alt_eyemon
reg_ctrlstatus0q	sim/tb/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_ctrlstatus, reg_ctrlstatus0q;$/;"	r	module:alt_dfe
reg_ctrlstatus0q	sim/tb/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_ctrlstatus, reg_ctrlstatus0q;$/;"	r	module:alt_eyemon
reg_data	sim/tb/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_data, reg_data0q;$/;"	r	module:alt_dfe
reg_data	sim/tb/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_data, reg_data0q;$/;"	r	module:alt_eyemon
reg_data0q	sim/tb/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_data, reg_data0q;$/;"	r	module:alt_dfe
reg_data0q	sim/tb/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_data, reg_data0q;$/;"	r	module:alt_eyemon
reg_read	sim/tb/altera_mf.v	/^  reg        reg_read, reg_write;$/;"	r	module:alt_dfe
reg_read	sim/tb/altera_mf.v	/^  reg        reg_read, reg_write;$/;"	r	module:alt_eyemon
reg_s	sim/tb/altera_mf.v	/^        reg [8*16:1] reg_s;$/;"	r	function:dcfifo_low_latency.str_to_int
reg_s	sim/tb/altera_mf.v	/^    reg [8*16:1] reg_s;$/;"	r	function:MF_cycloneiii_pll.str2int
reg_s	sim/tb/altera_mf.v	/^    reg [8*16:1] reg_s;$/;"	r	function:MF_cycloneiiigl_pll.str2int
reg_s	sim/tb/altera_mf.v	/^    reg [8*16:1] reg_s;$/;"	r	function:MF_stratix_pll.str2int
reg_s	sim/tb/altera_mf.v	/^    reg [8*16:1] reg_s;$/;"	r	function:MF_stratixii_pll.str2int
reg_s	sim/tb/altera_mf.v	/^    reg [8*16:1] reg_s;$/;"	r	function:MF_stratixiii_pll.str2int
reg_s	sim/tb/altera_mf.v	/^reg [8*16:1] reg_s;$/;"	r	function:altclklock.time_delay
reg_string	sim/tb/altera_mf.v	/^    reg [8*200:1] reg_string; \/\/ to store the value of the given string$/;"	r	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
reg_string	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] reg_string;$/;"	r	function:MF_cycloneiiigl_pll.alpha_tolower
reg_string	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] reg_string;$/;"	r	function:MF_cycloneiii_pll.alpha_tolower
reg_string	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] reg_string;$/;"	r	function:MF_stratixiii_pll.alpha_tolower
reg_string	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] reg_string;$/;"	r	function:MF_stratixii_pll.alpha_tolower
reg_string	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] reg_string;$/;"	r	function:MF_stratix_pll.alpha_tolower
reg_string	sim/tb/altera_mf.v	/^reg [8*`STR_LENGTH:1] reg_string;$/;"	r	function:altpll.alpha_tolower
reg_wdaddress	sim/tb/altera_mf.v	/^  reg [ireg_wdaddr_width-1:0] reg_wdaddress, reg_wdaddress0q;$/;"	r	module:alt_dfe
reg_wdaddress	sim/tb/altera_mf.v	/^  reg [ireg_wdaddr_width-1:0] reg_wdaddress, reg_wdaddress0q;$/;"	r	module:alt_eyemon
reg_wdaddress0q	sim/tb/altera_mf.v	/^  reg [ireg_wdaddr_width-1:0] reg_wdaddress, reg_wdaddress0q;$/;"	r	module:alt_dfe
reg_wdaddress0q	sim/tb/altera_mf.v	/^  reg [ireg_wdaddr_width-1:0] reg_wdaddress, reg_wdaddress0q;$/;"	r	module:alt_eyemon
reg_write	sim/tb/altera_mf.v	/^  reg        reg_read, reg_write;$/;"	r	module:alt_dfe
reg_write	sim/tb/altera_mf.v	/^  reg        reg_read, reg_write;$/;"	r	module:alt_eyemon
registered_data_align_input	sim/tb/altera_mf.v	/^    parameter registered_data_align_input = "OFF";$/;"	c	module:flexible_lvds_rx
registered_data_align_input	sim/tb/altera_mf.v	/^    parameter registered_data_align_input = "ON";$/;"	c	module:altlvds_rx
registered_input	sim/tb/altera_mf.v	/^    parameter registered_input = "ON";$/;"	c	module:altlvds_tx
registered_input	sim/tb/altera_mf.v	/^    parameter registered_input = "ON";$/;"	c	module:flexible_lvds_tx
registered_output	sim/tb/altera_mf.v	/^    parameter registered_output = "ON";$/;"	c	module:altlvds_rx
registered_output	sim/tb/altera_mf.v	/^    parameter registered_output = "ON";$/;"	c	module:flexible_lvds_rx
registered_output	sim/tb/altera_mf.v	/^    parameter registered_output = "ON";$/;"	c	module:stratixgx_dpa_lvds_rx
registered_output	sim/tb/altera_mf.v	/^    parameter registered_output = "ON";$/;"	c	module:stratixiii_lvds_rx
registered_output	sim/tb/altera_mf.v	/^    parameter registered_output = "ON";$/;"	c	module:stratixiii_lvds_rx_channel
rem	sim/tb/altera_mf.v	/^    integer rem;$/;"	r	module:MF_cycloneiii_pll
rem	sim/tb/altera_mf.v	/^    integer rem;$/;"	r	module:MF_cycloneiiigl_pll
rem	sim/tb/altera_mf.v	/^    integer rem;$/;"	r	module:MF_stratix_pll
rem	sim/tb/altera_mf.v	/^    integer rem;$/;"	r	module:MF_stratixii_pll
rem	sim/tb/altera_mf.v	/^    integer rem;$/;"	r	module:MF_stratixiii_pll
rem0	sim/tb/altera_mf.v	/^integer rem0;$/;"	r	module:altclklock
rem1	sim/tb/altera_mf.v	/^integer rem1;$/;"	r	module:altclklock
rem2	sim/tb/altera_mf.v	/^integer rem2;$/;"	r	module:altclklock
rem_ext	sim/tb/altera_mf.v	/^integer rem_ext;$/;"	r	module:altclklock
remainder	sim/tb/altera_mf.v	/^    output [r_port_width - 1 : 0] remainder;$/;"	p	module:altsqrt
remainder_pipeline	sim/tb/altera_mf.v	/^    reg[r_port_width - 1 : 0] remainder_pipeline[(pipeline +1) : 0];$/;"	r	module:altsqrt
remap_addr	sim/tb/altera_mf.v	/^        input   [11:0]  remap_addr;$/;"	p	module:alt_cal
remap_addr	sim/tb/altera_mf.v	/^        input   [11:0]  remap_addr;$/;"	p	module:alt_cal_av
remap_addr	sim/tb/altera_mf.v	/^        input   [11:0]  remap_addr;$/;"	p	module:alt_cal_c3gxb
remap_addr	sim/tb/altera_mf.v	/^        input   [11:0]  remap_addr;$/;"	p	module:alt_cal_mm
remap_addr	sim/tb/altera_mf.v	/^        input   [11:0]  remap_addr;$/;"	p	module:alt_cal_sv
remap_address	sim/tb/altera_mf.v	/^  input                      [11:0] remap_address,$/;"	p	module:alt_aeq_s4
representation	sim/tb/altera_mf.v	/^    parameter representation = "UNSIGNED";$/;"	c	module:altsquare
representation	sim/tb/altera_mf.v	/^    parameter representation = "UNSIGNED";$/;"	c	module:parallel_add
representation_a	sim/tb/altera_mf.v	/^    parameter representation_a           = "UNSIGNED";$/;"	c	module:altmult_add
representation_a	sim/tb/altera_mf.v	/^    parameter representation_a          = "UNSIGNED";$/;"	c	module:altmult_accum
representation_b	sim/tb/altera_mf.v	/^    parameter representation_b           = "UNSIGNED";$/;"	c	module:altmult_add
representation_b	sim/tb/altera_mf.v	/^    parameter representation_b          = "UNSIGNED";$/;"	c	module:altmult_accum
reset	sim/tb/altera_mf.v	/^        input   reset;$/;"	p	module:alt_cal
reset	sim/tb/altera_mf.v	/^        input   reset;$/;"	p	module:alt_cal_av
reset	sim/tb/altera_mf.v	/^        input   reset;$/;"	p	module:alt_cal_c3gxb
reset	sim/tb/altera_mf.v	/^        input   reset;$/;"	p	module:alt_cal_mm
reset	sim/tb/altera_mf.v	/^        input   reset;$/;"	p	module:alt_cal_sv
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:MF_cycloneiiigl_m_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:MF_cycloneiiigl_n_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:MF_cycloneiiigl_scale_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:arm_m_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:arm_n_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:arm_scale_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:cda_m_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:cda_n_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:cda_scale_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:cycloneiiigl_post_divider
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:stx_m_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:stx_n_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:stx_scale_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:ttn_m_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:ttn_n_cntr
reset	sim/tb/altera_mf.v	/^    input reset;$/;"	p	module:ttn_scale_cntr
reset_fifo	sim/tb/altera_mf.v	/^    reg reset_fifo;$/;"	r	module:stratixiii_lvds_rx_channel
reset_fifo_at_first_lock	sim/tb/altera_mf.v	/^    parameter reset_fifo_at_first_lock = "ON";$/;"	c	module:stratixii_lvds_rx
reset_fifo_at_first_lock	sim/tb/altera_mf.v	/^    parameter reset_fifo_at_first_lock = "ON";$/;"	c	module:stratixiii_lvds_rx
reset_fifo_at_first_lock	sim/tb/altera_mf.v	/^    parameter reset_fifo_at_first_lock = "ON";$/;"	c	module:stratixiii_lvds_rx_channel
reset_fifo_at_first_lock	sim/tb/altera_mf.v	/^    parameter reset_fifo_at_first_lock ="ON" ;$/;"	c	module:altlvds_rx
reset_jtag	sim/tb/altera_mf.v	/^    task reset_jtag;    $/;"	t	module:signal_gen
reset_n	sim/tb/altera_mf.v	/^    input   reset_n;    $/;"	p	module:altera_std_synchronizer
reset_n	sim/tb/altera_mf.v	/^    input reset_n;$/;"	p	module:altera_std_synchronizer_bundle
reset_self	sim/tb/altera_mf.v	/^    wire reset_self;$/;"	n	module:MF_cycloneiii_pll
reset_self	sim/tb/altera_mf.v	/^    wire reset_self;$/;"	n	module:MF_cycloneiiigl_pll
reset_self	sim/tb/altera_mf.v	/^    wire reset_self;$/;"	n	module:MF_stratixiii_pll
result	sim/tb/altera_mf.v	/^    integer count, result;$/;"	r	function:MF_cycloneiii_pll.count_digit
result	sim/tb/altera_mf.v	/^    integer count, result;$/;"	r	function:MF_cycloneiiigl_pll.count_digit
result	sim/tb/altera_mf.v	/^    integer count, result;$/;"	r	function:MF_stratix_pll.count_digit
result	sim/tb/altera_mf.v	/^    integer count, result;$/;"	r	function:MF_stratixii_pll.count_digit
result	sim/tb/altera_mf.v	/^    integer count, result;$/;"	r	function:MF_stratixiii_pll.count_digit
result	sim/tb/altera_mf.v	/^    integer phase_shift, result;$/;"	r	function:MF_cycloneiii_pll.get_phase_degree
result	sim/tb/altera_mf.v	/^    integer phase_shift, result;$/;"	r	function:MF_cycloneiiigl_pll.get_phase_degree
result	sim/tb/altera_mf.v	/^    integer phase_shift, result;$/;"	r	function:MF_stratix_pll.get_phase_degree
result	sim/tb/altera_mf.v	/^    integer phase_shift, result;$/;"	r	function:MF_stratixii_pll.get_phase_degree
result	sim/tb/altera_mf.v	/^    integer phase_shift, result;$/;"	r	function:MF_stratixiii_pll.get_phase_degree
result	sim/tb/altera_mf.v	/^    output [WIDTH_MAN_EXP : 0] result;$/;"	p	module:altfp_mult
result	sim/tb/altera_mf.v	/^    output [result_width - 1 : 0] result;$/;"	p	module:altsquare
result	sim/tb/altera_mf.v	/^    output [width_out-1:0] result;  \/\/Required port$/;"	p	module:altaccumulate
result	sim/tb/altera_mf.v	/^    output [width_result -1 : 0] result;$/;"	p	module:altmult_accum
result	sim/tb/altera_mf.v	/^    output [width_result -1 : 0] result;$/;"	p	module:altmult_add
result	sim/tb/altera_mf.v	/^    output [widthr-1:0] result;  \/\/Required port$/;"	p	module:parallel_add
result	sim/tb/altera_mf.v	/^    reg [width_result -1 : 0] result;$/;"	r	module:altmult_accum
result_alignment	sim/tb/altera_mf.v	/^    parameter result_alignment = "LSB"; \/\/ or "MSB"$/;"	c	module:parallel_add
result_alignment	sim/tb/altera_mf.v	/^    parameter result_alignment = "LSB";$/;"	c	module:altsquare
result_ext	sim/tb/altera_mf.v	/^    wire  [width_result - 1 : 0] result_ext; $/;"	n	module:altmult_add
result_full	sim/tb/altera_mf.v	/^    reg [width_out+1:0] result_full;$/;"	r	module:altaccumulate
result_full	sim/tb/altera_mf.v	/^    reg [width_result + 1 : 0] result_full ;$/;"	r	module:altmult_accum
result_full2	sim/tb/altera_mf.v	/^    reg [width_out+1:0] result_full2;$/;"	r	module:altaccumulate
result_int	sim/tb/altera_mf.v	/^    reg [int_width_result - 1 : 0] result_int;$/;"	r	module:altmult_accum
result_int	sim/tb/altera_mf.v	/^    reg [width_out+1:0] result_int;$/;"	r	module:altaccumulate
result_int_wire	sim/tb/altera_mf.v	/^    wire [width_out+1:0] result_int_wire;$/;"	n	module:altaccumulate
result_msb	sim/tb/altera_mf.v	/^    parameter result_msb = (width_a + width_b - 1); $/;"	c	module:altmult_add
result_msb_stxiii	sim/tb/altera_mf.v	/^    parameter result_msb_stxiii = ((number_of_multipliers == 1) && (width_result > width_a + wid/;"	c	module:altmult_add
result_pad	sim/tb/altera_mf.v	/^    parameter result_pad = ((width_result - 1 + int_mult_diff_bit) > int_width_result)? (width_r/;"	c	module:altmult_add
result_pipe	sim/tb/altera_mf.v	/^    reg [(2*int_width_result - 1): 0] result_pipe [extra_latency : 0];$/;"	r	module:altmult_add
result_pipe	sim/tb/altera_mf.v	/^    reg [width_out+1:0] result_pipe [extra_latency:0];$/;"	r	module:altaccumulate
result_pipe	sim/tb/altera_mf.v	/^    reg [width_result + 1 : 0] result_pipe [extra_accumulator_latency : 0];$/;"	r	module:altmult_accum
result_pipe	sim/tb/altera_mf.v	/^    reg[WIDTH_MAN_EXP : 0] result_pipe[LATENCY : 0];$/;"	r	module:altfp_mult
result_pipe1	sim/tb/altera_mf.v	/^    reg [(2*int_width_result - 1): 0] result_pipe1 [extra_latency : 0];$/;"	r	module:altmult_add
result_stxii_ext	sim/tb/altera_mf.v	/^    wire  [width_result - 1 : 0] result_stxii_ext;$/;"	n	module:altmult_add
result_stxii_ext_temp	sim/tb/altera_mf.v	/^    wire [result_pad + int_width_result - 1 - int_mult_diff_bit : 0] result_stxii_ext_temp;$/;"	n	module:altmult_add
result_stxii_ext_temp2	sim/tb/altera_mf.v	/^    wire [result_pad + int_width_result - 1 - int_mult_diff_bit : 0] result_stxii_ext_temp2;$/;"	n	module:altmult_add
result_stxiii	sim/tb/altera_mf.v	/^    wire [width_result - 1 : 0] result_stxiii;$/;"	n	module:altmult_add
result_stxiii_ext	sim/tb/altera_mf.v	/^    wire [width_result - 1 : 0] result_stxiii_ext;$/;"	n	module:altmult_add
result_stxiii_pad	sim/tb/altera_mf.v	/^    parameter result_stxiii_pad = (width_result > width_a + width_b)? $/;"	c	module:altmult_add
result_stxiii_temp	sim/tb/altera_mf.v	/^    wire [result_pad + int_width_result + 1 - int_mult_diff_bit : 0] result_stxiii_temp;$/;"	n	module:altmult_add
result_stxiii_temp2	sim/tb/altera_mf.v	/^    wire [result_pad + int_width_result - int_mult_diff_bit : 0] result_stxiii_temp2;$/;"	n	module:altmult_add
result_stxiii_temp3	sim/tb/altera_mf.v	/^    wire [result_pad + int_width_result - int_mult_diff_bit : 0] result_stxiii_temp3;$/;"	n	module:altmult_add
result_width	sim/tb/altera_mf.v	/^    parameter result_width = 1;$/;"	c	module:altsquare
resultpipe	sim/tb/altera_mf.v	/^    reg [widthr-1:0] resultpipe [(pipeline +1):0];$/;"	r	module:parallel_add
retain_addr	sim/tb/altera_mf.v	/^        output   [0:0]  retain_addr;$/;"	p	module:alt_cal
retain_addr	sim/tb/altera_mf.v	/^        output   [0:0]  retain_addr;$/;"	p	module:alt_cal_c3gxb
retain_addr	sim/tb/altera_mf.v	/^        output   [0:0]  retain_addr;$/;"	p	module:alt_cal_mm
retime_data	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] retime_data;$/;"	r	module:stratixgx_dpa_lvds_rx
retime_data	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] retime_data;$/;"	r	module:stratixii_lvds_rx
retime_data	sim/tb/altera_mf.v	/^    wire retime_data;$/;"	n	module:stratixiii_lvds_rx_channel
return_string	sim/tb/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] return_string;$/;"	r	function:MF_cycloneiiigl_pll.alpha_tolower
return_string	sim/tb/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] return_string;$/;"	r	function:MF_cycloneiii_pll.alpha_tolower
return_string	sim/tb/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] return_string;$/;"	r	function:MF_stratixiii_pll.alpha_tolower
return_string	sim/tb/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] return_string;$/;"	r	function:MF_stratixii_pll.alpha_tolower
return_string	sim/tb/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] return_string;$/;"	r	function:MF_stratix_pll.alpha_tolower
return_string	sim/tb/altera_mf.v	/^reg [8*`STR_LENGTH:1] return_string;$/;"	r	function:altpll.alpha_tolower
reveal	.vscode/tasks.json	/^                "reveal": "never",\/\/揭露 总是 显示信息不然搞毛.$/;"	s	object:tasks.0.presentation
rising_edge_jtag_tck	sim/tb/altera_mf.v	/^                begin : rising_edge_jtag_tck$/;"	b	block:dummy_hub.capture_ir_logic
rising_edge_jtag_tck	sim/tb/altera_mf.v	/^                begin : rising_edge_jtag_tck$/;"	b	block:dummy_hub.parallel_ir_out
rising_edge_jtag_tck	sim/tb/altera_mf.v	/^                begin : rising_edge_jtag_tck$/;"	b	block:dummy_hub.simulation_logic
rnd_bit_cnt	sim/tb/altera_mf.v	/^    integer rnd_bit_cnt;$/;"	r	module:altmult_add
rotate	sim/tb/altera_mf.v	/^    input rotate;$/;"	p	module:altmult_add
rotate_aclr	sim/tb/altera_mf.v	/^    parameter rotate_aclr = "NONE";$/;"	c	module:altmult_add
rotate_int	sim/tb/altera_mf.v	/^    tri0 rotate_int;$/;"	n	module:altmult_add
rotate_out_reg	sim/tb/altera_mf.v	/^    reg rotate_out_reg;$/;"	r	module:altmult_add
rotate_out_reg_wire_clk	sim/tb/altera_mf.v	/^    wire rotate_out_reg_wire_clk;$/;"	n	module:altmult_add
rotate_out_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 rotate_out_reg_wire_clr;$/;"	n	module:altmult_add
rotate_out_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 rotate_out_reg_wire_en;$/;"	n	module:altmult_add
rotate_out_wire	sim/tb/altera_mf.v	/^    wire rotate_out_wire;$/;"	n	module:altmult_add
rotate_output_aclr	sim/tb/altera_mf.v	/^    parameter rotate_output_aclr = "NONE";$/;"	c	module:altmult_add
rotate_output_register	sim/tb/altera_mf.v	/^    parameter rotate_output_register = "UNREGISTERED";$/;"	c	module:altmult_add
rotate_pipe_reg	sim/tb/altera_mf.v	/^    reg rotate_pipe_reg;$/;"	r	module:altmult_add
rotate_pipe_wire	sim/tb/altera_mf.v	/^    wire rotate_pipe_wire;$/;"	n	module:altmult_add
rotate_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire rotate_pipe_wire_clk;$/;"	n	module:altmult_add
rotate_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 rotate_pipe_wire_clr;$/;"	n	module:altmult_add
rotate_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 rotate_pipe_wire_en;$/;"	n	module:altmult_add
rotate_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter rotate_pipeline_aclr = "NONE";$/;"	c	module:altmult_add
rotate_pipeline_register	sim/tb/altera_mf.v	/^    parameter rotate_pipeline_register = "UNREGISTERED";$/;"	c	module:altmult_add
rotate_reg	sim/tb/altera_mf.v	/^    reg rotate_reg;$/;"	r	module:altmult_add
rotate_reg_wire_clk	sim/tb/altera_mf.v	/^    wire rotate_reg_wire_clk;$/;"	n	module:altmult_add
rotate_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 rotate_reg_wire_clr;$/;"	n	module:altmult_add
rotate_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 rotate_reg_wire_en;$/;"	n	module:altmult_add
rotate_register	sim/tb/altera_mf.v	/^    parameter rotate_register = "UNREGISTERED";$/;"	c	module:altmult_add
rotate_wire	sim/tb/altera_mf.v	/^    wire rotate_wire;$/;"	n	module:altmult_add
round_bit	sim/tb/altera_mf.v	/^    reg round_bit;$/;"	r	module:altfp_mult
round_block_result	sim/tb/altera_mf.v	/^    reg [2*int_width_result - 1: 0] round_block_result;$/;"	r	module:altmult_add
round_checking	sim/tb/altera_mf.v	/^    reg round_checking;$/;"	r	module:altmult_add
round_happen	sim/tb/altera_mf.v	/^    reg round_happen;$/;"	r	module:altmult_add
round_position	sim/tb/altera_mf.v	/^    parameter round_position = ((output_rounding != "NO") || (output_saturate_type == "SYMMETRIC/;"	c	module:altmult_add
round_sat_blk_res	sim/tb/altera_mf.v	/^    reg [2*int_width_result - 1: 0] round_sat_blk_res;$/;"	r	module:altmult_add
round_sat_in_reg	sim/tb/altera_mf.v	/^    reg  [2*int_width_result - 1: 0] round_sat_in_reg;$/;"	r	module:altmult_add
round_sat_in_result	sim/tb/altera_mf.v	/^    reg [2*int_width_result - 1: 0] round_sat_in_result;$/;"	r	module:altmult_add
rreq	sim/tb/altera_mf.v	/^    input wreq, rreq;$/;"	p	module:dcfifo_fefifo
rst_n	rtl/dual_ov5640_lcd.v	/^wire        rst_n          ;$/;"	n	module:dual_ov5640_lcd
rst_n	rtl/lcd/clk_div.v	/^    input                 rst_n  ,$/;"	p	module:clk_div
rst_n	rtl/lcd/lcd.v	/^    input              rst_n   ,$/;"	p	module:lcd
rst_n	rtl/lcd/rd_id.v	/^    input              rst_n  ,   \/\/复位$/;"	p	module:rd_id
rst_n	rtl/ov5640/OV5640_capture_data.v	/^    input                 rst_n           ,  \/\/复位信号$/;"	p	module:OV5640_capture_data
rst_n	rtl/ov5640/i2c_dri.v	/^          input                rst_n      ,      \/\/ 复位信号$/;"	p	module:i2c_dri
rst_n	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    input                rst_n    ,     \/\/复位信号，低电平有效$/;"	p	module:i2c_ov5640_rgb565_cfg
rst_n	rtl/ov5640/ov5640_dri.v	/^    input           rst_n           ,  \/\/复位信号,低电平有效$/;"	p	module:ov5640_dri
rst_n	rtl/ov5640/picture_size.v	/^    input              rst_n       ,$/;"	p	module:picture_size
rst_n	rtl/sdram/new 1.v	/^    input             rst_n,             \/\/系统复位 $/;"	p	module:sdram_fifo_ctrl
rst_n	rtl/sdram/sdram_cmd.v	/^    input             rst_n,            \/\/低电平复位信号$/;"	p	module:sdram_cmd
rst_n	rtl/sdram/sdram_controller.v	/^    input         rst_n,            \/\/系统复位信号，低电平有效$/;"	p	module:sdram_controller
rst_n	rtl/sdram/sdram_ctrl.v	/^    input            rst_n,			    \/\/复位信号，低电平有效$/;"	p	module:sdram_ctrl
rst_n	rtl/sdram/sdram_data.v	/^    input             rst_n,            \/\/低电平复位信号$/;"	p	module:sdram_data
rst_n	rtl/sdram/sdram_fifo_ctrl.v	/^    input             rst_n  ,           \/\/系统复位 $/;"	p	module:sdram_fifo_ctrl
rst_n	rtl/sdram/sdram_top.v	/^    input         rst_n,             \/\/系统复位$/;"	p	module:sdram_top
rst_n	sim/tb/lcd/clk_div.v	/^    input                 rst_n  ,$/;"	p	module:clk_div
rst_n	sim/tb/lcd/lcd.v	/^    input              rst_n   ,$/;"	p	module:lcd
rst_n	sim/tb/lcd/rd_id.v	/^    input              rst_n  ,$/;"	p	module:rd_id
rst_n	sim/tb/sdram_tb.v	/^reg         rst_n;                        \/\/????????$/;"	r	module:sdram_tb
rstn	rtl/ft60x_top.v	/^wire rstn ;$/;"	n	module:ft60x_top
rsu_watchdog_counter	sim/tb/altera_mf.v	/^    parameter    rsu_watchdog_counter    =    100000000;$/;"	c	module:altparallel_flash_loader
rti	sim/tb/altera_mf.v	/^    input    rti;$/;"	p	module:sld_signaltap
rup	sim/tb/altera_mf.v	/^    input    rup;$/;"	p	module:altstratixii_oct
rw_bank_flag0	rtl/sdram/new 1.v	/^reg        rw_bank_flag0;                \/\/读写bank的标志$/;"	r	module:sdram_fifo_ctrl
rw_bank_flag0	rtl/sdram/sdram_fifo_ctrl.v	/^reg        rw_bank_flag0;                \/\/读写bank0，1的标志$/;"	r	module:sdram_fifo_ctrl
rw_bank_flag1	rtl/sdram/new 1.v	/^reg        rw_bank_flag1;                \/\/读写bank的标志$/;"	r	module:sdram_fifo_ctrl
rw_bank_flag1	rtl/sdram/sdram_fifo_ctrl.v	/^reg        rw_bank_flag1;                \/\/读写bank2，3的标志$/;"	r	module:sdram_fifo_ctrl
rx_align_data_reg	sim/tb/altera_mf.v	/^    parameter rx_align_data_reg = "RISING_EDGE";$/;"	c	module:altlvds_rx
rx_align_data_reg	sim/tb/altera_mf.v	/^    parameter rx_align_data_reg = "RISING_EDGE";$/;"	c	module:stratixiii_lvds_rx
rx_align_data_reg	sim/tb/altera_mf.v	/^    parameter rx_align_data_reg = "RISING_EDGE";$/;"	c	module:stratixiii_lvds_rx_channel
rx_cda_max	sim/tb/altera_mf.v	/^    output [number_of_channels -1: 0] rx_cda_max;$/;"	p	module:altlvds_rx
rx_cda_max	sim/tb/altera_mf.v	/^    output [number_of_channels -1: 0] rx_cda_max;$/;"	p	module:stratixii_lvds_rx
rx_cda_max	sim/tb/altera_mf.v	/^    output [number_of_channels -1: 0] rx_cda_max;$/;"	p	module:stratixiii_lvds_rx
rx_cda_max	sim/tb/altera_mf.v	/^    output rx_cda_max;$/;"	p	module:stratixiii_lvds_rx_channel
rx_cda_max	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_cda_max;$/;"	r	module:stratixii_lvds_rx
rx_cda_max	sim/tb/altera_mf.v	/^    reg rx_cda_max;$/;"	r	module:stratixiii_lvds_rx_channel
rx_cda_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0]  rx_cda_reset;$/;"	p	module:flexible_lvds_rx
rx_cda_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_cda_reset;$/;"	p	module:altlvds_rx
rx_cda_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_cda_reset;$/;"	p	module:stratixii_lvds_rx
rx_cda_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_cda_reset;$/;"	p	module:stratixiii_lvds_rx
rx_cda_reset	sim/tb/altera_mf.v	/^    input rx_cda_reset;$/;"	p	module:stratixiii_lvds_rx_channel
rx_cda_reset	sim/tb/altera_mf.v	/^    tri0 rx_cda_reset;$/;"	n	module:stratixiii_lvds_rx_channel
rx_cda_reset	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_cda_reset;$/;"	n	module:altlvds_rx
rx_cda_reset	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_cda_reset;$/;"	n	module:stratixii_lvds_rx
rx_channel_data_align	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_channel_data_align;$/;"	p	module:altlvds_rx
rx_channel_data_align	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_channel_data_align;$/;"	p	module:stratixgx_dpa_lvds_rx
rx_channel_data_align	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_channel_data_align;$/;"	p	module:stratixii_lvds_rx
rx_channel_data_align	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_channel_data_align;$/;"	p	module:stratixiii_lvds_rx
rx_channel_data_align	sim/tb/altera_mf.v	/^    input rx_channel_data_align;$/;"	p	module:stratixiii_lvds_rx_channel
rx_channel_data_align	sim/tb/altera_mf.v	/^    tri0 rx_channel_data_align;$/;"	n	module:stratixiii_lvds_rx_channel
rx_channel_data_align	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_channel_data_align;$/;"	n	module:stratixgx_dpa_lvds_rx
rx_channel_data_align	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_channel_data_align;$/;"	n	module:stratixii_lvds_rx
rx_channel_data_align_int	sim/tb/altera_mf.v	/^    wire[number_of_channels -1 :0] rx_channel_data_align_int;$/;"	n	module:altlvds_rx
rx_channel_data_align_pre	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_channel_data_align_pre;$/;"	r	module:stratixgx_dpa_lvds_rx
rx_channel_data_align_pre	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_channel_data_align_pre;$/;"	r	module:stratixii_lvds_rx
rx_channel_data_align_pre	sim/tb/altera_mf.v	/^    reg rx_channel_data_align_pre;$/;"	r	module:stratixiii_lvds_rx_channel
rx_coreclk	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_coreclk;$/;"	p	module:altlvds_rx
rx_coreclk	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_coreclk;$/;"	p	module:stratixgx_dpa_lvds_rx
rx_coreclk	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_coreclk;$/;"	n	module:altlvds_rx
rx_coreclk	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_coreclk;$/;"	n	module:stratixgx_dpa_lvds_rx
rx_data_align	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_data_align;$/;"	p	module:flexible_lvds_rx
rx_data_align	sim/tb/altera_mf.v	/^    input rx_data_align;$/;"	p	module:altlvds_rx
rx_data_align_clk	sim/tb/altera_mf.v	/^    wire rx_data_align_clk;$/;"	n	module:altlvds_rx
rx_data_align_clk	sim/tb/altera_mf.v	/^    wire rx_data_align_clk;$/;"	n	module:flexible_lvds_rx
rx_data_align_int	sim/tb/altera_mf.v	/^    wire [number_of_channels -1 :0] rx_data_align_int;$/;"	n	module:flexible_lvds_rx
rx_data_align_int	sim/tb/altera_mf.v	/^    wire rx_data_align_int;$/;"	n	module:altlvds_rx
rx_data_align_pulldown	sim/tb/altera_mf.v	/^    wire rx_data_align_pulldown;$/;"	n	module:altlvds_rx
rx_data_align_reg	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] rx_data_align_reg;$/;"	r	module:flexible_lvds_rx
rx_data_align_reg	sim/tb/altera_mf.v	/^    reg rx_data_align_reg;$/;"	r	module:altlvds_rx
rx_data_align_reset	sim/tb/altera_mf.v	/^    input rx_data_align_reset;$/;"	p	module:altlvds_rx
rx_data_align_reset	sim/tb/altera_mf.v	/^    tri0 rx_data_align_reset;$/;"	n	module:altlvds_rx
rx_data_reset	sim/tb/altera_mf.v	/^    input rx_data_reset;$/;"	p	module:altlvds_rx
rx_ddio_in	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_ddio_in;$/;"	r	module:altlvds_rx
rx_deskew	sim/tb/altera_mf.v	/^    input rx_deskew;$/;"	p	module:altlvds_rx
rx_deskew	sim/tb/altera_mf.v	/^    tri0 rx_deskew;$/;"	n	module:altlvds_rx
rx_divfwdclk	sim/tb/altera_mf.v	/^    output [number_of_channels -1: 0] rx_divfwdclk;$/;"	p	module:altlvds_rx
rx_divfwdclk	sim/tb/altera_mf.v	/^    output [number_of_channels -1: 0] rx_divfwdclk;$/;"	p	module:stratixiii_lvds_rx
rx_divfwdclk	sim/tb/altera_mf.v	/^    output rx_divfwdclk;$/;"	p	module:stratixiii_lvds_rx_channel
rx_divfwdclk_int	sim/tb/altera_mf.v	/^    reg rx_divfwdclk_int;$/;"	r	module:stratixiii_lvds_rx_channel
rx_dpa_clk	sim/tb/altera_mf.v	/^    output rx_dpa_clk;$/;"	p	module:stratixiii_lvds_rx_dpa
rx_dpa_clk	sim/tb/altera_mf.v	/^    reg rx_dpa_clk;$/;"	r	module:stratixiii_lvds_rx_dpa
rx_dpa_hold	sim/tb/altera_mf.v	/^    input rx_dpa_hold;$/;"	p	module:stratixiii_lvds_rx_dpa
rx_dpa_loaden	sim/tb/altera_mf.v	/^    output rx_dpa_loaden;$/;"	p	module:stratixiii_lvds_rx_dpa
rx_dpa_lock_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpa_lock_reset;$/;"	p	module:altlvds_rx
rx_dpa_lock_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpa_lock_reset;$/;"	p	module:stratixiii_lvds_rx
rx_dpa_lock_reset	sim/tb/altera_mf.v	/^    input rx_dpa_lock_reset;$/;"	p	module:stratixiii_lvds_rx_channel
rx_dpa_lock_reset	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_dpa_lock_reset;$/;"	n	module:altlvds_rx
rx_dpa_locked	sim/tb/altera_mf.v	/^    output [number_of_channels -1: 0] rx_dpa_locked;$/;"	p	module:altlvds_rx
rx_dpa_locked	sim/tb/altera_mf.v	/^    output [number_of_channels -1: 0] rx_dpa_locked;$/;"	p	module:stratixgx_dpa_lvds_rx
rx_dpa_locked	sim/tb/altera_mf.v	/^    output [number_of_channels -1: 0] rx_dpa_locked;$/;"	p	module:stratixii_lvds_rx
rx_dpa_locked	sim/tb/altera_mf.v	/^    output [number_of_channels -1: 0] rx_dpa_locked;$/;"	p	module:stratixiii_lvds_rx
rx_dpa_locked	sim/tb/altera_mf.v	/^    output rx_dpa_locked;$/;"	p	module:stratixiii_lvds_rx_channel
rx_dpa_locked	sim/tb/altera_mf.v	/^    output rx_dpa_locked;$/;"	p	module:stratixiii_lvds_rx_dpa
rx_dpa_locked	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_dpa_locked;$/;"	r	module:stratixii_lvds_rx
rx_dpa_locked	sim/tb/altera_mf.v	/^    reg rx_dpa_locked;$/;"	r	module:stratixiii_lvds_rx_dpa
rx_dpa_locked	sim/tb/altera_mf.v	/^    wire rx_dpa_locked;$/;"	n	module:stratixiii_lvds_rx_channel
rx_dpa_reset	sim/tb/altera_mf.v	/^    input rx_dpa_reset;$/;"	p	module:stratixiii_lvds_rx_dpa
rx_dpa_sync_reg	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 : 0] rx_dpa_sync_reg;$/;"	r	module:stratixiii_lvds_rx_channel
rx_dpa_sync_reg_clk	sim/tb/altera_mf.v	/^    wire rx_dpa_sync_reg_clk;$/;"	n	module:stratixiii_lvds_rx_channel
rx_dpaclock	sim/tb/altera_mf.v	/^    input rx_dpaclock;$/;"	p	module:altlvds_rx
rx_dpaclock	sim/tb/altera_mf.v	/^    input rx_dpaclock;$/;"	p	module:stratixiii_lvds_rx
rx_dpaclock	sim/tb/altera_mf.v	/^    input rx_dpaclock;$/;"	p	module:stratixiii_lvds_rx_channel
rx_dpaclock_wire	sim/tb/altera_mf.v	/^    wire rx_dpaclock_wire;$/;"	n	module:stratixiii_lvds_rx_channel
rx_dpll_enable	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_enable;$/;"	p	module:altlvds_rx
rx_dpll_enable	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_enable;$/;"	p	module:stratixii_lvds_rx
rx_dpll_enable	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_enable;$/;"	p	module:stratixiii_lvds_rx
rx_dpll_enable	sim/tb/altera_mf.v	/^    input rx_dpll_enable;$/;"	p	module:stratixiii_lvds_rx_channel
rx_dpll_enable	sim/tb/altera_mf.v	/^    tri1 rx_dpll_enable;$/;"	n	module:stratixiii_lvds_rx_channel
rx_dpll_enable	sim/tb/altera_mf.v	/^    tri1[number_of_channels -1 :0] rx_dpll_enable;$/;"	n	module:altlvds_rx
rx_dpll_enable	sim/tb/altera_mf.v	/^    tri1[number_of_channels -1 :0] rx_dpll_enable;$/;"	n	module:stratixii_lvds_rx
rx_dpll_hold	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_hold;$/;"	p	module:altlvds_rx
rx_dpll_hold	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_hold;$/;"	p	module:stratixii_lvds_rx
rx_dpll_hold	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_hold;$/;"	p	module:stratixiii_lvds_rx
rx_dpll_hold	sim/tb/altera_mf.v	/^    input rx_dpll_hold;$/;"	p	module:stratixiii_lvds_rx_channel
rx_dpll_hold	sim/tb/altera_mf.v	/^    tri0 rx_dpll_hold;$/;"	n	module:stratixiii_lvds_rx_channel
rx_dpll_hold	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_dpll_hold;$/;"	n	module:altlvds_rx
rx_dpll_hold	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_dpll_hold;$/;"	n	module:stratixii_lvds_rx
rx_dpll_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_reset;$/;"	p	module:altlvds_rx
rx_dpll_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_reset;$/;"	p	module:stratixgx_dpa_lvds_rx
rx_dpll_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_reset;$/;"	p	module:stratixii_lvds_rx
rx_dpll_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_reset;$/;"	p	module:stratixiii_lvds_rx
rx_dpll_reset	sim/tb/altera_mf.v	/^    input rx_dpll_reset;$/;"	p	module:stratixiii_lvds_rx_channel
rx_dpll_reset	sim/tb/altera_mf.v	/^    tri0 rx_dpll_reset;$/;"	n	module:stratixiii_lvds_rx_channel
rx_dpll_reset	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_dpll_reset;$/;"	n	module:altlvds_rx
rx_dpll_reset	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_dpll_reset;$/;"	n	module:stratixgx_dpa_lvds_rx
rx_dpll_reset	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_dpll_reset;$/;"	n	module:stratixii_lvds_rx
rx_enable	sim/tb/altera_mf.v	/^    input rx_enable;$/;"	p	module:altlvds_rx
rx_enable	sim/tb/altera_mf.v	/^    input rx_enable;$/;"	p	module:stratixii_lvds_rx
rx_enable	sim/tb/altera_mf.v	/^    input rx_enable;$/;"	p	module:stratixiii_lvds_rx
rx_enable	sim/tb/altera_mf.v	/^    input rx_enable;$/;"	p	module:stratixiii_lvds_rx_channel
rx_enable	sim/tb/altera_mf.v	/^    input rx_enable;$/;"	p	module:stratixiii_lvds_rx_dpa
rx_enable0	sim/tb/altera_mf.v	/^    input rx_enable0;$/;"	p	module:stratix_lvds_rx
rx_enable1	sim/tb/altera_mf.v	/^    input rx_enable1;$/;"	p	module:stratix_lvds_rx
rx_enable_dly	sim/tb/altera_mf.v	/^    reg rx_enable_dly;$/;"	r	module:stratixiii_lvds_rx_channel
rx_fastclk	sim/tb/altera_mf.v	/^    input rx_fastclk;$/;"	p	module:flexible_lvds_rx
rx_fastclk	sim/tb/altera_mf.v	/^    input rx_fastclk;$/;"	p	module:stratix_lvds_rx
rx_fastclk	sim/tb/altera_mf.v	/^    input rx_fastclk;$/;"	p	module:stratixgx_dpa_lvds_rx
rx_fastclk	sim/tb/altera_mf.v	/^    input rx_fastclk;$/;"	p	module:stratixii_lvds_rx
rx_fastclk	sim/tb/altera_mf.v	/^    input rx_fastclk;$/;"	p	module:stratixiii_lvds_rx
rx_fastclk	sim/tb/altera_mf.v	/^    input rx_fastclk;$/;"	p	module:stratixiii_lvds_rx_channel
rx_fastclk	sim/tb/altera_mf.v	/^    input rx_fastclk;$/;"	p	module:stratixiii_lvds_rx_dpa
rx_fastclk_dly	sim/tb/altera_mf.v	/^    reg rx_fastclk_dly;$/;"	r	module:stratixiii_lvds_rx_channel
rx_fastclk_dly2	sim/tb/altera_mf.v	/^    reg rx_fastclk_dly2;$/;"	r	module:stratixiii_lvds_rx_channel
rx_fastclk_dly3	sim/tb/altera_mf.v	/^    reg rx_fastclk_dly3;$/;"	r	module:stratixiii_lvds_rx_channel
rx_fifo_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_fifo_reset;$/;"	p	module:altlvds_rx
rx_fifo_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_fifo_reset;$/;"	p	module:stratixii_lvds_rx
rx_fifo_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_fifo_reset;$/;"	p	module:stratixiii_lvds_rx
rx_fifo_reset	sim/tb/altera_mf.v	/^    input rx_fifo_reset;$/;"	p	module:stratixiii_lvds_rx_channel
rx_fifo_reset	sim/tb/altera_mf.v	/^    tri0 rx_fifo_reset;$/;"	n	module:stratixiii_lvds_rx_channel
rx_fifo_reset	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_fifo_reset;$/;"	n	module:altlvds_rx
rx_fifo_reset	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_fifo_reset;$/;"	n	module:stratixii_lvds_rx
rx_hold_clk	sim/tb/altera_mf.v	/^    wire rx_hold_clk;$/;"	n	module:stratix_lvds_rx
rx_in	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_in;$/;"	p	module:altlvds_rx
rx_in	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_in;$/;"	p	module:flexible_lvds_rx
rx_in	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_in;$/;"	p	module:stratix_lvds_rx
rx_in	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_in;$/;"	p	module:stratixgx_dpa_lvds_rx
rx_in	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_in;$/;"	p	module:stratixii_lvds_rx
rx_in	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_in;$/;"	p	module:stratixiii_lvds_rx
rx_in	sim/tb/altera_mf.v	/^    input rx_in;$/;"	p	module:stratixiii_lvds_rx_channel
rx_in	sim/tb/altera_mf.v	/^    input rx_in;$/;"	p	module:stratixiii_lvds_rx_dpa
rx_in_int	sim/tb/altera_mf.v	/^    reg rx_in_int;$/;"	r	module:stratixiii_lvds_rx_channel
rx_in_latched	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_in_latched;$/;"	r	module:altlvds_rx
rx_in_reg	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_in_reg;$/;"	r	module:stratixgx_dpa_lvds_rx
rx_in_reg	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_in_reg;$/;"	r	module:stratixii_lvds_rx
rx_in_reg0	sim/tb/altera_mf.v	/^    reg rx_in_reg0;$/;"	r	module:stratixiii_lvds_rx_dpa
rx_in_reg1	sim/tb/altera_mf.v	/^    reg rx_in_reg1;$/;"	r	module:stratixiii_lvds_rx_dpa
rx_in_reg_neg	sim/tb/altera_mf.v	/^    reg rx_in_reg_neg;$/;"	r	module:stratixiii_lvds_rx_channel
rx_in_reg_pos	sim/tb/altera_mf.v	/^    reg rx_in_reg_pos;$/;"	r	module:stratixiii_lvds_rx_channel
rx_in_wire	sim/tb/altera_mf.v	/^    wire rx_in_wire;$/;"	n	module:stratixiii_lvds_rx_channel
rx_inclock	sim/tb/altera_mf.v	/^    input rx_inclock;$/;"	p	module:altlvds_rx
rx_locked	sim/tb/altera_mf.v	/^    input rx_locked;$/;"	p	module:flexible_lvds_rx
rx_locked	sim/tb/altera_mf.v	/^    input rx_locked;$/;"	p	module:stratixgx_dpa_lvds_rx
rx_locked	sim/tb/altera_mf.v	/^    input rx_locked;$/;"	p	module:stratixii_lvds_rx
rx_locked	sim/tb/altera_mf.v	/^    input rx_locked;$/;"	p	module:stratixiii_lvds_rx
rx_locked	sim/tb/altera_mf.v	/^    input rx_locked;$/;"	p	module:stratixiii_lvds_rx_channel
rx_locked	sim/tb/altera_mf.v	/^    output rx_locked;$/;"	p	module:altlvds_rx
rx_locked_int	sim/tb/altera_mf.v	/^    wire rx_locked_int;$/;"	n	module:altlvds_rx
rx_out	sim/tb/altera_mf.v	/^    output [REGISTER_WIDTH -1: 0] rx_out;$/;"	p	module:altlvds_rx
rx_out	sim/tb/altera_mf.v	/^    output [REGISTER_WIDTH -1: 0] rx_out;$/;"	p	module:flexible_lvds_rx
rx_out	sim/tb/altera_mf.v	/^    output [REGISTER_WIDTH -1: 0] rx_out;$/;"	p	module:stratix_lvds_rx
rx_out	sim/tb/altera_mf.v	/^    output [REGISTER_WIDTH -1: 0] rx_out;$/;"	p	module:stratixgx_dpa_lvds_rx
rx_out	sim/tb/altera_mf.v	/^    output [REGISTER_WIDTH -1: 0] rx_out;$/;"	p	module:stratixii_lvds_rx
rx_out	sim/tb/altera_mf.v	/^    output [REGISTER_WIDTH -1: 0] rx_out;$/;"	p	module:stratixiii_lvds_rx
rx_out	sim/tb/altera_mf.v	/^    output [deserialization_factor -1: 0] rx_out;$/;"	p	module:stratixiii_lvds_rx_channel
rx_out	sim/tb/altera_mf.v	/^    output rx_out;$/;"	p	module:stratixiii_lvds_rx_dpa
rx_out	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out;$/;"	r	module:stratixii_lvds_rx
rx_out	sim/tb/altera_mf.v	/^    reg rx_out;$/;"	r	module:stratixiii_lvds_rx_dpa
rx_out	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] rx_out;$/;"	n	module:flexible_lvds_rx
rx_out_hold	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out_hold;$/;"	r	module:stratix_lvds_rx
rx_out_int	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 : 0] rx_out_int;$/;"	r	module:stratixiii_lvds_rx_channel
rx_out_int	sim/tb/altera_mf.v	/^    reg rx_out_int;$/;"	r	module:stratixiii_lvds_rx_dpa
rx_out_int	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] rx_out_int;$/;"	n	module:altlvds_rx
rx_out_int	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] rx_out_int;$/;"	n	module:flexible_lvds_rx
rx_out_int	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] rx_out_int;$/;"	n	module:stratixgx_dpa_lvds_rx
rx_out_odd	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out_odd;$/;"	r	module:flexible_lvds_rx
rx_out_odd_mode	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out_odd_mode;$/;"	r	module:flexible_lvds_rx
rx_out_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out_reg;$/;"	r	module:altlvds_rx
rx_out_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out_reg;$/;"	r	module:flexible_lvds_rx
rx_out_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out_reg;$/;"	r	module:stratixgx_dpa_lvds_rx
rx_out_reg	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1: 0]  rx_out_reg;$/;"	r	module:stratixiii_lvds_rx_channel
rx_outclk_int	sim/tb/altera_mf.v	/^    wire rx_outclk_int;$/;"	n	module:altlvds_rx
rx_outclock	sim/tb/altera_mf.v	/^    output rx_outclock;$/;"	p	module:altlvds_rx
rx_outclock_resource	sim/tb/altera_mf.v	/^    parameter rx_outclock_resource = "auto";$/;"	c	module:MF_stratix_pll
rx_parallel_load_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_parallel_load_reg;$/;"	r	module:altlvds_rx
rx_parallel_load_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_parallel_load_reg;$/;"	r	module:stratix_lvds_rx
rx_parallel_load_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_parallel_load_reg;$/;"	r	module:stratixgx_dpa_lvds_rx
rx_pll_enable	sim/tb/altera_mf.v	/^    input rx_pll_enable;$/;"	p	module:altlvds_rx
rx_pll_enable	sim/tb/altera_mf.v	/^    tri1 rx_pll_enable;$/;"	n	module:altlvds_rx
rx_readclock	sim/tb/altera_mf.v	/^    input rx_readclock;$/;"	p	module:altlvds_rx
rx_reg_clk	sim/tb/altera_mf.v	/^    wire [number_of_channels -1 : 0] rx_reg_clk;$/;"	n	module:altlvds_rx
rx_reg_clk	sim/tb/altera_mf.v	/^    wire rx_reg_clk;$/;"	n	module:stratixiii_lvds_rx_channel
rx_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_reset;$/;"	p	module:altlvds_rx
rx_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_reset;$/;"	p	module:stratixgx_dpa_lvds_rx
rx_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_reset;$/;"	p	module:stratixii_lvds_rx
rx_reset	sim/tb/altera_mf.v	/^    input [number_of_channels -1 :0] rx_reset;$/;"	p	module:stratixiii_lvds_rx
rx_reset	sim/tb/altera_mf.v	/^    input rx_reset;$/;"	p	module:stratixiii_lvds_rx_channel
rx_reset	sim/tb/altera_mf.v	/^    tri0 rx_reset;$/;"	n	module:stratixiii_lvds_rx_channel
rx_reset	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_reset;$/;"	n	module:altlvds_rx
rx_reset	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_reset;$/;"	n	module:stratixgx_dpa_lvds_rx
rx_reset	sim/tb/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_reset;$/;"	n	module:stratixii_lvds_rx
rx_shift_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_shift_reg;$/;"	r	module:altlvds_rx
rx_shift_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_shift_reg;$/;"	r	module:flexible_lvds_rx
rx_shift_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_shift_reg;$/;"	r	module:stratix_lvds_rx
rx_shift_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_shift_reg;$/;"	r	module:stratixgx_dpa_lvds_rx
rx_shift_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_shift_reg;$/;"	r	module:stratixii_lvds_rx
rx_shift_reg	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 : 0] rx_shift_reg;$/;"	r	module:stratixiii_lvds_rx_channel
rx_shift_reg1	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_shift_reg1;$/;"	r	module:flexible_lvds_rx
rx_shift_reg2	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_shift_reg2;$/;"	r	module:flexible_lvds_rx
rx_slowclk	sim/tb/altera_mf.v	/^    input rx_slowclk;$/;"	p	module:flexible_lvds_rx
rx_slowclk	sim/tb/altera_mf.v	/^    input rx_slowclk;$/;"	p	module:stratixgx_dpa_lvds_rx
rx_slowclk	sim/tb/altera_mf.v	/^    input rx_slowclk;$/;"	p	module:stratixiii_lvds_rx
rx_slowclk	sim/tb/altera_mf.v	/^    input rx_slowclk;$/;"	p	module:stratixiii_lvds_rx_channel
rx_slowclk	sim/tb/altera_mf.v	/^    wire rx_slowclk;$/;"	n	module:altlvds_rx
rx_slowclk_pre	sim/tb/altera_mf.v	/^    reg rx_slowclk_pre;$/;"	r	module:flexible_lvds_rx
rx_sync_reg1	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg1;$/;"	r	module:flexible_lvds_rx
rx_sync_reg1_buf1	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg1_buf1;$/;"	r	module:flexible_lvds_rx
rx_sync_reg1_buf1_pipe	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg1_buf1_pipe;$/;"	r	module:flexible_lvds_rx
rx_sync_reg1_buf2	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg1_buf2;$/;"	r	module:flexible_lvds_rx
rx_sync_reg1_buf2_pipe	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg1_buf2_pipe;$/;"	r	module:flexible_lvds_rx
rx_sync_reg2	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg2;$/;"	r	module:flexible_lvds_rx
rx_sync_reg2_buf1	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg2_buf1;$/;"	r	module:flexible_lvds_rx
rx_sync_reg2_buf2	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg2_buf2;$/;"	r	module:flexible_lvds_rx
rx_syncclk	sim/tb/altera_mf.v	/^    input rx_syncclk;$/;"	p	module:flexible_lvds_rx
rx_syncclock	sim/tb/altera_mf.v	/^    input rx_syncclock;$/;"	p	module:altlvds_rx
rxpdat1	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] rxpdat1;$/;"	n	module:stratixgx_dpa_lvds_rx
rxpdat2	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rxpdat2;$/;"	r	module:stratixgx_dpa_lvds_rx
rxpdat3	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rxpdat3;$/;"	r	module:stratixgx_dpa_lvds_rx
rxpdatout	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rxpdatout;$/;"	r	module:stratixgx_dpa_lvds_rx
s	sim/tb/altera_mf.v	/^        input [8*16:1] s;$/;"	p	function:dcfifo_low_latency.str_to_int
s	sim/tb/altera_mf.v	/^    input [8*16:1] s;$/;"	p	function:MF_cycloneiii_pll.get_int_phase_shift
s	sim/tb/altera_mf.v	/^    input [8*16:1] s;$/;"	p	function:MF_cycloneiii_pll.str2int
s	sim/tb/altera_mf.v	/^    input [8*16:1] s;$/;"	p	function:MF_cycloneiiigl_pll.get_int_phase_shift
s	sim/tb/altera_mf.v	/^    input [8*16:1] s;$/;"	p	function:MF_cycloneiiigl_pll.str2int
s	sim/tb/altera_mf.v	/^    input [8*16:1] s;$/;"	p	function:MF_stratix_pll.get_int_phase_shift
s	sim/tb/altera_mf.v	/^    input [8*16:1] s;$/;"	p	function:MF_stratix_pll.str2int
s	sim/tb/altera_mf.v	/^    input [8*16:1] s;$/;"	p	function:MF_stratixii_pll.get_int_phase_shift
s	sim/tb/altera_mf.v	/^    input [8*16:1] s;$/;"	p	function:MF_stratixii_pll.str2int
s	sim/tb/altera_mf.v	/^    input [8*16:1] s;$/;"	p	function:MF_stratixiii_pll.get_int_phase_shift
s	sim/tb/altera_mf.v	/^    input [8*16:1] s;$/;"	p	function:MF_stratixiii_pll.str2int
s	sim/tb/altera_mf.v	/^input [8*16:1] s;$/;"	p	function:altclklock.time_delay
s3_address_aclr_a	sim/tb/altera_mf.v	/^   parameter s3_address_aclr_a =  ((family_has_stratixv_style_ram || family_stratixiii) && (is_l/;"	c	module:altsyncram
s3_address_aclr_b	sim/tb/altera_mf.v	/^   parameter s3_address_aclr_b =  ((family_has_stratixv_style_ram || family_stratixiii) && (is_l/;"	c	module:altsyncram
safe_mode_halt	sim/tb/altera_mf.v	/^    parameter    safe_mode_halt    =    0;$/;"	c	module:altparallel_flash_loader
safe_mode_retry	sim/tb/altera_mf.v	/^    parameter    safe_mode_retry    =    1;$/;"	c	module:altparallel_flash_loader
safe_mode_revert	sim/tb/altera_mf.v	/^    parameter    safe_mode_revert    =    0;$/;"	c	module:altparallel_flash_loader
safe_mode_revert_addr	sim/tb/altera_mf.v	/^    parameter    safe_mode_revert_addr    =    0;$/;"	c	module:altparallel_flash_loader
same_clock_pulse0	sim/tb/altera_mf.v	/^    reg same_clock_pulse0;$/;"	r	module:altsyncram
same_clock_pulse1	sim/tb/altera_mf.v	/^    reg same_clock_pulse1;$/;"	r	module:altsyncram
sample_length	sim/tb/altera_mf.v	/^	parameter sample_length		= 8'd0;$/;"	c	module:alt_cal_mm
sample_length	sim/tb/altera_mf.v	/^        parameter sample_length = 8'd100;$/;"	c	module:alt_cal_av
sample_length	sim/tb/altera_mf.v	/^        parameter sample_length = 8'd100;$/;"	c	module:alt_cal_sv
sample_tb	sim/tb/altera_mf.v	/^	parameter sample_tb		= 5'd9;$/;"	c	module:alt_cal_mm
sat_all_bit_cnt	sim/tb/altera_mf.v	/^    integer sat_all_bit_cnt;$/;"	r	module:altmult_add
sat_bit_cnt	sim/tb/altera_mf.v	/^    integer sat_bit_cnt;$/;"	r	module:altmult_add
sat_bits_or	sim/tb/altera_mf.v	/^    reg sat_bits_or;$/;"	r	module:altmult_add
sat_block_result	sim/tb/altera_mf.v	/^    reg [2*int_width_result - 1: 0] sat_block_result;$/;"	r	module:altmult_add
sat_for_ini	sim/tb/altera_mf.v	/^    parameter sat_for_ini = ((multiplier_saturation == "NO") && (accumulator_saturation == "NO")/;"	c	module:altmult_accum
sat_ini_value	sim/tb/altera_mf.v	/^    parameter sat_ini_value = (((multiplier01_saturation == "NO") && (multiplier23_saturation ==/;"	c	module:altmult_add
sat_msb	sim/tb/altera_mf.v	/^    parameter sat_msb = (int_width_a + int_width_b - 1);$/;"	c	module:altmult_add
saturation_position	sim/tb/altera_mf.v	/^    parameter saturation_position = (output_saturation != "NO") ? (chainout_saturation == "NO")?/;"	c	module:altmult_add
scale_num	sim/tb/altera_mf.v	/^    function integer scale_num;$/;"	f	module:MF_cycloneiii_pll
scale_num	sim/tb/altera_mf.v	/^    function integer scale_num;$/;"	f	module:MF_cycloneiiigl_pll
scale_num	sim/tb/altera_mf.v	/^    function integer scale_num;$/;"	f	module:MF_stratix_pll
scale_num	sim/tb/altera_mf.v	/^    function integer scale_num;$/;"	f	module:MF_stratixii_pll
scale_num	sim/tb/altera_mf.v	/^    function integer scale_num;$/;"	f	module:MF_stratixiii_pll
scan_chain	sim/tb/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_m/;"	p	function:MF_stratix_pll.slowest_clk
scan_chain	sim/tb/altera_mf.v	/^    parameter scan_chain = "long";$/;"	c	module:MF_stratix_pll
scan_chain	sim/tb/altera_mf.v	/^    reg [8*5:1] scan_chain;$/;"	r	function:MF_stratix_pll.slowest_clk
scan_chain	sim/tb/altera_mf.v	/^parameter   scan_chain                = "LONG";$/;"	c	module:altpll
scan_chain_length	sim/tb/altera_mf.v	/^    integer scan_chain_length;$/;"	r	module:MF_cycloneiii_pll
scan_chain_length	sim/tb/altera_mf.v	/^    integer scan_chain_length;$/;"	r	module:MF_cycloneiiigl_pll
scan_chain_length	sim/tb/altera_mf.v	/^    integer scan_chain_length;$/;"	r	module:MF_stratix_pll
scan_chain_length	sim/tb/altera_mf.v	/^    integer scan_chain_length;$/;"	r	module:MF_stratixii_pll
scan_chain_length	sim/tb/altera_mf.v	/^    integer scan_chain_length;$/;"	r	module:MF_stratixiii_pll
scan_chain_mif_file	sim/tb/altera_mf.v	/^    parameter scan_chain_mif_file = "";$/;"	c	module:MF_stratix_pll
scan_chain_mif_file	sim/tb/altera_mf.v	/^    parameter scan_chain_mif_file = "";$/;"	c	module:MF_stratixii_pll
scan_chain_mif_file	sim/tb/altera_mf.v	/^parameter scan_chain_mif_file = ""; $/;"	c	module:MF_cycloneiii_pll
scan_chain_mif_file	sim/tb/altera_mf.v	/^parameter scan_chain_mif_file = ""; $/;"	c	module:MF_cycloneiiigl_pll
scan_chain_mif_file	sim/tb/altera_mf.v	/^parameter scan_chain_mif_file = ""; $/;"	c	module:MF_stratixiii_pll
scan_chain_mif_file	sim/tb/altera_mf.v	/^parameter scan_chain_mif_file = "UNUSED";$/;"	c	module:altpll
scan_data	sim/tb/altera_mf.v	/^    reg [-1:142]  scan_data;$/;"	r	module:MF_cycloneiii_pll
scan_data	sim/tb/altera_mf.v	/^    reg [-1:142]  scan_data;$/;"	r	module:MF_cycloneiiigl_pll
scan_data	sim/tb/altera_mf.v	/^    reg [-1:232] scan_data;$/;"	r	module:MF_stratixiii_pll
scan_data	sim/tb/altera_mf.v	/^    reg [173:0] scan_data;$/;"	r	module:MF_stratixii_pll
scan_data	sim/tb/altera_mf.v	/^    reg [288:0] scan_data;$/;"	r	module:MF_stratix_pll
scan_length	sim/tb/altera_mf.v	/^    reg [ `DEFAULT_SCAN_LENGTH - 1 : 0 ]    scan_length;$/;"	r	module:signal_gen
scan_time	sim/tb/altera_mf.v	/^    reg [ `DEFAULT_SCAN_LENGTH - 1 : 0 ]    scan_time;$/;"	r	module:signal_gen
scan_type	sim/tb/altera_mf.v	/^    reg [ `TYPE_SCAN_LENGTH : 0 ]           scan_type;$/;"	r	module:signal_gen
scan_values	sim/tb/altera_mf.v	/^    reg [ sld_node_total_length  - 1 : 0 ]  scan_values;$/;"	r	module:signal_gen
scanaclr	sim/tb/altera_mf.v	/^    input scanaclr;$/;"	p	module:MF_stratix_pll
scanaclr	sim/tb/altera_mf.v	/^input       scanaclr;$/;"	p	module:altpll
scanaclr_falling_time	sim/tb/altera_mf.v	/^    time    scanaclr_falling_time;$/;"	r	module:MF_stratix_pll
scanaclr_ipd	sim/tb/altera_mf.v	/^    wire scanaclr_ipd;$/;"	n	module:MF_stratix_pll
scanaclr_last_value	sim/tb/altera_mf.v	/^    reg scanaclr_last_value;$/;"	r	module:MF_stratix_pll
scanaclr_rising_time	sim/tb/altera_mf.v	/^    time    scanaclr_rising_time;$/;"	r	module:MF_stratix_pll
scanclk	sim/tb/altera_mf.v	/^    input scanclk;$/;"	p	module:MF_cycloneiii_pll
scanclk	sim/tb/altera_mf.v	/^    input scanclk;$/;"	p	module:MF_cycloneiiigl_pll
scanclk	sim/tb/altera_mf.v	/^    input scanclk;$/;"	p	module:MF_stratix_pll
scanclk	sim/tb/altera_mf.v	/^    input scanclk;$/;"	p	module:MF_stratixii_pll
scanclk	sim/tb/altera_mf.v	/^    input scanclk;$/;"	p	module:MF_stratixiii_pll
scanclk	sim/tb/altera_mf.v	/^input       scanclk;$/;"	p	module:altpll
scanclk_cycles	sim/tb/altera_mf.v	/^    integer scanclk_cycles;$/;"	r	module:MF_cycloneiii_pll
scanclk_cycles	sim/tb/altera_mf.v	/^    integer scanclk_cycles;$/;"	r	module:MF_cycloneiiigl_pll
scanclk_cycles	sim/tb/altera_mf.v	/^    integer scanclk_cycles;$/;"	r	module:MF_stratixii_pll
scanclk_cycles	sim/tb/altera_mf.v	/^    integer scanclk_cycles;$/;"	r	module:MF_stratixiii_pll
scanclk_ipd	sim/tb/altera_mf.v	/^    wire scanclk_ipd;$/;"	n	module:MF_cycloneiiigl_pll
scanclk_ipd	sim/tb/altera_mf.v	/^    wire scanclk_ipd;$/;"	n	module:MF_stratix_pll
scanclk_ipd	sim/tb/altera_mf.v	/^    wire scanclk_ipd;$/;"	n	module:MF_stratixii_pll
scanclk_last_rising_edge	sim/tb/altera_mf.v	/^    time    scanclk_last_rising_edge;$/;"	r	module:MF_cycloneiii_pll
scanclk_last_rising_edge	sim/tb/altera_mf.v	/^    time    scanclk_last_rising_edge;$/;"	r	module:MF_cycloneiiigl_pll
scanclk_last_rising_edge	sim/tb/altera_mf.v	/^    time    scanclk_last_rising_edge;$/;"	r	module:MF_stratixii_pll
scanclk_last_rising_edge	sim/tb/altera_mf.v	/^    time    scanclk_last_rising_edge;$/;"	r	module:MF_stratixiii_pll
scanclk_last_value	sim/tb/altera_mf.v	/^    reg scanclk_last_value;$/;"	r	module:MF_cycloneiii_pll
scanclk_last_value	sim/tb/altera_mf.v	/^    reg scanclk_last_value;$/;"	r	module:MF_cycloneiiigl_pll
scanclk_last_value	sim/tb/altera_mf.v	/^    reg scanclk_last_value;$/;"	r	module:MF_stratix_pll
scanclk_last_value	sim/tb/altera_mf.v	/^    reg scanclk_last_value;$/;"	r	module:MF_stratixii_pll
scanclk_last_value	sim/tb/altera_mf.v	/^    reg scanclk_last_value;$/;"	r	module:MF_stratixiii_pll
scanclk_period	sim/tb/altera_mf.v	/^    integer scanclk_period;$/;"	r	module:MF_cycloneiii_pll
scanclk_period	sim/tb/altera_mf.v	/^    integer scanclk_period;$/;"	r	module:MF_cycloneiiigl_pll
scanclk_period	sim/tb/altera_mf.v	/^    integer scanclk_period;$/;"	r	module:MF_stratixii_pll
scanclk_period	sim/tb/altera_mf.v	/^    integer scanclk_period;$/;"	r	module:MF_stratixiii_pll
scanclk_pulldown	sim/tb/altera_mf.v	/^tri0 scanclk_pulldown;$/;"	n	module:altpll
scanclkena	sim/tb/altera_mf.v	/^    input scanclkena;$/;"	p	module:MF_cycloneiii_pll
scanclkena	sim/tb/altera_mf.v	/^    input scanclkena;$/;"	p	module:MF_cycloneiiigl_pll
scanclkena	sim/tb/altera_mf.v	/^    input scanclkena;$/;"	p	module:MF_stratixiii_pll
scanclkena	sim/tb/altera_mf.v	/^input       scanclkena;$/;"	p	module:altpll
scanclkena_ipd	sim/tb/altera_mf.v	/^    wire scanclkena_ipd;$/;"	n	module:MF_cycloneiiigl_pll
scanclkena_pullup	sim/tb/altera_mf.v	/^tri1 scanclkena_pullup;$/;"	n	module:altpll
scanclkena_reg	sim/tb/altera_mf.v	/^    reg scanclkena_reg; \/\/ register scanclkena on negative edge of scanclk$/;"	r	module:MF_cycloneiii_pll
scanclkena_reg	sim/tb/altera_mf.v	/^    reg scanclkena_reg; \/\/ register scanclkena on negative edge of scanclk$/;"	r	module:MF_cycloneiiigl_pll
scanclkena_reg	sim/tb/altera_mf.v	/^    reg scanclkena_reg; \/\/ register scanclkena on negative edge of scanclk$/;"	r	module:MF_stratixiii_pll
scanclr_clk_violation	sim/tb/altera_mf.v	/^    reg scanclr_clk_violation;$/;"	r	module:MF_stratix_pll
scanclr_pulldown	sim/tb/altera_mf.v	/^tri0 scanclr_pulldown;$/;"	n	module:altpll
scanclr_violation	sim/tb/altera_mf.v	/^    reg scanclr_violation;$/;"	r	module:MF_stratix_pll
scandata	sim/tb/altera_mf.v	/^    input scandata;$/;"	p	module:MF_cycloneiii_pll
scandata	sim/tb/altera_mf.v	/^    input scandata;$/;"	p	module:MF_cycloneiiigl_pll
scandata	sim/tb/altera_mf.v	/^    input scandata;$/;"	p	module:MF_stratix_pll
scandata	sim/tb/altera_mf.v	/^    input scandata;$/;"	p	module:MF_stratixii_pll
scandata	sim/tb/altera_mf.v	/^    input scandata;$/;"	p	module:MF_stratixiii_pll
scandata	sim/tb/altera_mf.v	/^input       scandata;$/;"	p	module:altpll
scandata_in	sim/tb/altera_mf.v	/^    reg scandata_in, scandata_out; \/\/ hold scan data in negative-edge triggered ff (on either /;"	r	module:MF_cycloneiii_pll
scandata_in	sim/tb/altera_mf.v	/^    reg scandata_in, scandata_out; \/\/ hold scan data in negative-edge triggered ff (on either /;"	r	module:MF_cycloneiiigl_pll
scandata_in	sim/tb/altera_mf.v	/^    reg scandata_in, scandata_out; \/\/ hold scan data in negative-edge triggered ff (on either /;"	r	module:MF_stratixiii_pll
scandata_ipd	sim/tb/altera_mf.v	/^    wire scandata_ipd;$/;"	n	module:MF_cycloneiiigl_pll
scandata_ipd	sim/tb/altera_mf.v	/^    wire scandata_ipd;$/;"	n	module:MF_stratix_pll
scandata_ipd	sim/tb/altera_mf.v	/^    wire scandata_ipd;$/;"	n	module:MF_stratixii_pll
scandata_out	sim/tb/altera_mf.v	/^    reg scandata_in, scandata_out; \/\/ hold scan data in negative-edge triggered ff (on either /;"	r	module:MF_cycloneiii_pll
scandata_out	sim/tb/altera_mf.v	/^    reg scandata_in, scandata_out; \/\/ hold scan data in negative-edge triggered ff (on either /;"	r	module:MF_cycloneiiigl_pll
scandata_out	sim/tb/altera_mf.v	/^    reg scandata_in, scandata_out; \/\/ hold scan data in negative-edge triggered ff (on either /;"	r	module:MF_stratixiii_pll
scandata_pulldown	sim/tb/altera_mf.v	/^tri0 scandata_pulldown;$/;"	n	module:altpll
scandataout	sim/tb/altera_mf.v	/^    output scandataout;$/;"	p	module:MF_cycloneiii_pll
scandataout	sim/tb/altera_mf.v	/^    output scandataout;$/;"	p	module:MF_cycloneiiigl_pll
scandataout	sim/tb/altera_mf.v	/^    output scandataout;$/;"	p	module:MF_stratix_pll
scandataout	sim/tb/altera_mf.v	/^    output scandataout;$/;"	p	module:MF_stratixii_pll
scandataout	sim/tb/altera_mf.v	/^    output scandataout;$/;"	p	module:MF_stratixiii_pll
scandataout	sim/tb/altera_mf.v	/^output        scandataout;$/;"	p	module:altpll
scandataout_tmp	sim/tb/altera_mf.v	/^    reg scandataout_tmp;$/;"	r	module:MF_stratix_pll
scandataout_tmp	sim/tb/altera_mf.v	/^    wire scandataout_tmp;$/;"	n	module:MF_cycloneiii_pll
scandataout_tmp	sim/tb/altera_mf.v	/^    wire scandataout_tmp;$/;"	n	module:MF_cycloneiiigl_pll
scandataout_tmp	sim/tb/altera_mf.v	/^    wire scandataout_tmp;$/;"	n	module:MF_stratixii_pll
scandataout_tmp	sim/tb/altera_mf.v	/^    wire scandataout_tmp;$/;"	n	module:MF_stratixiii_pll
scandataout_trigger	sim/tb/altera_mf.v	/^    reg scandataout_trigger;$/;"	r	module:MF_stratix_pll
scandataout_wire	sim/tb/altera_mf.v	/^wire scandataout_wire;$/;"	n	module:altpll
scandone	sim/tb/altera_mf.v	/^    output scandone;$/;"	p	module:MF_cycloneiii_pll
scandone	sim/tb/altera_mf.v	/^    output scandone;$/;"	p	module:MF_cycloneiiigl_pll
scandone	sim/tb/altera_mf.v	/^    output scandone;$/;"	p	module:MF_stratixii_pll
scandone	sim/tb/altera_mf.v	/^    output scandone;$/;"	p	module:MF_stratixiii_pll
scandone	sim/tb/altera_mf.v	/^output        scandone;$/;"	p	module:altpll
scandone_tmp	sim/tb/altera_mf.v	/^    reg scandone_tmp;$/;"	r	module:MF_cycloneiii_pll
scandone_tmp	sim/tb/altera_mf.v	/^    reg scandone_tmp;$/;"	r	module:MF_cycloneiiigl_pll
scandone_tmp	sim/tb/altera_mf.v	/^    reg scandone_tmp;$/;"	r	module:MF_stratixii_pll
scandone_tmp	sim/tb/altera_mf.v	/^    reg scandone_tmp;$/;"	r	module:MF_stratixiii_pll
scandone_tmp_last_value	sim/tb/altera_mf.v	/^    reg scandone_tmp_last_value;$/;"	r	module:MF_stratixii_pll
scandone_wire	sim/tb/altera_mf.v	/^wire scandone_wire;$/;"	n	module:altpll
scanina	sim/tb/altera_mf.v	/^    input [width_a -1 : 0] scanina;$/;"	p	module:altmult_accum
scanina	sim/tb/altera_mf.v	/^    input [width_a -1 : 0] scanina;$/;"	p	module:altmult_add
scanina	sim/tb/altera_mf.v	/^    tri0 [width_a -1 : 0] scanina;$/;"	n	module:altmult_accum
scanina_z	sim/tb/altera_mf.v	/^    tri0  [int_width_a - 1 : 0] scanina_z;$/;"	n	module:altmult_add
scaninb	sim/tb/altera_mf.v	/^    input [width_b -1 : 0] scaninb;$/;"	p	module:altmult_accum
scaninb	sim/tb/altera_mf.v	/^    input [width_b -1 : 0] scaninb;$/;"	p	module:altmult_add
scaninb	sim/tb/altera_mf.v	/^    tri0 [width_b -1 : 0] scaninb;$/;"	n	module:altmult_accum
scaninb_z	sim/tb/altera_mf.v	/^    tri0  [int_width_b - 1 : 0] scaninb_z;$/;"	n	module:altmult_add
scanouta	sim/tb/altera_mf.v	/^    output [width_a -1 : 0] scanouta;$/;"	p	module:altmult_accum
scanouta	sim/tb/altera_mf.v	/^    output [width_a -1 : 0] scanouta;$/;"	p	module:altmult_add
scanouta	sim/tb/altera_mf.v	/^    wire [int_width_a -1 : 0] scanouta;$/;"	n	module:altmult_add
scanouta	sim/tb/altera_mf.v	/^    wire [width_a -1 : 0] scanouta;$/;"	n	module:altmult_accum
scanouta_aclr	sim/tb/altera_mf.v	/^    parameter scanouta_aclr = "NONE";$/;"	c	module:altmult_add
scanouta_reg	sim/tb/altera_mf.v	/^    reg [int_width_a -1 : 0] scanouta_reg;$/;"	r	module:altmult_add
scanouta_reg_wire_clk	sim/tb/altera_mf.v	/^    wire scanouta_reg_wire_clk;$/;"	n	module:altmult_add
scanouta_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 scanouta_reg_wire_clr;$/;"	n	module:altmult_add
scanouta_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 scanouta_reg_wire_en;$/;"	n	module:altmult_add
scanouta_register	sim/tb/altera_mf.v	/^    parameter scanouta_register = "UNREGISTERED";$/;"	c	module:altmult_add
scanouta_wire	sim/tb/altera_mf.v	/^    wire [int_width_a -1 : 0] scanouta_wire;$/;"	n	module:altmult_add
scanoutb	sim/tb/altera_mf.v	/^    output [width_b -1 : 0] scanoutb;$/;"	p	module:altmult_accum
scanoutb	sim/tb/altera_mf.v	/^    output [width_b -1 : 0] scanoutb;$/;"	p	module:altmult_add
scanoutb	sim/tb/altera_mf.v	/^    wire [int_width_b -1 : 0] scanoutb; $/;"	n	module:altmult_add
scanoutb	sim/tb/altera_mf.v	/^    wire [width_b -1 : 0] scanoutb;$/;"	n	module:altmult_accum
scanread	sim/tb/altera_mf.v	/^    input scanread;$/;"	p	module:MF_stratixii_pll
scanread	sim/tb/altera_mf.v	/^input       scanread;$/;"	p	module:altpll
scanread_active_edge	sim/tb/altera_mf.v	/^    time    scanread_active_edge;$/;"	r	module:MF_cycloneiii_pll
scanread_active_edge	sim/tb/altera_mf.v	/^    time    scanread_active_edge;$/;"	r	module:MF_cycloneiiigl_pll
scanread_active_edge	sim/tb/altera_mf.v	/^    time    scanread_active_edge;$/;"	r	module:MF_stratixii_pll
scanread_active_edge	sim/tb/altera_mf.v	/^    time    scanread_active_edge;$/;"	r	module:MF_stratixiii_pll
scanread_ipd	sim/tb/altera_mf.v	/^    wire scanread_ipd;$/;"	n	module:MF_stratixii_pll
scanread_pulldown	sim/tb/altera_mf.v	/^tri0 scanread_pulldown;$/;"	n	module:altpll
scanread_reg	sim/tb/altera_mf.v	/^    reg scanread_reg;$/;"	r	module:MF_stratixii_pll
scanread_setup_violation	sim/tb/altera_mf.v	/^    reg scanread_setup_violation;$/;"	r	module:MF_cycloneiii_pll
scanread_setup_violation	sim/tb/altera_mf.v	/^    reg scanread_setup_violation;$/;"	r	module:MF_cycloneiiigl_pll
scanread_setup_violation	sim/tb/altera_mf.v	/^    reg scanread_setup_violation;$/;"	r	module:MF_stratixii_pll
scanread_setup_violation	sim/tb/altera_mf.v	/^    reg scanread_setup_violation;$/;"	r	module:MF_stratixiii_pll
scanwrite	sim/tb/altera_mf.v	/^    input scanwrite;$/;"	p	module:MF_stratixii_pll
scanwrite	sim/tb/altera_mf.v	/^input       scanwrite;$/;"	p	module:altpll
scanwrite_enabled	sim/tb/altera_mf.v	/^    reg scanwrite_enabled;$/;"	r	module:MF_stratixii_pll
scanwrite_ipd	sim/tb/altera_mf.v	/^    wire scanwrite_ipd;$/;"	n	module:MF_stratixii_pll
scanwrite_last_value	sim/tb/altera_mf.v	/^    reg scanwrite_last_value;$/;"	r	module:MF_stratixii_pll
scanwrite_pulldown	sim/tb/altera_mf.v	/^tri0 scanwrite_pulldown;$/;"	n	module:altpll
scanwrite_reg	sim/tb/altera_mf.v	/^    reg scanwrite_reg;$/;"	r	module:MF_stratixii_pll
scein	sim/tb/altera_mf.v	/^    input    scein;$/;"	p	module:altserial_flash_loader
scfifo	sim/tb/altera_mf.v	/^module scfifo ( data, $/;"	m
sched_time	sim/tb/altera_mf.v	/^    integer sched_time;$/;"	r	module:MF_cycloneiii_pll
sched_time	sim/tb/altera_mf.v	/^    integer sched_time;$/;"	r	module:MF_stratix_pll
sched_time	sim/tb/altera_mf.v	/^    integer sched_time;$/;"	r	module:MF_stratixii_pll
sched_time	sim/tb/altera_mf.v	/^    integer sched_time;$/;"	r	module:MF_stratixiii_pll
sched_time	sim/tb/altera_mf.v	/^    time sched_time;$/;"	r	module:MF_cycloneiiigl_pll
sched_time0	sim/tb/altera_mf.v	/^time sched_time0;$/;"	r	module:altclklock
sched_time1	sim/tb/altera_mf.v	/^time sched_time1;$/;"	r	module:altclklock
sched_time2	sim/tb/altera_mf.v	/^time sched_time2;$/;"	r	module:altclklock
sched_time_ext	sim/tb/altera_mf.v	/^time sched_time_ext;$/;"	r	module:altclklock
schedule_clk0	sim/tb/altera_mf.v	/^reg schedule_clk0;$/;"	r	module:altclklock
schedule_clk1	sim/tb/altera_mf.v	/^reg schedule_clk1;$/;"	r	module:altclklock
schedule_clk2	sim/tb/altera_mf.v	/^reg schedule_clk2;$/;"	r	module:altclklock
schedule_extclk	sim/tb/altera_mf.v	/^reg schedule_extclk;$/;"	r	module:altclklock
schedule_offset	sim/tb/altera_mf.v	/^    reg schedule_offset;$/;"	r	module:MF_stratix_pll
schedule_vco	sim/tb/altera_mf.v	/^    reg schedule_vco;$/;"	r	module:MF_cycloneiii_pll
schedule_vco	sim/tb/altera_mf.v	/^    reg schedule_vco;$/;"	r	module:MF_cycloneiiigl_pll
schedule_vco	sim/tb/altera_mf.v	/^    reg schedule_vco;$/;"	r	module:MF_stratix_pll
schedule_vco	sim/tb/altera_mf.v	/^    reg schedule_vco;$/;"	r	module:MF_stratixii_pll
schedule_vco	sim/tb/altera_mf.v	/^    reg schedule_vco;$/;"	r	module:MF_stratixiii_pll
schedule_vco_last_value	sim/tb/altera_mf.v	/^    reg schedule_vco_last_value;$/;"	r	module:MF_cycloneiii_pll
schedule_vco_last_value	sim/tb/altera_mf.v	/^    reg schedule_vco_last_value;$/;"	r	module:MF_cycloneiiigl_pll
schedule_vco_last_value	sim/tb/altera_mf.v	/^    reg schedule_vco_last_value;$/;"	r	module:MF_stratix_pll
schedule_vco_last_value	sim/tb/altera_mf.v	/^    reg schedule_vco_last_value;$/;"	r	module:MF_stratixii_pll
schedule_vco_last_value	sim/tb/altera_mf.v	/^    reg schedule_vco_last_value;$/;"	r	module:MF_stratixiii_pll
scl	rtl/ov5640/i2c_dri.v	/^          output  reg          scl        ,      \/\/ I2C的SCL时钟信号$/;"	p	module:i2c_dri
sclkout	sim/tb/altera_mf.v	/^    output [1:0] sclkout;$/;"	p	module:MF_stratixii_pll
sclkout0	sim/tb/altera_mf.v	/^    wire sclkout0;$/;"	n	module:MF_stratixii_pll
sclkout0	sim/tb/altera_mf.v	/^output        sclkout0;$/;"	p	module:altpll
sclkout0_phase_shift	sim/tb/altera_mf.v	/^    parameter sclkout0_phase_shift = "0";$/;"	c	module:MF_stratixii_pll
sclkout0_phase_shift	sim/tb/altera_mf.v	/^parameter sclkout0_phase_shift = "0";$/;"	c	module:altpll
sclkout0_tmp	sim/tb/altera_mf.v	/^    reg sclkout0_tmp;$/;"	r	module:MF_stratixii_pll
sclkout0_wire	sim/tb/altera_mf.v	/^wire sclkout0_wire;$/;"	n	module:altpll
sclkout1	sim/tb/altera_mf.v	/^    wire sclkout1;$/;"	n	module:MF_stratixii_pll
sclkout1	sim/tb/altera_mf.v	/^output        sclkout1;$/;"	p	module:altpll
sclkout1_phase_shift	sim/tb/altera_mf.v	/^    parameter sclkout1_phase_shift = "0";$/;"	c	module:MF_stratixii_pll
sclkout1_phase_shift	sim/tb/altera_mf.v	/^parameter sclkout1_phase_shift = "0";$/;"	c	module:altpll
sclkout1_tmp	sim/tb/altera_mf.v	/^    reg sclkout1_tmp;$/;"	r	module:MF_stratixii_pll
sclkout1_wire	sim/tb/altera_mf.v	/^wire sclkout1_wire;$/;"	n	module:altpll
sclr	sim/tb/altera_mf.v	/^    input  sclr;$/;"	p	module:a_graycounter
sclr	sim/tb/altera_mf.v	/^    input  sclr;$/;"	p	module:scfifo
sclr	sim/tb/altera_mf.v	/^    tri0 sclr;$/;"	n	module:a_graycounter
sclr	sim/tb/altera_mf.v	/^input sclr;$/;"	p	module:altddio_bidir
sclr	sim/tb/altera_mf.v	/^input sclr;$/;"	p	module:altddio_in
sclr	sim/tb/altera_mf.v	/^input sclr;$/;"	p	module:altddio_out
sclr	sim/tb/altera_mf.v	/^tri0 sclr; \/\/ default sclr to 0$/;"	n	module:altddio_in
sclr	sim/tb/altera_mf.v	/^tri0 sclr; \/\/ default sclr to 0$/;"	n	module:altddio_out
sclr	sim/tb/altera_mf.v	/^tri0 sclr;$/;"	n	module:altddio_bidir
sda	rtl/ov5640/i2c_dri.v	/^          inout                sda        ,      \/\/ I2C的SDA信号$/;"	p	module:i2c_dri
sda_dir	rtl/ov5640/i2c_dri.v	/^reg            sda_dir     ;                     \/\/ I2C数据(SDA)方向控制$/;"	r	module:i2c_dri
sda_in	rtl/ov5640/i2c_dri.v	/^wire          sda_in      ;                      \/\/ SDA输入信号$/;"	n	module:i2c_dri
sda_out	rtl/ov5640/i2c_dri.v	/^reg            sda_out     ;                     \/\/ SDA输出信号$/;"	r	module:i2c_dri
sdoin	sim/tb/altera_mf.v	/^    input    sdoin;$/;"	p	module:altserial_flash_loader
sdr	sim/tb/sdr.v	/^module sdr (Dq, Addr, Ba, Clk, Cke, Cs_n, Ras_n, Cas_n, We_n, Dqm);$/;"	m
sdr.v	sim/tb/sdr.v	1;"	F
sdr_parameters.h	sim/tb/sdr_parameters.h	1;"	F
sdram_addr	rtl/dual_ov5640_lcd.v	/^    output [12:0] sdram_addr ,  \/\/SDRAM 地址$/;"	p	module:dual_ov5640_lcd
sdram_addr	rtl/sdram/sdram_cmd.v	/^    output reg [12:0] sdram_addr        \/\/SDRAM地址总线$/;"	p	module:sdram_cmd
sdram_addr	rtl/sdram/sdram_controller.v	/^    output [12:0] sdram_addr,       \/\/ SDRAM 地址总线$/;"	p	module:sdram_controller
sdram_addr	rtl/sdram/sdram_top.v	/^    output [12:0] sdram_addr,        \/\/SDRAM 行\/列地址$/;"	p	module:sdram_top
sdram_addr	sim/tb/sdram_tb.v	/^wire [12:0] sdram_addr;                   \/\/SDRAM ?\/???    $/;"	n	module:sdram_tb
sdram_ba	rtl/dual_ov5640_lcd.v	/^    output [1:0]  sdram_ba   ,  \/\/SDRAM Bank地址$/;"	p	module:dual_ov5640_lcd
sdram_ba	rtl/sdram/sdram_cmd.v	/^    output reg [ 1:0] sdram_ba,         \/\/SDRAM的L-Bank地址线$/;"	p	module:sdram_cmd
sdram_ba	rtl/sdram/sdram_controller.v	/^    output [ 1:0] sdram_ba,         \/\/ SDRAM L-Bank地址线$/;"	p	module:sdram_controller
sdram_ba	rtl/sdram/sdram_top.v	/^    output [ 1:0] sdram_ba,          \/\/SDRAM Bank地址$/;"	p	module:sdram_top
sdram_ba	sim/tb/sdram_tb.v	/^wire [ 1:0] sdram_ba;                     \/\/SDRAM Bank??    $/;"	n	module:sdram_tb
sdram_cas_n	rtl/dual_ov5640_lcd.v	/^    output        sdram_cas_n,  \/\/SDRAM 列有效$/;"	p	module:dual_ov5640_lcd
sdram_cas_n	rtl/sdram/sdram_cmd.v	/^    output            sdram_cas_n,      \/\/SDRAM列地址选通脉冲$/;"	p	module:sdram_cmd
sdram_cas_n	rtl/sdram/sdram_controller.v	/^    output        sdram_cas_n,      \/\/ SDRAM 列地址选通脉冲$/;"	p	module:sdram_controller
sdram_cas_n	rtl/sdram/sdram_top.v	/^    output        sdram_cas_n,       \/\/SDRAM 列有效$/;"	p	module:sdram_top
sdram_cas_n	sim/tb/sdram_tb.v	/^wire        sdram_cas_n;                  \/\/SDRAM ???    $/;"	n	module:sdram_tb
sdram_cke	rtl/dual_ov5640_lcd.v	/^    output        sdram_cke  ,  \/\/SDRAM 时钟有效$/;"	p	module:dual_ov5640_lcd
sdram_cke	rtl/sdram/sdram_cmd.v	/^    output            sdram_cke,        \/\/SDRAM时钟有效信号$/;"	p	module:sdram_cmd
sdram_cke	rtl/sdram/sdram_controller.v	/^    output        sdram_cke,        \/\/ SDRAM 时钟有效信号$/;"	p	module:sdram_controller
sdram_cke	rtl/sdram/sdram_top.v	/^    output        sdram_cke,         \/\/SDRAM 时钟有效$/;"	p	module:sdram_top
sdram_cke	sim/tb/sdram_tb.v	/^wire        sdram_cke;                    \/\/SDRAM ????    $/;"	n	module:sdram_tb
sdram_clk	rtl/dual_ov5640_lcd.v	/^    output        sdram_clk  ,  \/\/SDRAM 时钟$/;"	p	module:dual_ov5640_lcd
sdram_clk	rtl/sdram/sdram_top.v	/^    output        sdram_clk,         \/\/SDRAM 芯片时钟$/;"	p	module:sdram_top
sdram_clk	sim/tb/sdram_tb.v	/^wire        sdram_clk;                    \/\/SDRAM ????    $/;"	n	module:sdram_tb
sdram_cmd	rtl/sdram/sdram_cmd.v	/^module sdram_cmd($/;"	m
sdram_cmd.v	rtl/sdram/sdram_cmd.v	1;"	F
sdram_cmd_r	rtl/sdram/sdram_cmd.v	/^reg  [ 4:0] sdram_cmd_r;                \/\/SDRAM操作指令$/;"	r	module:sdram_cmd
sdram_controller	rtl/sdram/sdram_controller.v	/^module sdram_controller($/;"	m
sdram_controller.v	rtl/sdram/sdram_controller.v	1;"	F
sdram_cs_n	rtl/dual_ov5640_lcd.v	/^    output        sdram_cs_n ,  \/\/SDRAM 片选$/;"	p	module:dual_ov5640_lcd
sdram_cs_n	rtl/sdram/sdram_cmd.v	/^    output            sdram_cs_n,       \/\/SDRAM片选信号$/;"	p	module:sdram_cmd
sdram_cs_n	rtl/sdram/sdram_controller.v	/^    output        sdram_cs_n,       \/\/ SDRAM 片选信号$/;"	p	module:sdram_controller
sdram_cs_n	rtl/sdram/sdram_top.v	/^    output        sdram_cs_n,        \/\/SDRAM 片选$/;"	p	module:sdram_top
sdram_cs_n	sim/tb/sdram_tb.v	/^wire        sdram_cs_n;                   \/\/SDRAM ??    $/;"	n	module:sdram_tb
sdram_ctrl	rtl/sdram/sdram_ctrl.v	/^module sdram_ctrl($/;"	m
sdram_ctrl.v	rtl/sdram/sdram_ctrl.v	1;"	F
sdram_data	rtl/dual_ov5640_lcd.v	/^    inout  [15:0] sdram_data ,  \/\/SDRAM 数据    $/;"	p	module:dual_ov5640_lcd
sdram_data	rtl/sdram/sdram_controller.v	/^    inout  [15:0] sdram_data        \/\/ SDRAM 数据总线$/;"	p	module:sdram_controller
sdram_data	rtl/sdram/sdram_data.v	/^    inout   [15:0]    sdram_data        \/\/SDRAM数据总线$/;"	p	module:sdram_data
sdram_data	rtl/sdram/sdram_data.v	/^module sdram_data($/;"	m
sdram_data	rtl/sdram/sdram_top.v	/^    inout  [15:0] sdram_data,        \/\/SDRAM 数据$/;"	p	module:sdram_top
sdram_data	sim/tb/sdram_tb.v	/^wire [15:0] sdram_data;                   \/\/SDRAM ??    $/;"	n	module:sdram_tb
sdram_data.v	rtl/sdram/sdram_data.v	1;"	F
sdram_data_in	rtl/sdram/sdram_data.v	/^    input   [15:0]    sdram_data_in,    \/\/写入SDRAM中的数据$/;"	p	module:sdram_data
sdram_data_out	rtl/sdram/sdram_data.v	/^    output  [15:0]    sdram_data_out,   \/\/从SDRAM中读取的数据$/;"	p	module:sdram_data
sdram_din	rtl/sdram/new 1.v	/^    output     [15:0] sdram_din,         \/\/写入SDRAM中的数据 $/;"	p	module:sdram_fifo_ctrl
sdram_din	rtl/sdram/sdram_controller.v	/^    input  [15:0] sdram_din,        \/\/写入SDRAM的数据$/;"	p	module:sdram_controller
sdram_din	rtl/sdram/sdram_fifo_ctrl.v	/^    output     [15:0] sdram_din,         \/\/写入SDRAM中的数据 $/;"	p	module:sdram_fifo_ctrl
sdram_din	rtl/sdram/sdram_top.v	/^wire [15:0] sdram_din;              \/\/写入sdram中的数据$/;"	n	module:sdram_top
sdram_din0	rtl/sdram/new 1.v	/^wire [15:0] sdram_din0;$/;"	n	module:sdram_fifo_ctrl
sdram_din0	rtl/sdram/sdram_fifo_ctrl.v	/^wire  [15:0] sdram_din0\/*synthesis keep*\/;$/;"	n	module:sdram_fifo_ctrl
sdram_din1	rtl/sdram/new 1.v	/^wire [15:0] sdram_din1;$/;"	n	module:sdram_fifo_ctrl
sdram_din1	rtl/sdram/sdram_fifo_ctrl.v	/^wire  [15:0] sdram_din1\/*synthesis keep*\/;$/;"	n	module:sdram_fifo_ctrl
sdram_din_r	rtl/sdram/sdram_data.v	/^reg [15:0] sdram_din_r;                 \/\/寄存写入SDRAM中的数据$/;"	r	module:sdram_data
sdram_done	rtl/sdram/new 1.v	/^localparam sdram_done = 4'd1;           \/\/sdram初始化完成状态$/;"	c	module:sdram_fifo_ctrl
sdram_done	rtl/sdram/sdram_fifo_ctrl.v	/^localparam sdram_done = 4'd1;            \/\/sdram初始化完成状态$/;"	c	module:sdram_fifo_ctrl
sdram_dout	rtl/sdram/new 1.v	/^    input      [15:0] sdram_dout         \/\/从SDRAM中读出的数据 $/;"	p	module:sdram_fifo_ctrl
sdram_dout	rtl/sdram/sdram_controller.v	/^    output [15:0] sdram_dout,       \/\/从SDRAM读出的数据$/;"	p	module:sdram_controller
sdram_dout	rtl/sdram/sdram_fifo_ctrl.v	/^    input      [15:0] sdram_dout         \/\/从SDRAM中读出的数据 $/;"	p	module:sdram_fifo_ctrl
sdram_dout	rtl/sdram/sdram_top.v	/^wire [15:0] sdram_dout;             \/\/从sdram中读出的数据$/;"	n	module:sdram_top
sdram_dout0	rtl/sdram/new 1.v	/^wire [15:0] sdram_dout0;$/;"	n	module:sdram_fifo_ctrl
sdram_dout0	rtl/sdram/sdram_fifo_ctrl.v	/^wire [15:0]  sdram_dout0;                \/\/读端口FIFO0中读出数据$/;"	n	module:sdram_fifo_ctrl
sdram_dout1	rtl/sdram/new 1.v	/^wire [15:0] sdram_dout1;$/;"	n	module:sdram_fifo_ctrl
sdram_dout1	rtl/sdram/sdram_fifo_ctrl.v	/^wire [15:0]  sdram_dout1;                \/\/读端口FIFO1中读出数据$/;"	n	module:sdram_fifo_ctrl
sdram_dout_r	rtl/sdram/sdram_data.v	/^reg [15:0] sdram_dout_r;                \/\/寄存从SDRAM中读取的数据$/;"	r	module:sdram_data
sdram_dqm	rtl/dual_ov5640_lcd.v	/^    output [1:0]  sdram_dqm  ,  \/\/SDRAM 数据掩码$/;"	p	module:dual_ov5640_lcd
sdram_dqm	rtl/sdram/sdram_top.v	/^    output [ 1:0] sdram_dqm  ,       \/\/SDRAM 数据掩码$/;"	p	module:sdram_top
sdram_dqm	sim/tb/sdram_tb.v	/^wire [ 1:0] sdram_dqm;                    \/\/SDRAM ????    $/;"	n	module:sdram_tb
sdram_fifo_ctrl	rtl/sdram/new 1.v	/^module sdram_fifo_ctrl($/;"	m
sdram_fifo_ctrl	rtl/sdram/sdram_fifo_ctrl.v	/^module sdram_fifo_ctrl($/;"	m
sdram_fifo_ctrl.v	rtl/sdram/sdram_fifo_ctrl.v	1;"	F
sdram_init_done	rtl/dual_ov5640_lcd.v	/^wire        sdram_init_done;  \/\/SDRAM初始化完成$/;"	n	module:dual_ov5640_lcd
sdram_init_done	rtl/sdram/new 1.v	/^    input             sdram_init_done,   \/\/SDRAM 初始化完成标志$/;"	p	module:sdram_fifo_ctrl
sdram_init_done	rtl/sdram/sdram_controller.v	/^    output        sdram_init_done,  \/\/SDRAM 初始化完成标志$/;"	p	module:sdram_controller
sdram_init_done	rtl/sdram/sdram_ctrl.v	/^    output           sdram_init_done,   \/\/SDRAM系统初始化完毕信号$/;"	p	module:sdram_ctrl
sdram_init_done	rtl/sdram/sdram_fifo_ctrl.v	/^    input             sdram_init_done,   \/\/SDRAM 初始化完成标志$/;"	p	module:sdram_fifo_ctrl
sdram_init_done	rtl/sdram/sdram_top.v	/^    output        sdram_init_done,   \/\/SDRAM 初始化完成标志$/;"	p	module:sdram_top
sdram_init_done	sim/tb/sdram_tb.v	/^wire        sdram_init_done;$/;"	n	module:sdram_tb
sdram_max_addr	rtl/dual_ov5640_lcd.v	/^wire [23:0] sdram_max_addr ;  \/\/sdram读写的最大地址$/;"	n	module:dual_ov5640_lcd
sdram_max_addr	rtl/ov5640/picture_size.v	/^    output  reg [23:0] sdram_max_addr$/;"	p	module:picture_size
sdram_out_en	rtl/sdram/sdram_data.v	/^reg        sdram_out_en;                \/\/SDRAM数据总线输出使能$/;"	r	module:sdram_data
sdram_para.v	rtl/sdram/sdram_para.v	1;"	F
sdram_para.v	sim/tb/sdram_para.v	1;"	F
sdram_pingpang_en	rtl/sdram/new 1.v	/^    input             sdram_pingpang_en, \/\/SDRAM 乒乓操作使能$/;"	p	module:sdram_fifo_ctrl
sdram_pingpang_en	rtl/sdram/sdram_fifo_ctrl.v	/^    input             sdram_pingpang_en, \/\/SDRAM 乒乓操作使能$/;"	p	module:sdram_fifo_ctrl
sdram_pingpang_en	rtl/sdram/sdram_top.v	/^    input         sdram_pingpang_en, \/\/SDRAM 乒乓操作使能$/;"	p	module:sdram_top
sdram_ras_n	rtl/dual_ov5640_lcd.v	/^    output        sdram_ras_n,  \/\/SDRAM 行有效$/;"	p	module:dual_ov5640_lcd
sdram_ras_n	rtl/sdram/sdram_cmd.v	/^    output            sdram_ras_n,      \/\/SDRAM行地址选通脉冲$/;"	p	module:sdram_cmd
sdram_ras_n	rtl/sdram/sdram_controller.v	/^    output        sdram_ras_n,      \/\/ SDRAM 行地址选通脉冲$/;"	p	module:sdram_controller
sdram_ras_n	rtl/sdram/sdram_top.v	/^    output        sdram_ras_n,       \/\/SDRAM 行有效$/;"	p	module:sdram_top
sdram_ras_n	sim/tb/sdram_tb.v	/^wire        sdram_ras_n;                  \/\/SDRAM ???    $/;"	n	module:sdram_tb
sdram_rd_ack	rtl/sdram/new 1.v	/^    input             sdram_rd_ack,      \/\/sdram 读响应$/;"	p	module:sdram_fifo_ctrl
sdram_rd_ack	rtl/sdram/sdram_controller.v	/^    output        sdram_rd_ack,     \/\/读SDRAM响应信号$/;"	p	module:sdram_controller
sdram_rd_ack	rtl/sdram/sdram_ctrl.v	/^    output           sdram_rd_ack,	    \/\/读SDRAM响应信号$/;"	p	module:sdram_ctrl
sdram_rd_ack	rtl/sdram/sdram_fifo_ctrl.v	/^    input             sdram_rd_ack,      \/\/sdram 读响应$/;"	p	module:sdram_fifo_ctrl
sdram_rd_ack	rtl/sdram/sdram_top.v	/^wire        sdram_rd_ack;           \/\/sdram 读响应$/;"	n	module:sdram_top
sdram_rd_ack0	rtl/sdram/new 1.v	/^wire        sdram_rd_ack0;               \/\/sdram 读响应，连接到读FIFO0$/;"	n	module:sdram_fifo_ctrl
sdram_rd_ack0	rtl/sdram/sdram_fifo_ctrl.v	/^wire         sdram_rd_ack0;$/;"	n	module:sdram_fifo_ctrl
sdram_rd_ack1	rtl/sdram/new 1.v	/^wire        sdram_rd_ack1;               \/\/sdram 读响应，连接到读FIFO1$/;"	n	module:sdram_fifo_ctrl
sdram_rd_ack1	rtl/sdram/sdram_fifo_ctrl.v	/^wire         sdram_rd_ack1;$/;"	n	module:sdram_fifo_ctrl
sdram_rd_addr	rtl/sdram/new 1.v	/^    output reg [23:0] sdram_rd_addr,     \/\/sdram 读地址 $/;"	p	module:sdram_fifo_ctrl
sdram_rd_addr	rtl/sdram/sdram_controller.v	/^    input  [23:0] sdram_rd_addr,    \/\/SDRAM写操作的地址$/;"	p	module:sdram_controller
sdram_rd_addr	rtl/sdram/sdram_fifo_ctrl.v	/^    output reg [23:0] sdram_rd_addr,     \/\/sdram 读地址 $/;"	p	module:sdram_fifo_ctrl
sdram_rd_addr	rtl/sdram/sdram_top.v	/^wire [23:0] sdram_rd_addr;          \/\/sdram 读地址$/;"	n	module:sdram_top
sdram_rd_addr0	rtl/sdram/new 1.v	/^reg  [23:0] sdram_rd_addr0;              \/\/读FIFO0地址$/;"	r	module:sdram_fifo_ctrl
sdram_rd_addr0	rtl/sdram/sdram_fifo_ctrl.v	/^reg [23:0] sdram_rd_addr0;               \/\/读FIFO0地址$/;"	r	module:sdram_fifo_ctrl
sdram_rd_addr1	rtl/sdram/new 1.v	/^reg  [23:0] sdram_rd_addr1;              \/\/读FIFO1地址$/;"	r	module:sdram_fifo_ctrl
sdram_rd_addr1	rtl/sdram/sdram_fifo_ctrl.v	/^reg [23:0] sdram_rd_addr1;               \/\/读FIFO1地址$/;"	r	module:sdram_fifo_ctrl
sdram_rd_burst	rtl/sdram/sdram_cmd.v	/^    input      [ 9:0] sdram_rd_burst,   \/\/突发读SDRAM字节数$/;"	p	module:sdram_cmd
sdram_rd_burst	rtl/sdram/sdram_controller.v	/^    input  [ 9:0] sdram_rd_burst,   \/\/读sdram时数据突发长度$/;"	p	module:sdram_controller
sdram_rd_burst	rtl/sdram/sdram_ctrl.v	/^    input      [9:0] sdram_rd_burst,	\/\/突发读SDRAM字节数（1-256个）	$/;"	p	module:sdram_ctrl
sdram_rd_req	rtl/sdram/new 1.v	/^    output reg        sdram_rd_req,      \/\/sdram 读请求$/;"	p	module:sdram_fifo_ctrl
sdram_rd_req	rtl/sdram/sdram_controller.v	/^    input         sdram_rd_req,     \/\/读SDRAM请求信号$/;"	p	module:sdram_controller
sdram_rd_req	rtl/sdram/sdram_ctrl.v	/^    input            sdram_rd_req,	    \/\/读SDRAM请求信号$/;"	p	module:sdram_ctrl
sdram_rd_req	rtl/sdram/sdram_fifo_ctrl.v	/^    output reg        sdram_rd_req,      \/\/sdram 读请求$/;"	p	module:sdram_fifo_ctrl
sdram_rd_req	rtl/sdram/sdram_top.v	/^wire        sdram_rd_req;           \/\/sdram 读请求$/;"	n	module:sdram_top
sdram_rd_wr	rtl/sdram/sdram_cmd.v	/^    input             sdram_rd_wr,      \/\/SDRAM读\/写控制信号，低电平为写$/;"	p	module:sdram_cmd
sdram_rd_wr	rtl/sdram/sdram_controller.v	/^wire       sdram_rd_wr;             \/\/ SDRAM读\/写控制信号,低电平为写，高电平为/;"	n	module:sdram_controller
sdram_rd_wr	rtl/sdram/sdram_ctrl.v	/^    output reg       sdram_rd_wr 		\/\/SDRAM读\/写控制信号，低电平为写，高电平为/;"	p	module:sdram_ctrl
sdram_read_valid	rtl/sdram/new 1.v	/^    input             sdram_read_valid,  \/\/SDRAM 读使能$/;"	p	module:sdram_fifo_ctrl
sdram_read_valid	rtl/sdram/sdram_fifo_ctrl.v	/^    input             sdram_read_valid,  \/\/SDRAM 读使能$/;"	p	module:sdram_fifo_ctrl
sdram_read_valid	rtl/sdram/sdram_top.v	/^    input         sdram_read_valid,  \/\/SDRAM 读使能$/;"	p	module:sdram_top
sdram_ref_ack	rtl/sdram/sdram_ctrl.v	/^wire       sdram_ref_ack;		        \/\/SDRAM自动刷新请求应答信号	$/;"	n	module:sdram_ctrl
sdram_ref_req	rtl/sdram/sdram_ctrl.v	/^reg        sdram_ref_req;		        \/\/SDRAM 自动刷新请求信号$/;"	r	module:sdram_ctrl
sdram_tb	sim/tb/sdram_tb.v	/^module sdram_tb;$/;"	m
sdram_tb.v	sim/tb/sdram_tb.v	1;"	F
sdram_top	rtl/sdram/sdram_top.v	/^module  sdram_top($/;"	m
sdram_top.v	rtl/sdram/sdram_top.v	1;"	F
sdram_we_n	rtl/dual_ov5640_lcd.v	/^    output        sdram_we_n ,  \/\/SDRAM 写有效$/;"	p	module:dual_ov5640_lcd
sdram_we_n	rtl/sdram/sdram_cmd.v	/^    output            sdram_we_n,       \/\/SDRAM写允许位$/;"	p	module:sdram_cmd
sdram_we_n	rtl/sdram/sdram_controller.v	/^    output        sdram_we_n,       \/\/ SDRAM 写允许位$/;"	p	module:sdram_controller
sdram_we_n	rtl/sdram/sdram_top.v	/^    output        sdram_we_n,        \/\/SDRAM 写有效$/;"	p	module:sdram_top
sdram_we_n	sim/tb/sdram_tb.v	/^wire        sdram_we_n;                   \/\/SDRAM ???    $/;"	n	module:sdram_tb
sdram_wr_ack	rtl/sdram/new 1.v	/^    input             sdram_wr_ack,      \/\/sdram 写响应$/;"	p	module:sdram_fifo_ctrl
sdram_wr_ack	rtl/sdram/sdram_controller.v	/^    output        sdram_wr_ack,     \/\/写SDRAM响应信号$/;"	p	module:sdram_controller
sdram_wr_ack	rtl/sdram/sdram_ctrl.v	/^    output           sdram_wr_ack,	    \/\/写SDRAM响应信号$/;"	p	module:sdram_ctrl
sdram_wr_ack	rtl/sdram/sdram_fifo_ctrl.v	/^    input             sdram_wr_ack,      \/\/sdram 写响应$/;"	p	module:sdram_fifo_ctrl
sdram_wr_ack	rtl/sdram/sdram_top.v	/^wire        sdram_wr_ack;           \/\/sdram 写响应$/;"	n	module:sdram_top
sdram_wr_ack0	rtl/sdram/new 1.v	/^wire        sdram_wr_ack0;               \/\/sdram 写响应，连接到写FIFO0$/;"	n	module:sdram_fifo_ctrl
sdram_wr_ack0	rtl/sdram/sdram_fifo_ctrl.v	/^wire         sdram_wr_ack0;$/;"	n	module:sdram_fifo_ctrl
sdram_wr_ack1	rtl/sdram/new 1.v	/^wire        sdram_wr_ack1;               \/\/sdram 写响应，连接到写FIFO1$/;"	n	module:sdram_fifo_ctrl
sdram_wr_ack1	rtl/sdram/sdram_fifo_ctrl.v	/^wire         sdram_wr_ack1;$/;"	n	module:sdram_fifo_ctrl
sdram_wr_addr	rtl/sdram/new 1.v	/^    output reg [23:0] sdram_wr_addr,     \/\/sdram 写地址$/;"	p	module:sdram_fifo_ctrl
sdram_wr_addr	rtl/sdram/sdram_controller.v	/^    input  [23:0] sdram_wr_addr,    \/\/SDRAM写操作的地址$/;"	p	module:sdram_controller
sdram_wr_addr	rtl/sdram/sdram_fifo_ctrl.v	/^    output reg [23:0] sdram_wr_addr,     \/\/sdram 写地址$/;"	p	module:sdram_fifo_ctrl
sdram_wr_addr	rtl/sdram/sdram_top.v	/^wire [23:0] sdram_wr_addr;          \/\/sdram 写地址$/;"	n	module:sdram_top
sdram_wr_addr0	rtl/sdram/new 1.v	/^reg  [23:0] sdram_wr_addr0;              \/\/写FIFO0地址$/;"	r	module:sdram_fifo_ctrl
sdram_wr_addr0	rtl/sdram/sdram_fifo_ctrl.v	/^reg [23:0] sdram_wr_addr0;               \/\/写FIFO0地址$/;"	r	module:sdram_fifo_ctrl
sdram_wr_addr1	rtl/sdram/new 1.v	/^reg  [23:0] sdram_wr_addr1;              \/\/写FIFO1地址$/;"	r	module:sdram_fifo_ctrl
sdram_wr_addr1	rtl/sdram/sdram_fifo_ctrl.v	/^reg [23:0] sdram_wr_addr1;               \/\/写FIFO1地址$/;"	r	module:sdram_fifo_ctrl
sdram_wr_burst	rtl/sdram/sdram_cmd.v	/^    input      [ 9:0] sdram_wr_burst,   \/\/突发写SDRAM字节数$/;"	p	module:sdram_cmd
sdram_wr_burst	rtl/sdram/sdram_controller.v	/^    input  [ 9:0] sdram_wr_burst,   \/\/写sdram时数据突发长度$/;"	p	module:sdram_controller
sdram_wr_burst	rtl/sdram/sdram_ctrl.v	/^    input      [9:0] sdram_wr_burst,	\/\/突发写SDRAM字节数（1-512个）$/;"	p	module:sdram_ctrl
sdram_wr_req	rtl/sdram/new 1.v	/^    output reg        sdram_wr_req,      \/\/sdram 写请求$/;"	p	module:sdram_fifo_ctrl
sdram_wr_req	rtl/sdram/sdram_controller.v	/^    input         sdram_wr_req,     \/\/写SDRAM请求信号$/;"	p	module:sdram_controller
sdram_wr_req	rtl/sdram/sdram_ctrl.v	/^    input            sdram_wr_req,	    \/\/写SDRAM请求信号$/;"	p	module:sdram_ctrl
sdram_wr_req	rtl/sdram/sdram_fifo_ctrl.v	/^    output reg        sdram_wr_req,      \/\/sdram 写请求$/;"	p	module:sdram_fifo_ctrl
sdram_wr_req	rtl/sdram/sdram_top.v	/^wire        sdram_wr_req;           \/\/sdram 写请求$/;"	n	module:sdram_top
select_bit	sim/tb/altera_mf.v	/^    reg select_bit;$/;"	r	module:flexible_lvds_rx
select_counter	sim/tb/altera_mf.v	/^    integer select_counter;$/;"	r	module:MF_cycloneiii_pll
select_counter	sim/tb/altera_mf.v	/^    integer select_counter;$/;"	r	module:MF_cycloneiiigl_pll
select_counter	sim/tb/altera_mf.v	/^    integer select_counter;$/;"	r	module:MF_stratixiii_pll
self_reset_on_gated_loss_lock	sim/tb/altera_mf.v	/^    parameter self_reset_on_gated_loss_lock        = "off";$/;"	c	module:MF_stratixii_pll
self_reset_on_gated_loss_lock	sim/tb/altera_mf.v	/^parameter   self_reset_on_gated_loss_lock = "OFF";$/;"	c	module:altpll
self_reset_on_loss_lock	sim/tb/altera_mf.v	/^    parameter self_reset_on_loss_lock        = "off";$/;"	c	module:MF_cycloneiii_pll
self_reset_on_loss_lock	sim/tb/altera_mf.v	/^    parameter self_reset_on_loss_lock        = "off";$/;"	c	module:MF_cycloneiiigl_pll
self_reset_on_loss_lock	sim/tb/altera_mf.v	/^    parameter self_reset_on_loss_lock        = "off";$/;"	c	module:MF_stratixiii_pll
self_reset_on_loss_lock	sim/tb/altera_mf.v	/^parameter   self_reset_on_loss_lock = "OFF";$/;"	c	module:altpll
send_force_ir_capture	sim/tb/altera_mf.v	/^    task send_force_ir_capture;$/;"	t	module:signal_gen
send_force_ir_capture_tsk	sim/tb/altera_mf.v	/^        begin : send_force_ir_capture_tsk$/;"	b	task:signal_gen.send_force_ir_capture
serdes_data_out	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] serdes_data_out;$/;"	n	module:stratixgx_dpa_lvds_rx
set_q_to_x	sim/tb/altera_mf.v	/^    reg set_q_to_x;$/;"	r	module:scfifo
set_q_to_x_by_empty	sim/tb/altera_mf.v	/^    reg set_q_to_x_by_empty;$/;"	r	module:scfifo
shift	sim/tb/altera_mf.v	/^    input    shift;$/;"	p	module:sld_signaltap
shift	sim/tb/altera_mf.v	/^    parameter shift = 0;$/;"	c	module:parallel_add
shift_data	sim/tb/altera_mf.v	/^    integer shift_data;$/;"	r	module:altlvds_tx
shift_in_out_usr0	sim/tb/altera_mf.v	/^                                        begin : shift_in_out_usr0                $/;"	b	block:dummy_hub.simulation_logic.rising_edge_jtag_tck
shift_in_out_usr1	sim/tb/altera_mf.v	/^                        begin : shift_in_out_usr1              $/;"	b	block:dummy_hub.simulation_logic.rising_edge_jtag_tck
shift_mode	sim/tb/altera_mf.v	/^    parameter shift_mode = "NO";$/;"	c	module:altmult_add
shift_msb	sim/tb/altera_mf.v	/^    parameter shift_msb = (shift_mode == "NO") ? 1 : (int_width_result - 1);$/;"	c	module:altmult_add
shift_partition	sim/tb/altera_mf.v	/^    parameter shift_partition = (shift_mode == "NO") ? 1 : (int_width_result \/ 2);$/;"	c	module:altmult_add
shift_reg_chain	sim/tb/altera_mf.v	/^    reg [(MUX_WIDTH*number_of_channels) -1 : 0] shift_reg_chain;$/;"	r	module:stratixii_lvds_rx
shift_reg_chain	sim/tb/altera_mf.v	/^    reg [MUX_WIDTH -1 : 0] shift_reg_chain;$/;"	r	module:stratixiii_lvds_rx_channel
shift_reg_hold	sim/tb/altera_mf.v	/^        begin : shift_reg_hold$/;"	b	module:dummy_hub
shift_right	sim/tb/altera_mf.v	/^    input shift_right;$/;"	p	module:altmult_add
shift_right_aclr	sim/tb/altera_mf.v	/^    parameter shift_right_aclr = "NONE";$/;"	c	module:altmult_add
shift_right_output_aclr	sim/tb/altera_mf.v	/^    parameter shift_right_output_aclr = "NONE";$/;"	c	module:altmult_add
shift_right_output_register	sim/tb/altera_mf.v	/^    parameter shift_right_output_register = "UNREGISTERED";$/;"	c	module:altmult_add
shift_right_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter shift_right_pipeline_aclr = "NONE";$/;"	c	module:altmult_add
shift_right_pipeline_register	sim/tb/altera_mf.v	/^    parameter shift_right_pipeline_register = "UNREGISTERED";$/;"	c	module:altmult_add
shift_right_register	sim/tb/altera_mf.v	/^    parameter shift_right_register = "UNREGISTERED";$/;"	c	module:altmult_add
shift_rot_blk_in_wire	sim/tb/altera_mf.v	/^    wire [int_width_result: 0] shift_rot_blk_in_wire;$/;"	n	module:altmult_add
shift_rot_result	sim/tb/altera_mf.v	/^    reg [int_width_result : 0] shift_rot_result;$/;"	r	module:altmult_add
shiftin	sim/tb/altera_mf.v	/^    input [width-1:0] shiftin;      \/\/ Data input to the shifter$/;"	p	module:altshift_taps
shiftout	sim/tb/altera_mf.v	/^    output [width-1:0] shiftout;    \/\/ Output from the end of the shift$/;"	p	module:altshift_taps
shiftout	sim/tb/altera_mf.v	/^    reg [width-1:0] shiftout;$/;"	r	module:altshift_taps
shiftout_tmp	sim/tb/altera_mf.v	/^    reg [width-1:0] shiftout_tmp;$/;"	r	module:altshift_taps
shiftr_int	sim/tb/altera_mf.v	/^    tri0 shiftr_int;$/;"	n	module:altmult_add
shiftr_out_reg	sim/tb/altera_mf.v	/^    reg shiftr_out_reg;$/;"	r	module:altmult_add
shiftr_out_reg_wire_clk	sim/tb/altera_mf.v	/^    wire shiftr_out_reg_wire_clk;    $/;"	n	module:altmult_add
shiftr_out_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 shiftr_out_reg_wire_clr;$/;"	n	module:altmult_add
shiftr_out_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 shiftr_out_reg_wire_en;$/;"	n	module:altmult_add
shiftr_out_wire	sim/tb/altera_mf.v	/^    wire shiftr_out_wire;$/;"	n	module:altmult_add
shiftr_pipe_reg	sim/tb/altera_mf.v	/^    reg shiftr_pipe_reg;$/;"	r	module:altmult_add
shiftr_pipe_wire	sim/tb/altera_mf.v	/^    wire shiftr_pipe_wire;$/;"	n	module:altmult_add
shiftr_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire shiftr_pipe_wire_clk;$/;"	n	module:altmult_add
shiftr_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 shiftr_pipe_wire_clr;$/;"	n	module:altmult_add
shiftr_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 shiftr_pipe_wire_en;$/;"	n	module:altmult_add
shiftr_reg	sim/tb/altera_mf.v	/^    reg shiftr_reg;$/;"	r	module:altmult_add
shiftr_reg_wire_clk	sim/tb/altera_mf.v	/^    wire shiftr_reg_wire_clk;$/;"	n	module:altmult_add
shiftr_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 shiftr_reg_wire_clr;$/;"	n	module:altmult_add
shiftr_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 shiftr_reg_wire_en;$/;"	n	module:altmult_add
shiftr_wire	sim/tb/altera_mf.v	/^    wire shiftr_wire;$/;"	n	module:altmult_add
show_errors	sim/tb/altera_mf.v	/^  parameter show_errors = "NO",  \/\/ "YES" = show errors; anything else = do not show errors$/;"	c	module:alt_aeq_s4
show_warning	sim/tb/altera_mf.v	/^    parameter show_warning = "OFF";$/;"	c	module:stratixii_lvds_rx
showahead_area	sim/tb/altera_mf.v	/^    parameter showahead_area          = ((lpm_showahead == "ON")  && (add_ram_output_register ==/;"	c	module:scfifo
showahead_speed	sim/tb/altera_mf.v	/^    parameter showahead_speed         = ((lpm_showahead == "ON")  && (add_ram_output_register ==/;"	c	module:scfifo
shutdown	sim/tb/altera_mf.v	/^  input                             shutdown, \/\/ shut down (put channel(s) in standby)$/;"	p	module:alt_aeq_s4
sign	sim/tb/altera_mf.v	/^    integer sign;$/;"	r	function:MF_cycloneiii_pll.str2int
sign	sim/tb/altera_mf.v	/^    integer sign;$/;"	r	function:MF_cycloneiiigl_pll.str2int
sign	sim/tb/altera_mf.v	/^    integer sign;$/;"	r	function:MF_stratix_pll.str2int
sign	sim/tb/altera_mf.v	/^    integer sign;$/;"	r	function:MF_stratixii_pll.str2int
sign	sim/tb/altera_mf.v	/^    integer sign;$/;"	r	function:MF_stratixiii_pll.str2int
sign	sim/tb/altera_mf.v	/^integer sign;$/;"	r	function:altclklock.time_delay
sign_a_int	sim/tb/altera_mf.v	/^    wire sign_a_int;$/;"	n	module:altmult_accum
sign_a_int	sim/tb/altera_mf.v	/^    wire sign_a_int;$/;"	n	module:altmult_add
sign_a_pipe_reg	sim/tb/altera_mf.v	/^    reg sign_a_pipe_reg;$/;"	r	module:altmult_accum
sign_a_pipe_reg	sim/tb/altera_mf.v	/^    reg sign_a_pipe_reg;$/;"	r	module:altmult_add
sign_a_pipe_wire	sim/tb/altera_mf.v	/^    wire sign_a_pipe_wire;$/;"	n	module:altmult_accum
sign_a_pipe_wire	sim/tb/altera_mf.v	/^    wire sign_a_pipe_wire;$/;"	n	module:altmult_add
sign_a_reg	sim/tb/altera_mf.v	/^    reg sign_a_reg;$/;"	r	module:altmult_accum
sign_a_reg	sim/tb/altera_mf.v	/^    reg sign_a_reg;$/;"	r	module:altmult_add
sign_a_reg_int	sim/tb/altera_mf.v	/^    wire sign_a_reg_int;$/;"	n	module:altmult_accum
sign_a_wire	sim/tb/altera_mf.v	/^    wire sign_a_wire;$/;"	n	module:altmult_accum
sign_a_wire	sim/tb/altera_mf.v	/^    wire sign_a_wire;$/;"	n	module:altmult_add
sign_a_wire_clk	sim/tb/altera_mf.v	/^    wire sign_a_wire_clk;$/;"	n	module:altmult_accum
sign_a_wire_clr	sim/tb/altera_mf.v	/^    tri0 sign_a_wire_clr;$/;"	n	module:altmult_accum
sign_a_wire_en	sim/tb/altera_mf.v	/^    tri1 sign_a_wire_en;$/;"	n	module:altmult_accum
sign_aclr_a	sim/tb/altera_mf.v	/^    parameter sign_aclr_a               = "ACLR3";$/;"	c	module:altmult_accum
sign_aclr_b	sim/tb/altera_mf.v	/^    parameter sign_aclr_b               = "ACLR3";$/;"	c	module:altmult_accum
sign_b_int	sim/tb/altera_mf.v	/^    wire sign_b_int;$/;"	n	module:altmult_accum
sign_b_int	sim/tb/altera_mf.v	/^    wire sign_b_int;$/;"	n	module:altmult_add
sign_b_pipe_reg	sim/tb/altera_mf.v	/^    reg sign_b_pipe_reg;$/;"	r	module:altmult_accum
sign_b_pipe_reg	sim/tb/altera_mf.v	/^    reg sign_b_pipe_reg;$/;"	r	module:altmult_add
sign_b_pipe_wire	sim/tb/altera_mf.v	/^    wire sign_b_pipe_wire;$/;"	n	module:altmult_accum
sign_b_pipe_wire	sim/tb/altera_mf.v	/^    wire sign_b_pipe_wire;$/;"	n	module:altmult_add
sign_b_reg	sim/tb/altera_mf.v	/^    reg sign_b_reg;$/;"	r	module:altmult_accum
sign_b_reg	sim/tb/altera_mf.v	/^    reg sign_b_reg;$/;"	r	module:altmult_add
sign_b_reg_int	sim/tb/altera_mf.v	/^    wire sign_b_reg_int;$/;"	n	module:altmult_accum
sign_b_wire	sim/tb/altera_mf.v	/^    wire sign_b_wire;$/;"	n	module:altmult_accum
sign_b_wire	sim/tb/altera_mf.v	/^    wire sign_b_wire;$/;"	n	module:altmult_add
sign_b_wire_clk	sim/tb/altera_mf.v	/^    wire sign_b_wire_clk;$/;"	n	module:altmult_accum
sign_b_wire_clr	sim/tb/altera_mf.v	/^    tri0 sign_b_wire_clr;$/;"	n	module:altmult_accum
sign_b_wire_en	sim/tb/altera_mf.v	/^    tri1 sign_b_wire_en;$/;"	n	module:altmult_accum
sign_data	sim/tb/altera_mf.v	/^    input sign_data;            \/\/ Default = 0$/;"	p	module:altaccumulate
sign_data_int	sim/tb/altera_mf.v	/^    tri0 sign_data_int;$/;"	n	module:altaccumulate
sign_pipe_a_wire_clk	sim/tb/altera_mf.v	/^    wire sign_pipe_a_wire_clk;$/;"	n	module:altmult_accum
sign_pipe_a_wire_clk	sim/tb/altera_mf.v	/^    wire sign_pipe_a_wire_clk;$/;"	n	module:altmult_add
sign_pipe_a_wire_clr	sim/tb/altera_mf.v	/^    tri0 sign_pipe_a_wire_clr;$/;"	n	module:altmult_accum
sign_pipe_a_wire_clr	sim/tb/altera_mf.v	/^    tri0 sign_pipe_a_wire_clr;$/;"	n	module:altmult_add
sign_pipe_a_wire_en	sim/tb/altera_mf.v	/^    tri1 sign_pipe_a_wire_en;$/;"	n	module:altmult_accum
sign_pipe_a_wire_en	sim/tb/altera_mf.v	/^    tri1 sign_pipe_a_wire_en;$/;"	n	module:altmult_add
sign_pipe_b_wire_clk	sim/tb/altera_mf.v	/^    wire sign_pipe_b_wire_clk;$/;"	n	module:altmult_accum
sign_pipe_b_wire_clk	sim/tb/altera_mf.v	/^    wire sign_pipe_b_wire_clk;$/;"	n	module:altmult_add
sign_pipe_b_wire_clr	sim/tb/altera_mf.v	/^    tri0 sign_pipe_b_wire_clr;$/;"	n	module:altmult_accum
sign_pipe_b_wire_clr	sim/tb/altera_mf.v	/^    tri0 sign_pipe_b_wire_clr;$/;"	n	module:altmult_add
sign_pipe_b_wire_en	sim/tb/altera_mf.v	/^    tri1 sign_pipe_b_wire_en;$/;"	n	module:altmult_accum
sign_pipe_b_wire_en	sim/tb/altera_mf.v	/^    tri1 sign_pipe_b_wire_en;$/;"	n	module:altmult_add
sign_pipeline_aclr_a	sim/tb/altera_mf.v	/^    parameter sign_pipeline_aclr_a      = "ACLR3";$/;"	c	module:altmult_accum
sign_pipeline_aclr_b	sim/tb/altera_mf.v	/^    parameter sign_pipeline_aclr_b      = "ACLR3";$/;"	c	module:altmult_accum
sign_pipeline_reg_a	sim/tb/altera_mf.v	/^    parameter sign_pipeline_reg_a       = "CLOCK0";$/;"	c	module:altmult_accum
sign_pipeline_reg_b	sim/tb/altera_mf.v	/^    parameter sign_pipeline_reg_b       = "CLOCK0";$/;"	c	module:altmult_accum
sign_reg_a	sim/tb/altera_mf.v	/^    parameter sign_reg_a                = "CLOCK0";$/;"	c	module:altmult_accum
sign_reg_a_wire_clk	sim/tb/altera_mf.v	/^    wire sign_reg_a_wire_clk;$/;"	n	module:altmult_add
sign_reg_a_wire_clr	sim/tb/altera_mf.v	/^    tri0 sign_reg_a_wire_clr;$/;"	n	module:altmult_add
sign_reg_a_wire_en	sim/tb/altera_mf.v	/^    tri1 sign_reg_a_wire_en;$/;"	n	module:altmult_add
sign_reg_b	sim/tb/altera_mf.v	/^    parameter sign_reg_b                = "CLOCK0";$/;"	c	module:altmult_accum
sign_reg_b_wire_clk	sim/tb/altera_mf.v	/^    wire sign_reg_b_wire_clk;$/;"	n	module:altmult_add
sign_reg_b_wire_clr	sim/tb/altera_mf.v	/^    tri0 sign_reg_b_wire_clr;$/;"	n	module:altmult_add
sign_reg_b_wire_en	sim/tb/altera_mf.v	/^    tri1 sign_reg_b_wire_en;$/;"	n	module:altmult_add
signa	sim/tb/altera_mf.v	/^    input signa;$/;"	p	module:altmult_accum
signa	sim/tb/altera_mf.v	/^    input signa;$/;"	p	module:altmult_add
signa_latent	sim/tb/altera_mf.v	/^    wire signa_latent;$/;"	n	module:altmult_accum
signa_wire	sim/tb/altera_mf.v	/^        input signa_wire;$/;"	p	function:altmult_add.do_add1_level1
signa_wire	sim/tb/altera_mf.v	/^        input signa_wire;$/;"	p	function:altmult_add.do_add3_level1
signa_wire	sim/tb/altera_mf.v	/^        input signa_wire;$/;"	p	function:altmult_add.do_preadder_add
signa_wire	sim/tb/altera_mf.v	/^        input signa_wire;$/;"	p	function:altmult_add.do_preadder_sub
signa_wire	sim/tb/altera_mf.v	/^        input signa_wire;$/;"	p	function:altmult_add.do_sub1_level1
signa_wire	sim/tb/altera_mf.v	/^        input signa_wire;$/;"	p	function:altmult_add.do_sub3_level1
signa_wire	sim/tb/altera_mf.v	/^        input signa_wire;$/;"	p	module:altmult_add
signa_z	sim/tb/altera_mf.v	/^    tri0 signa_z;$/;"	n	module:altmult_add
signal_gen	sim/tb/altera_mf.v	/^module signal_gen (tck,tms,tdi,jtag_usr1,tdo);$/;"	m
signb	sim/tb/altera_mf.v	/^    input signb;$/;"	p	module:altmult_accum
signb	sim/tb/altera_mf.v	/^    input signb;$/;"	p	module:altmult_add
signb_latent	sim/tb/altera_mf.v	/^    wire signb_latent;$/;"	n	module:altmult_accum
signb_wire	sim/tb/altera_mf.v	/^        input signb_wire;$/;"	p	function:altmult_add.do_add1_level1
signb_wire	sim/tb/altera_mf.v	/^        input signb_wire;$/;"	p	function:altmult_add.do_add3_level1
signb_wire	sim/tb/altera_mf.v	/^        input signb_wire;$/;"	p	function:altmult_add.do_preadder_add
signb_wire	sim/tb/altera_mf.v	/^        input signb_wire;$/;"	p	function:altmult_add.do_preadder_sub
signb_wire	sim/tb/altera_mf.v	/^        input signb_wire;$/;"	p	function:altmult_add.do_sub1_level1
signb_wire	sim/tb/altera_mf.v	/^        input signb_wire;$/;"	p	function:altmult_add.do_sub3_level1
signb_wire	sim/tb/altera_mf.v	/^        input signb_wire;$/;"	p	module:altmult_add
signb_z	sim/tb/altera_mf.v	/^    tri0 signb_z;  $/;"	n	module:altmult_add
signed_aclr_a	sim/tb/altera_mf.v	/^    parameter signed_aclr_a              = "ACLR3";$/;"	c	module:altmult_add
signed_aclr_b	sim/tb/altera_mf.v	/^    parameter signed_aclr_b              = "ACLR3";$/;"	c	module:altmult_add
signed_pipeline_aclr_a	sim/tb/altera_mf.v	/^    parameter signed_pipeline_aclr_a     = "ACLR3";$/;"	c	module:altmult_add
signed_pipeline_aclr_b	sim/tb/altera_mf.v	/^    parameter signed_pipeline_aclr_b     = "ACLR3";$/;"	c	module:altmult_add
signed_pipeline_register_a	sim/tb/altera_mf.v	/^    parameter signed_pipeline_register_a = "CLOCK0";$/;"	c	module:altmult_add
signed_pipeline_register_b	sim/tb/altera_mf.v	/^    parameter signed_pipeline_register_b = "CLOCK0";$/;"	c	module:altmult_add
signed_register_a	sim/tb/altera_mf.v	/^    parameter signed_register_a          = "CLOCK0";$/;"	c	module:altmult_add
signed_register_b	sim/tb/altera_mf.v	/^    parameter signed_register_b          = "CLOCK0";$/;"	c	module:altmult_add
sim_activator	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_activator;$/;"	n	module:alt_cal
sim_activator	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_activator;$/;"	n	module:alt_cal_av
sim_activator	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_activator;$/;"	n	module:alt_cal_c3gxb
sim_activator	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_activator;$/;"	n	module:alt_cal_mm
sim_activator	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_activator;$/;"	n	module:alt_cal_sv
sim_counter_and	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_counter_and;$/;"	n	module:alt_cal
sim_counter_and	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_counter_and;$/;"	n	module:alt_cal_av
sim_counter_and	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_counter_and;$/;"	n	module:alt_cal_c3gxb
sim_counter_and	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_counter_and;$/;"	n	module:alt_cal_mm
sim_counter_and	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_counter_and;$/;"	n	module:alt_cal_sv
sim_counter_next	sim/tb/altera_mf.v	/^        wire  [3:0]  sim_counter_next;$/;"	n	module:alt_cal
sim_counter_next	sim/tb/altera_mf.v	/^        wire  [3:0]  sim_counter_next;$/;"	n	module:alt_cal_c3gxb
sim_counter_next	sim/tb/altera_mf.v	/^        wire  [3:0]  sim_counter_next;$/;"	n	module:alt_cal_mm
sim_counter_next	sim/tb/altera_mf.v	/^        wire  [COUNTER_WIDTH-1:0]  sim_counter_next;$/;"	n	module:alt_cal_av
sim_counter_next	sim/tb/altera_mf.v	/^        wire  [COUNTER_WIDTH-1:0]  sim_counter_next;$/;"	n	module:alt_cal_sv
sim_counter_or	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_counter_or;$/;"	n	module:alt_cal
sim_counter_or	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_counter_or;$/;"	n	module:alt_cal_av
sim_counter_or	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_counter_or;$/;"	n	module:alt_cal_c3gxb
sim_counter_or	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_counter_or;$/;"	n	module:alt_cal_mm
sim_counter_or	sim/tb/altera_mf.v	/^        wire  [0:0]  sim_counter_or;$/;"	n	module:alt_cal_sv
sim_counter_reg	sim/tb/altera_mf.v	/^        reg     [3:0]   sim_counter_reg;$/;"	r	module:alt_cal
sim_counter_reg	sim/tb/altera_mf.v	/^        reg     [3:0]   sim_counter_reg;$/;"	r	module:alt_cal_c3gxb
sim_counter_reg	sim/tb/altera_mf.v	/^        reg     [3:0]   sim_counter_reg;$/;"	r	module:alt_cal_mm
sim_counter_reg	sim/tb/altera_mf.v	/^        reg     [COUNTER_WIDTH-1:0]   sim_counter_reg;$/;"	r	module:alt_cal_av
sim_counter_reg	sim/tb/altera_mf.v	/^        reg     [COUNTER_WIDTH-1:0]   sim_counter_reg;$/;"	r	module:alt_cal_sv
sim_dpa_is_negative_ppm_drift	sim/tb/altera_mf.v	/^    parameter sim_dpa_is_negative_ppm_drift = "OFF";$/;"	c	module:altlvds_rx
sim_dpa_is_negative_ppm_drift	sim/tb/altera_mf.v	/^    parameter sim_dpa_is_negative_ppm_drift = "OFF";$/;"	c	module:stratixiii_lvds_rx
sim_dpa_is_negative_ppm_drift	sim/tb/altera_mf.v	/^    parameter sim_dpa_is_negative_ppm_drift = "OFF";$/;"	c	module:stratixiii_lvds_rx_channel
sim_dpa_is_negative_ppm_drift	sim/tb/altera_mf.v	/^    parameter sim_dpa_is_negative_ppm_drift = "OFF";$/;"	c	module:stratixiii_lvds_rx_dpa
sim_dpa_net_ppm_variation	sim/tb/altera_mf.v	/^    parameter sim_dpa_net_ppm_variation = 0;$/;"	c	module:altlvds_rx
sim_dpa_net_ppm_variation	sim/tb/altera_mf.v	/^    parameter sim_dpa_net_ppm_variation = 0;$/;"	c	module:stratixiii_lvds_rx
sim_dpa_net_ppm_variation	sim/tb/altera_mf.v	/^    parameter sim_dpa_net_ppm_variation = 0;$/;"	c	module:stratixiii_lvds_rx_channel
sim_dpa_net_ppm_variation	sim/tb/altera_mf.v	/^    parameter sim_dpa_net_ppm_variation = 0;$/;"	c	module:stratixiii_lvds_rx_dpa
sim_dpa_output_clock_phase_shift	sim/tb/altera_mf.v	/^    parameter sim_dpa_output_clock_phase_shift = 0;$/;"	c	module:altlvds_rx
sim_dpa_output_clock_phase_shift	sim/tb/altera_mf.v	/^    parameter sim_dpa_output_clock_phase_shift = 0;$/;"	c	module:stratixiii_lvds_rx
sim_dpa_output_clock_phase_shift	sim/tb/altera_mf.v	/^    parameter sim_dpa_output_clock_phase_shift = 0;$/;"	c	module:stratixiii_lvds_rx_channel
sim_gate_lock_device_behavior	sim/tb/altera_mf.v	/^    parameter sim_gate_lock_device_behavior        = "off";$/;"	c	module:MF_cycloneiii_pll
sim_gate_lock_device_behavior	sim/tb/altera_mf.v	/^    parameter sim_gate_lock_device_behavior        = "off";$/;"	c	module:MF_cycloneiiigl_pll
sim_gate_lock_device_behavior	sim/tb/altera_mf.v	/^    parameter sim_gate_lock_device_behavior        = "off";$/;"	c	module:MF_stratixii_pll
sim_gate_lock_device_behavior	sim/tb/altera_mf.v	/^    parameter sim_gate_lock_device_behavior        = "off";$/;"	c	module:MF_stratixiii_pll
sim_gate_lock_device_behavior	sim/tb/altera_mf.v	/^parameter   sim_gate_lock_device_behavior = "OFF";$/;"	c	module:altpll
sim_model	sim/tb/altera_mf.v	/^        begin : sim_model      $/;"	b	module:signal_gen
sim_model_mode	sim/tb/altera_mf.v	/^        parameter sim_model_mode = "TRUE";$/;"	c	module:alt_cal
sim_model_mode	sim/tb/altera_mf.v	/^        parameter sim_model_mode = "TRUE";$/;"	c	module:alt_cal_av
sim_model_mode	sim/tb/altera_mf.v	/^        parameter sim_model_mode = "TRUE";$/;"	c	module:alt_cal_c3gxb
sim_model_mode	sim/tb/altera_mf.v	/^        parameter sim_model_mode = "TRUE";$/;"	c	module:alt_cal_mm
sim_model_mode	sim/tb/altera_mf.v	/^        parameter sim_model_mode = "TRUE";$/;"	c	module:alt_cal_sv
sim_show_memory_data_in_port_b_layout	sim/tb/altera_mf.v	/^    parameter sim_show_memory_data_in_port_b_layout  = "OFF";$/;"	c	module:altsyncram
simulation_logic	sim/tb/altera_mf.v	/^        begin : simulation_logic$/;"	b	module:dummy_hub
simulation_type	sim/tb/altera_mf.v	/^    parameter simulation_type = "functional";$/;"	c	module:MF_cycloneiii_pll
simulation_type	sim/tb/altera_mf.v	/^    parameter simulation_type = "functional";$/;"	c	module:MF_cycloneiiigl_pll
simulation_type	sim/tb/altera_mf.v	/^    parameter simulation_type = "functional";$/;"	c	module:MF_stratixii_pll
simulation_type	sim/tb/altera_mf.v	/^    parameter simulation_type = "functional";$/;"	c	module:MF_stratixiii_pll
simulation_type	sim/tb/altera_mf.v	/^    parameter simulation_type = "timing";$/;"	c	module:MF_stratix_pll
simulation_type	sim/tb/altera_mf.v	/^parameter   simulation_type           = "functional";$/;"	c	module:altpll
size	sim/tb/altera_mf.v	/^    parameter size = 2;         \/\/ Required$/;"	c	module:parallel_add
skip_vco	sim/tb/altera_mf.v	/^    parameter skip_vco = "off";$/;"	c	module:MF_stratix_pll
skip_vco	sim/tb/altera_mf.v	/^parameter   skip_vco                    = "off";$/;"	c	module:altpll
sld_auto_instance_index	sim/tb/altera_mf.v	/^    parameter    sld_auto_instance_index    =    "NO";$/;"	c	module:sld_virtual_jtag_basic
sld_auto_instance_index	sim/tb/altera_mf.v	/^    parameter    sld_auto_instance_index    =    "YES";$/;"	c	module:altsource_probe
sld_auto_instance_index	sim/tb/altera_mf.v	/^    parameter sld_auto_instance_index = "NO"; \/\/Yes if auto index is desired and no otherwise$/;"	c	module:sld_virtual_jtag
sld_instance_index	sim/tb/altera_mf.v	/^    parameter    sld_instance_index    =    0;$/;"	c	module:altsource_probe
sld_instance_index	sim/tb/altera_mf.v	/^    parameter    sld_instance_index    =    0;$/;"	c	module:sld_virtual_jtag_basic
sld_instance_index	sim/tb/altera_mf.v	/^    parameter sld_instance_index = 0; \/\/ index to be used if SLD_AUTO_INDEX is no$/;"	c	module:sld_virtual_jtag
sld_ir_width	sim/tb/altera_mf.v	/^    parameter    sld_ir_width    =    1;$/;"	c	module:sld_virtual_jtag_basic
sld_ir_width	sim/tb/altera_mf.v	/^    parameter    sld_ir_width    =    4;$/;"	c	module:altsource_probe
sld_ir_width	sim/tb/altera_mf.v	/^    parameter sld_ir_width = 1; \/\/the width of the IR register$/;"	c	module:sld_virtual_jtag
sld_mfg_id	sim/tb/altera_mf.v	/^    parameter    sld_mfg_id    =    0;$/;"	c	module:sld_virtual_jtag_basic
sld_node_ir_width	sim/tb/altera_mf.v	/^    parameter sld_node_ir_width = 16;$/;"	c	module:dummy_hub
sld_node_ir_width	sim/tb/altera_mf.v	/^    parameter sld_node_ir_width = 1;$/;"	c	module:signal_gen
sld_node_n_scan	sim/tb/altera_mf.v	/^    parameter sld_node_n_scan = 0;$/;"	c	module:signal_gen
sld_node_sim_action	sim/tb/altera_mf.v	/^    parameter sld_node_sim_action = "()";$/;"	c	module:signal_gen
sld_node_total_length	sim/tb/altera_mf.v	/^    parameter sld_node_total_length = 0;$/;"	c	module:signal_gen
sld_reserved_dual_ov5640_lcd_auto_signaltap_0_1_2ea3.v	par/db/sld_reserved_dual_ov5640_lcd_auto_signaltap_0_1_2ea3.v	1;"	F
sld_reserved_dual_ov5640_lcd_auto_signaltap_0_1_6b85.v	par/db/sld_reserved_dual_ov5640_lcd_auto_signaltap_0_1_6b85.v	1;"	F
sld_reserved_dual_ov5640_lcd_auto_signaltap_0_1_e082.v	par/db/sld_reserved_dual_ov5640_lcd_auto_signaltap_0_1_e082.v	1;"	F
sld_reserved_dual_ov5640_lcd_auto_signaltap_0_1_f03.v	par/db/sld_reserved_dual_ov5640_lcd_auto_signaltap_0_1_f03.v	1;"	F
sld_signaltap	sim/tb/altera_mf.v	/^module    sld_signaltap    ($/;"	m
sld_sim_action	sim/tb/altera_mf.v	/^    parameter    sld_sim_action    =    "UNUSED";$/;"	c	module:sld_virtual_jtag_basic
sld_sim_action	sim/tb/altera_mf.v	/^    parameter sld_sim_action = ""; \/\/ the actions to be simulated$/;"	c	module:sld_virtual_jtag
sld_sim_n_scan	sim/tb/altera_mf.v	/^    parameter    sld_sim_n_scan    =    0;$/;"	c	module:sld_virtual_jtag_basic
sld_sim_n_scan	sim/tb/altera_mf.v	/^    parameter sld_sim_n_scan = 0; \/\/ the number of scans in the simulatiom parameters$/;"	c	module:sld_virtual_jtag
sld_sim_total_length	sim/tb/altera_mf.v	/^    parameter    sld_sim_total_length    =    0;$/;"	c	module:sld_virtual_jtag_basic
sld_sim_total_length	sim/tb/altera_mf.v	/^    parameter sld_sim_total_length = 0; \/\/ The total bit width of all scan values$/;"	c	module:sld_virtual_jtag
sld_type_id	sim/tb/altera_mf.v	/^    parameter    sld_type_id    =    0;$/;"	c	module:sld_virtual_jtag_basic
sld_version	sim/tb/altera_mf.v	/^    parameter    sld_version    =    0;$/;"	c	module:sld_virtual_jtag_basic
sld_virtual_jtag	sim/tb/altera_mf.v	/^module sld_virtual_jtag (tdo,ir_out,tck,tdi,ir_in,virtual_state_cdr,virtual_state_sdr,$/;"	m
sld_virtual_jtag_basic	sim/tb/altera_mf.v	/^module    sld_virtual_jtag_basic    ($/;"	m
sload	sim/tb/altera_mf.v	/^    input sload;                \/\/ Default = 0$/;"	p	module:altaccumulate
sload_for_limit	sim/tb/altera_mf.v	/^    parameter sload_for_limit = (width_result < width_upper_data)? width_result + int_extra_widt/;"	c	module:altmult_accum
sload_int	sim/tb/altera_mf.v	/^    tri0 sload_int;$/;"	n	module:altaccumulate
sload_upper_data_latent	sim/tb/altera_mf.v	/^    wire [width_upper_data - 1 : 0] sload_upper_data_latent;$/;"	n	module:altmult_accum
sload_upper_data_pipe_reg	sim/tb/altera_mf.v	/^    reg [width_upper_data - 1 : 0] sload_upper_data_pipe_reg;$/;"	r	module:altmult_accum
sload_upper_data_pipe_wire	sim/tb/altera_mf.v	/^    reg [int_width_result - 1 : 0] sload_upper_data_pipe_wire;$/;"	r	module:altmult_accum
sload_upper_data_reg	sim/tb/altera_mf.v	/^    reg [width_upper_data - 1 : 0] sload_upper_data_reg;$/;"	r	module:altmult_accum
sload_upper_data_wire	sim/tb/altera_mf.v	/^    wire [width_upper_data - 1 : 0] sload_upper_data_wire;$/;"	n	module:altmult_accum
slowest_clk	sim/tb/altera_mf.v	/^    function integer slowest_clk;$/;"	f	module:MF_cycloneiii_pll
slowest_clk	sim/tb/altera_mf.v	/^    function integer slowest_clk;$/;"	f	module:MF_cycloneiiigl_pll
slowest_clk	sim/tb/altera_mf.v	/^    function integer slowest_clk;$/;"	f	module:MF_stratix_pll
slowest_clk	sim/tb/altera_mf.v	/^    function integer slowest_clk;$/;"	f	module:MF_stratixii_pll
slowest_clk	sim/tb/altera_mf.v	/^    function integer slowest_clk;$/;"	f	module:MF_stratixiii_pll
slowest_clk_new	sim/tb/altera_mf.v	/^    integer slowest_clk_new;$/;"	r	module:MF_cycloneiii_pll
slowest_clk_new	sim/tb/altera_mf.v	/^    integer slowest_clk_new;$/;"	r	module:MF_cycloneiiigl_pll
slowest_clk_new	sim/tb/altera_mf.v	/^    integer slowest_clk_new;$/;"	r	module:MF_stratixii_pll
slowest_clk_new	sim/tb/altera_mf.v	/^    integer slowest_clk_new;$/;"	r	module:MF_stratixiii_pll
slowest_clk_old	sim/tb/altera_mf.v	/^    integer slowest_clk_old;$/;"	r	module:MF_cycloneiii_pll
slowest_clk_old	sim/tb/altera_mf.v	/^    integer slowest_clk_old;$/;"	r	module:MF_cycloneiiigl_pll
slowest_clk_old	sim/tb/altera_mf.v	/^    integer slowest_clk_old;$/;"	r	module:MF_stratixii_pll
slowest_clk_old	sim/tb/altera_mf.v	/^    integer slowest_clk_old;$/;"	r	module:MF_stratixiii_pll
sm_empty	sim/tb/altera_mf.v	/^    reg [1:0] sm_empty;$/;"	r	module:dcfifo_fefifo
sm_p2s	sim/tb/altera_mf.v	/^    integer sm_p2s;$/;"	r	module:flexible_lvds_tx
source	sim/tb/altera_mf.v	/^    output    [source_width-1:0]    source;$/;"	p	module:altsource_probe
source_clk	sim/tb/altera_mf.v	/^    input    source_clk;$/;"	p	module:altsource_probe
source_ena	sim/tb/altera_mf.v	/^    input    source_ena;$/;"	p	module:altsource_probe
source_initial_value	sim/tb/altera_mf.v	/^    parameter    source_initial_value    =    "0";$/;"	c	module:altsource_probe
source_is_pll	sim/tb/altera_mf.v	/^parameter   source_is_pll             = "off";$/;"	c	module:altpll
source_width	sim/tb/altera_mf.v	/^    parameter    source_width    =    1;$/;"	c	module:altsource_probe
sourcea	sim/tb/altera_mf.v	/^    input [number_of_multipliers -1 : 0] sourcea;$/;"	p	module:altmult_add
sourcea	sim/tb/altera_mf.v	/^    input sourcea;$/;"	p	module:altmult_accum
sourcea	sim/tb/altera_mf.v	/^    tri0 sourcea;$/;"	n	module:altmult_accum
sourcea_wire	sim/tb/altera_mf.v	/^    tri0 [3 : 0] sourcea_wire;$/;"	n	module:altmult_add
sourceb	sim/tb/altera_mf.v	/^    input [number_of_multipliers -1 : 0] sourceb;$/;"	p	module:altmult_add
sourceb	sim/tb/altera_mf.v	/^    input sourceb;$/;"	p	module:altmult_accum
sourceb	sim/tb/altera_mf.v	/^    tri0 sourceb;$/;"	n	module:altmult_accum
sourceb_wire	sim/tb/altera_mf.v	/^    tri0 [3 : 0] sourceb_wire;$/;"	n	module:altmult_add
spread_frequency	sim/tb/altera_mf.v	/^    parameter spread_frequency                     = 0;$/;"	c	module:MF_stratixii_pll
spread_frequency	sim/tb/altera_mf.v	/^    parameter spread_frequency = 0;$/;"	c	module:MF_stratix_pll
spread_frequency	sim/tb/altera_mf.v	/^parameter   spread_frequency          = 0;$/;"	c	module:altpll
ss	sim/tb/altera_mf.v	/^    parameter ss = 0;$/;"	c	module:MF_stratix_pll
ss	sim/tb/altera_mf.v	/^    parameter ss = 0;$/;"	c	module:MF_stratixii_pll
ss	sim/tb/altera_mf.v	/^parameter   ss                  = 0;$/;"	c	module:altpll
sset	sim/tb/altera_mf.v	/^input sset;$/;"	p	module:altddio_bidir
sset	sim/tb/altera_mf.v	/^input sset;$/;"	p	module:altddio_in
sset	sim/tb/altera_mf.v	/^input sset;$/;"	p	module:altddio_out
sset	sim/tb/altera_mf.v	/^tri0 sset; \/\/ default sset to 0$/;"	n	module:altddio_in
sset	sim/tb/altera_mf.v	/^tri0 sset; \/\/ default sset to 0$/;"	n	module:altddio_out
sset	sim/tb/altera_mf.v	/^tri0 sset;$/;"	n	module:altddio_bidir
st_addr16	rtl/ov5640/i2c_dri.v	/^localparam  st_addr16   = 8'b0000_0100;          \/\/ 发送16位字地址$/;"	c	module:i2c_dri
st_addr8	rtl/ov5640/i2c_dri.v	/^localparam  st_addr8    = 8'b0000_1000;          \/\/ 发送8位字地址$/;"	c	module:i2c_dri
st_addr_rd	rtl/ov5640/i2c_dri.v	/^localparam  st_addr_rd  = 8'b0010_0000;          \/\/ 发送器件地址读$/;"	c	module:i2c_dri
st_data_rd	rtl/ov5640/i2c_dri.v	/^localparam  st_data_rd  = 8'b0100_0000;          \/\/ 读数据(8 bit)$/;"	c	module:i2c_dri
st_data_wr	rtl/ov5640/i2c_dri.v	/^localparam  st_data_wr  = 8'b0001_0000;          \/\/ 写数据(8 bit)$/;"	c	module:i2c_dri
st_done	rtl/ov5640/i2c_dri.v	/^reg            st_done     ;                     \/\/ 状态结束$/;"	r	module:i2c_dri
st_idle	rtl/ov5640/i2c_dri.v	/^localparam  st_idle     = 8'b0000_0001;          \/\/ 空闲状态$/;"	c	module:i2c_dri
st_sladdr	rtl/ov5640/i2c_dri.v	/^localparam  st_sladdr   = 8'b0000_0010;          \/\/ 发送器件地址(slave address)$/;"	c	module:i2c_dri
st_stop	rtl/ov5640/i2c_dri.v	/^localparam  st_stop     = 8'b1000_0000;          \/\/ 结束I2C操作$/;"	c	module:i2c_dri
stage1_a	sim/tb/altera_mf.v	/^    reg [(number_of_channels*2) -1:0] stage1_a;$/;"	r	module:flexible_lvds_tx
stage1_b	sim/tb/altera_mf.v	/^    reg [(number_of_channels*2) -1:0] stage1_b;$/;"	r	module:flexible_lvds_tx
stage2	sim/tb/altera_mf.v	/^    reg [(number_of_channels*2) -1:0] stage2;$/;"	r	module:flexible_lvds_tx
stage_values	sim/tb/altera_mf.v	/^    reg [result_width - 1 : 0]stage_values[pipeline+1 : 0];$/;"	r	module:altsquare
start	sim/tb/altera_mf.v	/^        input   start;$/;"	p	module:alt_cal
start	sim/tb/altera_mf.v	/^        input   start;$/;"	p	module:alt_cal_av
start	sim/tb/altera_mf.v	/^        input   start;$/;"	p	module:alt_cal_c3gxb
start	sim/tb/altera_mf.v	/^        input   start;$/;"	p	module:alt_cal_mm
start	sim/tb/altera_mf.v	/^        input   start;$/;"	p	module:alt_cal_sv
start_address	sim/tb/altera_mf.v	/^    integer start_address, end_address;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
start_corrupt_bits	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] start_corrupt_bits;$/;"	r	module:stratixii_lvds_rx
start_corrupt_bits	sim/tb/altera_mf.v	/^    reg start_corrupt_bits;$/;"	r	module:stratixiii_lvds_rx_channel
start_counter	sim/tb/altera_mf.v	/^    reg start_counter;$/;"	r	module:stratixiii_lvds_rx_channel
start_init_cnt	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^reg   [12:0]   start_init_cnt;        \/\/等待延时计数器$/;"	r	module:i2c_ov5640_rgb565_cfg
start_lock_count	sim/tb/altera_mf.v	/^integer start_lock_count;$/;"	r	module:altclklock
start_outclk	sim/tb/altera_mf.v	/^reg start_outclk;$/;"	r	module:altclklock
start_quiet_time	sim/tb/altera_mf.v	/^    time start_quiet_time;$/;"	r	module:MF_stratix_pll
start_sm_p2s	sim/tb/altera_mf.v	/^    reg start_sm_p2s;$/;"	r	module:flexible_lvds_tx
state	rtl/sdram/new 1.v	/^reg  [3:0]  state;                       \/\/读写FIFO控制状态$/;"	r	module:sdram_fifo_ctrl
state	rtl/sdram/sdram_fifo_ctrl.v	/^reg  [3:0] state;                        \/\/读写FIFO控制状态$/;"	r	module:sdram_fifo_ctrl
state	sim/tb/altera_mf.v	/^  reg [1:0]  state, state0q;$/;"	r	module:alt_dfe
state	sim/tb/altera_mf.v	/^  reg [1:0]  state, state0q;$/;"	r	module:alt_eyemon
state0q	sim/tb/altera_mf.v	/^  reg [1:0]  state, state0q;$/;"	r	module:alt_dfe
state0q	sim/tb/altera_mf.v	/^  reg [1:0]  state, state0q;$/;"	r	module:alt_eyemon
stateReg	sim/tb/altera_mf.v	/^        begin : stateReg$/;"	b	module:jtag_tap_controller
stateTrans	sim/tb/altera_mf.v	/^        begin : stateTrans$/;"	b	module:jtag_tap_controller
state_33m_0	rtl/lcd/clk_div.v	/^reg  [1:0]  state_33m_0;$/;"	r	module:clk_div
state_33m_0	sim/tb/lcd/clk_div.v	/^reg  [1:0]  state_33m_0;$/;"	r	module:clk_div
state_33m_1	rtl/lcd/clk_div.v	/^reg  [1:0]  state_33m_1;$/;"	r	module:clk_div
state_33m_1	sim/tb/lcd/clk_div.v	/^reg  [1:0]  state_33m_1;$/;"	r	module:clk_div
stick_bits_or	sim/tb/altera_mf.v	/^    reg stick_bits_or;$/;"	r	module:altmult_add
sticky_bit	sim/tb/altera_mf.v	/^    reg sticky_bit;$/;"	r	module:altfp_mult
stop_lock_count	sim/tb/altera_mf.v	/^integer stop_lock_count;$/;"	r	module:altclklock
stop_vco	sim/tb/altera_mf.v	/^    reg stop_vco;$/;"	r	module:MF_cycloneiii_pll
stop_vco	sim/tb/altera_mf.v	/^    reg stop_vco;$/;"	r	module:MF_cycloneiiigl_pll
stop_vco	sim/tb/altera_mf.v	/^    reg stop_vco;$/;"	r	module:MF_stratix_pll
stop_vco	sim/tb/altera_mf.v	/^    reg stop_vco;$/;"	r	module:MF_stratixii_pll
stop_vco	sim/tb/altera_mf.v	/^    reg stop_vco;$/;"	r	module:MF_stratixiii_pll
storage_enable	sim/tb/altera_mf.v	/^    input    storage_enable;$/;"	p	module:sld_signaltap
stp1.stp	par/output_files/stp1.stp	1;"	F
stp1_auto_stripped.stp	par/db/stp1_auto_stripped.stp	1;"	F
str2int	sim/tb/altera_mf.v	/^    function integer str2int; $/;"	f	module:MF_cycloneiii_pll
str2int	sim/tb/altera_mf.v	/^    function integer str2int; $/;"	f	module:MF_cycloneiiigl_pll
str2int	sim/tb/altera_mf.v	/^    function integer str2int; $/;"	f	module:MF_stratix_pll
str2int	sim/tb/altera_mf.v	/^    function integer str2int; $/;"	f	module:MF_stratixii_pll
str2int	sim/tb/altera_mf.v	/^    function integer str2int; $/;"	f	module:MF_stratixiii_pll
str_to_int	sim/tb/altera_mf.v	/^    function integer str_to_int;$/;"	f	module:dcfifo_low_latency
stratix3_activeclock	sim/tb/altera_mf.v	/^wire stratix3_activeclock;$/;"	n	module:altpll
stratix3_areset	sim/tb/altera_mf.v	/^wire stratix3_areset;$/;"	n	module:altpll
stratix3_clk	sim/tb/altera_mf.v	/^wire [9:0] stratix3_clk;$/;"	n	module:altpll
stratix3_clkbad	sim/tb/altera_mf.v	/^wire [1:0] stratix3_clkbad;$/;"	n	module:altpll
stratix3_clkswitch	sim/tb/altera_mf.v	/^wire stratix3_clkswitch;$/;"	n	module:altpll
stratix3_fbin	sim/tb/altera_mf.v	/^wire stratix3_fbin;$/;"	n	module:altpll
stratix3_fbout	sim/tb/altera_mf.v	/^wire stratix3_fbout;$/;"	n	module:altpll
stratix3_inclk	sim/tb/altera_mf.v	/^wire [1:0] stratix3_inclk;$/;"	n	module:altpll
stratix3_locked	sim/tb/altera_mf.v	/^wire stratix3_locked;$/;"	n	module:altpll
stratix3_pfdena	sim/tb/altera_mf.v	/^wire stratix3_pfdena;$/;"	n	module:altpll
stratix3_phasecounterselect	sim/tb/altera_mf.v	/^wire [3:0] stratix3_phasecounterselect;$/;"	n	module:altpll
stratix3_phasedone	sim/tb/altera_mf.v	/^wire stratix3_phasedone;$/;"	n	module:altpll
stratix3_scanclk	sim/tb/altera_mf.v	/^wire stratix3_scanclk;$/;"	n	module:altpll
stratix3_scandataout	sim/tb/altera_mf.v	/^wire stratix3_scandataout;$/;"	n	module:altpll
stratix3_scandone	sim/tb/altera_mf.v	/^wire stratix3_scandone;$/;"	n	module:altpll
stratix3_vcooverrange	sim/tb/altera_mf.v	/^wire stratix3_vcooverrange;$/;"	n	module:altpll
stratix3_vcounderrange	sim/tb/altera_mf.v	/^wire stratix3_vcounderrange;$/;"	n	module:altpll
stratix_activeclock	sim/tb/altera_mf.v	/^wire stratix_activeclock;$/;"	n	module:altpll
stratix_areset	sim/tb/altera_mf.v	/^wire stratix_areset;$/;"	n	module:altpll
stratix_clk	sim/tb/altera_mf.v	/^wire [5:0] stratix_clk;$/;"	n	module:altpll
stratix_clkbad	sim/tb/altera_mf.v	/^wire [1:0] stratix_clkbad;$/;"	n	module:altpll
stratix_clkena	sim/tb/altera_mf.v	/^wire [5:0] stratix_clkena;$/;"	n	module:altpll
stratix_clkloss	sim/tb/altera_mf.v	/^wire stratix_clkloss;$/;"	n	module:altpll
stratix_clkswitch	sim/tb/altera_mf.v	/^wire stratix_clkswitch;$/;"	n	module:altpll
stratix_dataout	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] stratix_dataout;$/;"	n	module:altlvds_rx
stratix_ena	sim/tb/altera_mf.v	/^wire stratix_ena;$/;"	n	module:altpll
stratix_enable	sim/tb/altera_mf.v	/^    wire stratix_enable;$/;"	n	module:altlvds_tx
stratix_enable0	sim/tb/altera_mf.v	/^    wire stratix_enable0;$/;"	n	module:altlvds_rx
stratix_enable0	sim/tb/altera_mf.v	/^    wire stratix_enable0;$/;"	n	module:altlvds_tx
stratix_enable0	sim/tb/altera_mf.v	/^wire stratix_enable0;$/;"	n	module:altpll
stratix_enable1	sim/tb/altera_mf.v	/^    wire stratix_enable1;$/;"	n	module:altlvds_rx
stratix_enable1	sim/tb/altera_mf.v	/^    wire stratix_enable1;$/;"	n	module:altlvds_tx
stratix_enable1	sim/tb/altera_mf.v	/^wire stratix_enable1;$/;"	n	module:altpll
stratix_extclk	sim/tb/altera_mf.v	/^wire [3:0] stratix_extclk;$/;"	n	module:altpll
stratix_extclkena	sim/tb/altera_mf.v	/^wire [3:0] stratix_extclkena;$/;"	n	module:altpll
stratix_family	sim/tb/altera_mf.v	/^    reg stratix_family;$/;"	r	module:scfifo
stratix_fastclk	sim/tb/altera_mf.v	/^    wire stratix_fastclk;$/;"	n	module:altlvds_rx
stratix_fbin	sim/tb/altera_mf.v	/^wire stratix_fbin;$/;"	n	module:altpll
stratix_inclk	sim/tb/altera_mf.v	/^wire [1:0] stratix_inclk;$/;"	n	module:altpll
stratix_inclock	sim/tb/altera_mf.v	/^    wire stratix_inclock;$/;"	n	module:altlvds_tx
stratix_locked	sim/tb/altera_mf.v	/^    wire stratix_locked;$/;"	n	module:altlvds_rx
stratix_locked	sim/tb/altera_mf.v	/^    wire stratix_locked;$/;"	n	module:altlvds_tx
stratix_locked	sim/tb/altera_mf.v	/^wire stratix_locked;$/;"	n	module:altpll
stratix_lvds_rx	sim/tb/altera_mf.v	/^module stratix_lvds_rx ($/;"	m
stratix_oe	sim/tb/altera_mf.v	/^wire stratix_oe;$/;"	n	module:altddio_out
stratix_outclock	sim/tb/altera_mf.v	/^    wire stratix_outclock;$/;"	n	module:altlvds_tx
stratix_pfdena	sim/tb/altera_mf.v	/^wire stratix_pfdena;$/;"	n	module:altpll
stratix_pll	sim/tb/altera_mf.v	/^begin : stratix_pll$/;"	b	module:altpll
stratix_pll_areset	sim/tb/altera_mf.v	/^    wire stratix_pll_areset;$/;"	n	module:altlvds_rx
stratix_pll_areset	sim/tb/altera_mf.v	/^    wire stratix_pll_areset;$/;"	n	module:altlvds_tx
stratix_pll_enable	sim/tb/altera_mf.v	/^    wire stratix_pll_enable;$/;"	n	module:altlvds_rx
stratix_pll_enable	sim/tb/altera_mf.v	/^    wire stratix_pll_enable;$/;"	n	module:altlvds_tx
stratix_pll_inclock	sim/tb/altera_mf.v	/^    wire [1:0] stratix_pll_inclock;$/;"	n	module:altlvds_tx
stratix_pll_inclock	sim/tb/altera_mf.v	/^    wire[1:0] stratix_pll_inclock;$/;"	n	module:altlvds_rx
stratix_pll_outclock	sim/tb/altera_mf.v	/^    wire [5:0] stratix_pll_outclock;$/;"	n	module:altlvds_tx
stratix_pll_outclock	sim/tb/altera_mf.v	/^    wire[5:0] stratix_pll_outclock;$/;"	n	module:altlvds_rx
stratix_scanclk	sim/tb/altera_mf.v	/^wire stratix_scanclk;$/;"	n	module:altpll
stratix_scanclr	sim/tb/altera_mf.v	/^wire stratix_scanclr;$/;"	n	module:altpll
stratix_scandata	sim/tb/altera_mf.v	/^wire stratix_scandata;$/;"	n	module:altpll
stratix_scandataout	sim/tb/altera_mf.v	/^wire stratix_scandataout;$/;"	n	module:altpll
stratix_slowclk	sim/tb/altera_mf.v	/^    wire stratix_slowclk;$/;"	n	module:altlvds_rx
stratix_tx_outclk	sim/tb/altera_mf.v	/^    begin : stratix_tx_outclk$/;"	b	module:altlvds_tx
stratix_tx_outclk	sim/tb/altera_mf.v	/^module stratix_tx_outclk ($/;"	m
stratixgx_coreclk	sim/tb/altera_mf.v	/^    wire[number_of_channels -1 :0] stratixgx_coreclk;$/;"	n	module:altlvds_rx
stratixgx_dataout	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] stratixgx_dataout;$/;"	n	module:altlvds_rx
stratixgx_dpa_locked	sim/tb/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixgx_dpa_locked;$/;"	n	module:altlvds_rx
stratixgx_dpa_lvds_rx	sim/tb/altera_mf.v	/^module stratixgx_dpa_lvds_rx ($/;"	m
stratixgx_fastclk	sim/tb/altera_mf.v	/^    wire stratixgx_fastclk;$/;"	n	module:altlvds_rx
stratixgx_slowclk	sim/tb/altera_mf.v	/^    wire stratixgx_slowclk;$/;"	n	module:altlvds_rx
stratixii_activeclock	sim/tb/altera_mf.v	/^wire stratixii_activeclock;$/;"	n	module:altpll
stratixii_areset	sim/tb/altera_mf.v	/^wire stratixii_areset;$/;"	n	module:altpll
stratixii_block	sim/tb/altera_mf.v	/^    wire stratixii_block;$/;"	n	module:altmult_add
stratixii_cda_max	sim/tb/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixii_cda_max;$/;"	n	module:altlvds_rx
stratixii_clk	sim/tb/altera_mf.v	/^wire [5:0] stratixii_clk;$/;"	n	module:altpll
stratixii_clkbad	sim/tb/altera_mf.v	/^wire [1:0] stratixii_clkbad;$/;"	n	module:altpll
stratixii_clkloss	sim/tb/altera_mf.v	/^wire stratixii_clkloss;$/;"	n	module:altpll
stratixii_clkswitch	sim/tb/altera_mf.v	/^wire stratixii_clkswitch;$/;"	n	module:altpll
stratixii_dataout	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] stratixii_dataout;$/;"	n	module:altlvds_rx
stratixii_dpa_locked	sim/tb/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixii_dpa_locked;$/;"	n	module:altlvds_rx
stratixii_ena	sim/tb/altera_mf.v	/^wire stratixii_ena;$/;"	n	module:altpll
stratixii_enable	sim/tb/altera_mf.v	/^    wire stratixii_enable;$/;"	n	module:altlvds_rx
stratixii_enable	sim/tb/altera_mf.v	/^    wire stratixii_enable;$/;"	n	module:altlvds_tx
stratixii_enable0	sim/tb/altera_mf.v	/^    wire stratixii_enable0;$/;"	n	module:altlvds_rx
stratixii_enable0	sim/tb/altera_mf.v	/^    wire stratixii_enable0;$/;"	n	module:altlvds_tx
stratixii_enable0	sim/tb/altera_mf.v	/^wire stratixii_enable0;$/;"	n	module:altpll
stratixii_enable1	sim/tb/altera_mf.v	/^    wire stratixii_enable1;$/;"	n	module:altlvds_rx
stratixii_enable1	sim/tb/altera_mf.v	/^    wire stratixii_enable1;$/;"	n	module:altlvds_tx
stratixii_enable1	sim/tb/altera_mf.v	/^wire stratixii_enable1;$/;"	n	module:altpll
stratixii_fastclk	sim/tb/altera_mf.v	/^    wire stratixii_fastclk;$/;"	n	module:altlvds_rx
stratixii_fbin	sim/tb/altera_mf.v	/^wire stratixii_fbin;$/;"	n	module:altpll
stratixii_inclk	sim/tb/altera_mf.v	/^wire [1:0] stratixii_inclk;$/;"	n	module:altpll
stratixii_inclock	sim/tb/altera_mf.v	/^    wire stratixii_inclock;$/;"	n	module:altlvds_tx
stratixii_locked	sim/tb/altera_mf.v	/^    wire stratixii_locked;$/;"	n	module:altlvds_rx
stratixii_locked	sim/tb/altera_mf.v	/^    wire stratixii_locked;$/;"	n	module:altlvds_tx
stratixii_locked	sim/tb/altera_mf.v	/^wire stratixii_locked;$/;"	n	module:altpll
stratixii_lvds_rx	sim/tb/altera_mf.v	/^    begin : stratixii_lvds_rx$/;"	b	module:altlvds_rx
stratixii_lvds_rx	sim/tb/altera_mf.v	/^module stratixii_lvds_rx ($/;"	m
stratixii_outclock	sim/tb/altera_mf.v	/^    wire stratixii_outclock;$/;"	n	module:altlvds_tx
stratixii_pfdena	sim/tb/altera_mf.v	/^wire stratixii_pfdena;$/;"	n	module:altpll
stratixii_pll	sim/tb/altera_mf.v	/^begin : stratixii_pll$/;"	b	module:altpll
stratixii_pll_areset	sim/tb/altera_mf.v	/^    wire stratixii_pll_areset;$/;"	n	module:altlvds_rx
stratixii_pll_areset	sim/tb/altera_mf.v	/^    wire stratixii_pll_areset;$/;"	n	module:altlvds_tx
stratixii_pll_enable	sim/tb/altera_mf.v	/^    wire stratixii_pll_enable;$/;"	n	module:altlvds_rx
stratixii_pll_enable	sim/tb/altera_mf.v	/^    wire stratixii_pll_enable;$/;"	n	module:altlvds_tx
stratixii_pll_inclock	sim/tb/altera_mf.v	/^    wire [1:0] stratixii_pll_inclock;$/;"	n	module:altlvds_tx
stratixii_pll_inclock	sim/tb/altera_mf.v	/^    wire[1:0] stratixii_pll_inclock;$/;"	n	module:altlvds_rx
stratixii_pll_outclock	sim/tb/altera_mf.v	/^    wire [5:0] stratixii_pll_outclock;$/;"	n	module:altlvds_tx
stratixii_pll_outclock	sim/tb/altera_mf.v	/^    wire[5:0] stratixii_pll_outclock;$/;"	n	module:altlvds_rx
stratixii_scanclk	sim/tb/altera_mf.v	/^wire stratixii_scanclk;$/;"	n	module:altpll
stratixii_scandata	sim/tb/altera_mf.v	/^wire stratixii_scandata;$/;"	n	module:altpll
stratixii_scandataout	sim/tb/altera_mf.v	/^wire stratixii_scandataout;$/;"	n	module:altpll
stratixii_scandone	sim/tb/altera_mf.v	/^wire stratixii_scandone;$/;"	n	module:altpll
stratixii_scanread	sim/tb/altera_mf.v	/^wire stratixii_scanread;$/;"	n	module:altpll
stratixii_scanwrite	sim/tb/altera_mf.v	/^wire stratixii_scanwrite;$/;"	n	module:altpll
stratixii_sclkout0	sim/tb/altera_mf.v	/^    wire stratixii_sclkout0;$/;"	n	module:altlvds_rx
stratixii_sclkout0	sim/tb/altera_mf.v	/^    wire stratixii_sclkout0;$/;"	n	module:altlvds_tx
stratixii_sclkout0	sim/tb/altera_mf.v	/^wire stratixii_sclkout0;$/;"	n	module:altpll
stratixii_sclkout1	sim/tb/altera_mf.v	/^    wire stratixii_sclkout1;$/;"	n	module:altlvds_rx
stratixii_sclkout1	sim/tb/altera_mf.v	/^    wire stratixii_sclkout1;$/;"	n	module:altlvds_tx
stratixii_sclkout1	sim/tb/altera_mf.v	/^wire stratixii_sclkout1;$/;"	n	module:altpll
stratixii_tx_outclk	sim/tb/altera_mf.v	/^    begin: stratixii_tx_outclk$/;"	b	module:altlvds_tx
stratixii_tx_outclk	sim/tb/altera_mf.v	/^module stratixii_tx_outclk ($/;"	m
stratixiii_block	sim/tb/altera_mf.v	/^    wire stratixiii_block;$/;"	n	module:altmult_add
stratixiii_cda_max	sim/tb/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixiii_cda_max;$/;"	n	module:altlvds_rx
stratixiii_dataout	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] stratixiii_dataout;$/;"	n	module:altlvds_rx
stratixiii_divfwdclk	sim/tb/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixiii_divfwdclk;$/;"	n	module:altlvds_rx
stratixiii_dpa_locked	sim/tb/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixiii_dpa_locked;$/;"	n	module:altlvds_rx
stratixiii_enable	sim/tb/altera_mf.v	/^    wire stratixiii_enable;$/;"	n	module:altlvds_rx
stratixiii_enable0	sim/tb/altera_mf.v	/^    wire stratixiii_enable0;$/;"	n	module:altlvds_tx
stratixiii_enable0_dly	sim/tb/altera_mf.v	/^    reg stratixiii_enable0_dly;$/;"	r	module:altlvds_tx
stratixiii_enable1	sim/tb/altera_mf.v	/^    wire stratixiii_enable1;$/;"	n	module:altlvds_tx
stratixiii_enable1_dly	sim/tb/altera_mf.v	/^    reg stratixiii_enable1_dly;$/;"	r	module:altlvds_tx
stratixiii_fastclk	sim/tb/altera_mf.v	/^    wire stratixiii_fastclk;$/;"	n	module:altlvds_rx
stratixiii_locked	sim/tb/altera_mf.v	/^    wire stratixiii_locked;$/;"	n	module:altlvds_rx
stratixiii_locked	sim/tb/altera_mf.v	/^    wire stratixiii_locked;$/;"	n	module:altlvds_tx
stratixiii_lvds_rx	sim/tb/altera_mf.v	/^    begin : stratixiii_lvds_rx$/;"	b	module:altlvds_rx
stratixiii_lvds_rx	sim/tb/altera_mf.v	/^module stratixiii_lvds_rx ($/;"	m
stratixiii_lvds_rx_channel	sim/tb/altera_mf.v	/^    begin : stratixiii_lvds_rx_channel$/;"	b	module:stratixiii_lvds_rx
stratixiii_lvds_rx_channel	sim/tb/altera_mf.v	/^module stratixiii_lvds_rx_channel ($/;"	m
stratixiii_lvds_rx_dpa	sim/tb/altera_mf.v	/^    begin: stratixiii_lvds_rx_dpa$/;"	b	module:stratixiii_lvds_rx_channel
stratixiii_lvds_rx_dpa	sim/tb/altera_mf.v	/^module stratixiii_lvds_rx_dpa ($/;"	m
stratixiii_pll	sim/tb/altera_mf.v	/^begin : stratixiii_pll$/;"	b	module:altpll
stratixiii_pll_areset	sim/tb/altera_mf.v	/^    wire stratixiii_pll_areset;$/;"	n	module:altlvds_rx
stratixiii_pll_areset	sim/tb/altera_mf.v	/^    wire stratixiii_pll_areset;$/;"	n	module:altlvds_tx
stratixiii_pll_inclock	sim/tb/altera_mf.v	/^    wire [1:0] stratixiii_pll_inclock;$/;"	n	module:altlvds_tx
stratixiii_pll_inclock	sim/tb/altera_mf.v	/^    wire[1:0] stratixiii_pll_inclock;$/;"	n	module:altlvds_rx
stratixiii_pll_outclock	sim/tb/altera_mf.v	/^    wire [9:0] stratixiii_pll_outclock;$/;"	n	module:altlvds_tx
stratixiii_pll_outclock	sim/tb/altera_mf.v	/^    wire[9:0] stratixiii_pll_outclock;$/;"	n	module:altlvds_rx
stratixiii_slowclk	sim/tb/altera_mf.v	/^    wire stratixiii_slowclk;$/;"	n	module:altlvds_rx
stratixv_block	sim/tb/altera_mf.v	/^	wire stratixv_block;$/;"	n	module:altmult_add
stratixv_local_clk_divider	sim/tb/altera_mf.v	/^    begin: stratixv_local_clk_divider$/;"	b	module:altlvds_tx
stratixv_local_clk_divider	sim/tb/altera_mf.v	/^    begin: stratixv_local_clk_divider$/;"	b	module:stratixiii_lvds_rx_channel
stratixv_local_clk_divider	sim/tb/altera_mf.v	/^module stratixv_local_clk_divider ($/;"	m
stx_m_cntr	sim/tb/altera_mf.v	/^module stx_m_cntr  (clk,$/;"	m
stx_n_cntr	sim/tb/altera_mf.v	/^module stx_n_cntr  (clk,$/;"	m
stx_phase_shift_txdata	sim/tb/altera_mf.v	/^    reg [9 : 0] stx_phase_shift_txdata;$/;"	r	module:altlvds_tx
stx_scale_cntr	sim/tb/altera_mf.v	/^module stx_scale_cntr  (clk,$/;"	m
sub_wire0	rtl/pll.v	/^	wire [4:0] sub_wire0;$/;"	n	module:pll
sub_wire0	rtl/sdram/pll.v	/^	wire [4:0] sub_wire0;$/;"	n	module:pll
sub_wire0	rtl/sdram/rdfifo.v	/^	wire [15:0] sub_wire0;$/;"	n	module:rdfifo
sub_wire0	rtl/sdram/wrfifo.v	/^	wire [10:0] sub_wire0;$/;"	n	module:wrfifo
sub_wire1	rtl/pll.v	/^	wire [1:1] sub_wire1 = sub_wire0[1:1];$/;"	n	module:pll
sub_wire1	rtl/sdram/pll.v	/^	wire [1:1] sub_wire1 = sub_wire0[1:1];$/;"	n	module:pll
sub_wire1	rtl/sdram/rdfifo.v	/^	wire [10:0] sub_wire1;$/;"	n	module:rdfifo
sub_wire1	rtl/sdram/wrfifo.v	/^	wire [15:0] sub_wire1;$/;"	n	module:wrfifo
sub_wire2	rtl/pll.v	/^	wire  sub_wire2;$/;"	n	module:pll
sub_wire2	rtl/sdram/pll.v	/^	wire  sub_wire2;$/;"	n	module:pll
sub_wire3	rtl/pll.v	/^	wire [0:0] sub_wire3 = sub_wire0[0:0];$/;"	n	module:pll
sub_wire3	rtl/sdram/pll.v	/^	wire [0:0] sub_wire3 = sub_wire0[0:0];$/;"	n	module:pll
sub_wire4	rtl/pll.v	/^	wire [2:2] sub_wire4 = sub_wire0[2:2];$/;"	n	module:pll
sub_wire4	rtl/sdram/pll.v	/^	wire [2:2] sub_wire4 = sub_wire0[2:2];$/;"	n	module:pll
sub_wire5	rtl/pll.v	/^	wire  sub_wire5 = inclk0;$/;"	n	module:pll
sub_wire5	rtl/sdram/pll.v	/^	wire  sub_wire5 = inclk0;$/;"	n	module:pll
sub_wire6	rtl/pll.v	/^	wire [1:0] sub_wire6 = {sub_wire7, sub_wire5};$/;"	n	module:pll
sub_wire6	rtl/sdram/pll.v	/^	wire [1:0] sub_wire6 = {sub_wire7, sub_wire5};$/;"	n	module:pll
sub_wire7	rtl/pll.v	/^	wire [0:0] sub_wire7 = 1'h0;$/;"	n	module:pll
sub_wire7	rtl/sdram/pll.v	/^	wire [0:0] sub_wire7 = 1'h0;$/;"	n	module:pll
sum	sim/tb/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
sum	sim/tb/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
sw_bank_en0	rtl/sdram/new 1.v	/^reg        sw_bank_en0;                  \/\/切换BANK使能信号$/;"	r	module:sdram_fifo_ctrl
sw_bank_en0	rtl/sdram/sdram_fifo_ctrl.v	/^reg        sw_bank_en0;                  \/\/切换BANK0，1使能信号$/;"	r	module:sdram_fifo_ctrl
sw_bank_en1	rtl/sdram/new 1.v	/^reg        sw_bank_en1;                  \/\/切换BANK使能信号$/;"	r	module:sdram_fifo_ctrl
sw_bank_en1	rtl/sdram/sdram_fifo_ctrl.v	/^reg        sw_bank_en1;                  \/\/切换BANK2，3使能信号$/;"	r	module:sdram_fifo_ctrl
swap	sim/tb/altera_mf.v	/^        integer swap;$/;"	r	task:MF_cycloneiii_pll.find_simple_integer_fraction
swap	sim/tb/altera_mf.v	/^        integer swap;$/;"	r	task:MF_cycloneiiigl_pll.find_simple_integer_fraction
swap	sim/tb/altera_mf.v	/^        integer swap;$/;"	r	task:MF_stratix_pll.find_simple_integer_fraction
swap	sim/tb/altera_mf.v	/^        integer swap;$/;"	r	task:MF_stratixii_pll.find_simple_integer_fraction
swap	sim/tb/altera_mf.v	/^        integer swap;$/;"	r	task:MF_stratixiii_pll.find_simple_integer_fraction
switch_clock	sim/tb/altera_mf.v	/^    reg switch_clock;$/;"	r	module:MF_cycloneiii_pll
switch_clock	sim/tb/altera_mf.v	/^    reg switch_clock;$/;"	r	module:MF_cycloneiiigl_pll
switch_clock	sim/tb/altera_mf.v	/^    reg switch_clock;$/;"	r	module:MF_stratixiii_pll
switch_over_count	sim/tb/altera_mf.v	/^    integer switch_over_count;$/;"	r	module:MF_cycloneiii_pll
switch_over_count	sim/tb/altera_mf.v	/^    integer switch_over_count;$/;"	r	module:MF_cycloneiiigl_pll
switch_over_count	sim/tb/altera_mf.v	/^    integer switch_over_count;$/;"	r	module:MF_stratix_pll
switch_over_count	sim/tb/altera_mf.v	/^    integer switch_over_count;$/;"	r	module:MF_stratixii_pll
switch_over_count	sim/tb/altera_mf.v	/^    integer switch_over_count;$/;"	r	module:MF_stratixiii_pll
switch_over_counter	sim/tb/altera_mf.v	/^    parameter switch_over_counter                  = 1;$/;"	c	module:MF_cycloneiii_pll
switch_over_counter	sim/tb/altera_mf.v	/^    parameter switch_over_counter                  = 1;$/;"	c	module:MF_cycloneiiigl_pll
switch_over_counter	sim/tb/altera_mf.v	/^    parameter switch_over_counter                  = 1;$/;"	c	module:MF_stratixii_pll
switch_over_counter	sim/tb/altera_mf.v	/^    parameter switch_over_counter                  = 1;$/;"	c	module:MF_stratixiii_pll
switch_over_counter	sim/tb/altera_mf.v	/^    parameter switch_over_counter = 1;$/;"	c	module:MF_stratix_pll
switch_over_counter	sim/tb/altera_mf.v	/^parameter   switch_over_counter       = 0;$/;"	c	module:altpll
switch_over_on_gated_lock	sim/tb/altera_mf.v	/^    parameter switch_over_on_gated_lock            = "off";$/;"	c	module:MF_stratixii_pll
switch_over_on_gated_lock	sim/tb/altera_mf.v	/^    parameter switch_over_on_gated_lock = "off";$/;"	c	module:MF_stratix_pll
switch_over_on_gated_lock	sim/tb/altera_mf.v	/^parameter   switch_over_on_gated_lock = "OFF" ;$/;"	c	module:altpll
switch_over_on_lossclk	sim/tb/altera_mf.v	/^    parameter switch_over_on_lossclk               = "off";$/;"	c	module:MF_stratixii_pll
switch_over_on_lossclk	sim/tb/altera_mf.v	/^    parameter switch_over_on_lossclk = "off";$/;"	c	module:MF_stratix_pll
switch_over_on_lossclk	sim/tb/altera_mf.v	/^parameter   switch_over_on_lossclk    = "OFF" ;$/;"	c	module:altpll
switch_over_type	sim/tb/altera_mf.v	/^    parameter switch_over_type                     = "auto";$/;"	c	module:MF_cycloneiii_pll
switch_over_type	sim/tb/altera_mf.v	/^    parameter switch_over_type                     = "auto";$/;"	c	module:MF_cycloneiiigl_pll
switch_over_type	sim/tb/altera_mf.v	/^    parameter switch_over_type                     = "auto";$/;"	c	module:MF_stratixii_pll
switch_over_type	sim/tb/altera_mf.v	/^    parameter switch_over_type                     = "auto";$/;"	c	module:MF_stratixiii_pll
switch_over_type	sim/tb/altera_mf.v	/^parameter   switch_over_type          = "AUTO";$/;"	c	module:altpll
sync	sim/tb/altera_mf.v	/^        begin : sync$/;"	b	module:altera_std_synchronizer_bundle
sync_b_reg	sim/tb/altera_mf.v	/^    reg [(REGISTER_WIDTH*2) -1 :0] sync_b_reg;$/;"	r	module:flexible_lvds_tx
sync_clock	sim/tb/altera_mf.v	/^    reg sync_clock;$/;"	r	module:flexible_lvds_rx
sync_dffe	sim/tb/altera_mf.v	/^    reg sync_dffe;$/;"	r	module:flexible_lvds_tx
sync_inclock	sim/tb/altera_mf.v	/^    input sync_inclock;$/;"	p	module:altlvds_tx
sync_inclock	sim/tb/altera_mf.v	/^    tri0 sync_inclock;$/;"	n	module:altlvds_tx
sync_rdaclr	sim/tb/altera_mf.v	/^    reg sync_rdaclr;$/;"	r	module:dcfifo_low_latency
sync_rdaclr_pre	sim/tb/altera_mf.v	/^    reg sync_rdaclr_pre;$/;"	r	module:dcfifo_low_latency
sync_reset	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] sync_reset;$/;"	r	module:stratixgx_dpa_lvds_rx
sync_wraclr	sim/tb/altera_mf.v	/^    reg sync_wraclr;$/;"	r	module:dcfifo_low_latency
sync_wraclr_pre	sim/tb/altera_mf.v	/^    reg sync_wraclr_pre;$/;"	r	module:dcfifo_low_latency
sys_addr	rtl/sdram/sdram_cmd.v	/^wire [23:0] sys_addr;                   \/\/SDRAM读写地址 $/;"	n	module:sdram_cmd
sys_clk	rtl/dual_ov5640_lcd.v	/^    input         sys_clk    ,  \/\/系统时钟$/;"	p	module:dual_ov5640_lcd
sys_init_done	rtl/dual_ov5640_lcd.v	/^wire        sys_init_done  ;  \/\/系统初始化完成(sdram初始化+摄像头初始化)$/;"	n	module:dual_ov5640_lcd
sys_rdaddr	rtl/sdram/sdram_cmd.v	/^    input      [23:0] sys_rdaddr,       \/\/读SDRAM时地址$/;"	p	module:sdram_cmd
sys_rst_n	rtl/dual_ov5640_lcd.v	/^    input         sys_rst_n  ,  \/\/系统复位，低电平有效$/;"	p	module:dual_ov5640_lcd
sys_rst_n	rtl/lcd/lcd_disply.v	/^    input              sys_rst_n,    \/\/复位信号$/;"	p	module:lcd_disply
sys_rst_n	rtl/lcd/lcd_driver.v	/^    input              sys_rst_n,    \/\/复位信号$/;"	p	module:lcd_driver
sys_rst_n	sim/tb/lcd/lcd_driver.v	/^    input              sys_rst_n,    \/\/复位信号$/;"	p	module:lcd_driver
sys_wraddr	rtl/sdram/sdram_cmd.v	/^    input      [23:0] sys_wraddr,       \/\/写SDRAM时地址$/;"	p	module:sdram_cmd
systolic1_reg_wire_clk	sim/tb/altera_mf.v	/^    wire systolic1_reg_wire_clk, systolic3_reg_wire_clk;$/;"	n	module:altmult_add
systolic1_reg_wire_clr	sim/tb/altera_mf.v	/^    wire systolic1_reg_wire_clr, systolic3_reg_wire_clr;$/;"	n	module:altmult_add
systolic1_reg_wire_en	sim/tb/altera_mf.v	/^    wire systolic1_reg_wire_en, systolic3_reg_wire_en;$/;"	n	module:altmult_add
systolic3_reg_wire_clk	sim/tb/altera_mf.v	/^    wire systolic1_reg_wire_clk, systolic3_reg_wire_clk;$/;"	n	module:altmult_add
systolic3_reg_wire_clr	sim/tb/altera_mf.v	/^    wire systolic1_reg_wire_clr, systolic3_reg_wire_clr;$/;"	n	module:altmult_add
systolic3_reg_wire_en	sim/tb/altera_mf.v	/^    wire systolic1_reg_wire_en, systolic3_reg_wire_en;$/;"	n	module:altmult_add
systolic_aclr1	sim/tb/altera_mf.v	/^	parameter systolic_aclr1 = "NONE";$/;"	c	module:altmult_accum
systolic_aclr1	sim/tb/altera_mf.v	/^	parameter systolic_aclr1 = "NONE";$/;"	c	module:altmult_add
systolic_aclr3	sim/tb/altera_mf.v	/^	parameter systolic_aclr3 = "NONE";$/;"	c	module:altmult_accum
systolic_aclr3	sim/tb/altera_mf.v	/^	parameter systolic_aclr3 = "NONE";$/;"	c	module:altmult_add
systolic_delay1	sim/tb/altera_mf.v	/^	parameter systolic_delay1 = "UNREGISTERED";$/;"	c	module:altmult_accum
systolic_delay1	sim/tb/altera_mf.v	/^	parameter systolic_delay1 = "UNREGISTERED";$/;"	c	module:altmult_add
systolic_delay3	sim/tb/altera_mf.v	/^	parameter systolic_delay3 = "UNREGISTERED";$/;"	c	module:altmult_accum
systolic_delay3	sim/tb/altera_mf.v	/^	parameter systolic_delay3 = "UNREGISTERED";$/;"	c	module:altmult_add
systolic_register1	sim/tb/altera_mf.v	/^    wire  [(int_width_a + int_width_b) -1:0] systolic_register1;$/;"	n	module:altmult_add
systolic_register3	sim/tb/altera_mf.v	/^    wire  [(int_width_a + int_width_b) -1:0] systolic_register3;$/;"	n	module:altmult_add
t1	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.maxnegabs
t1	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.mintimedelay
t1	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.maxnegabs
t1	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.mintimedelay
t1	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.maxnegabs
t1	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.mintimedelay
t1	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.maxnegabs
t1	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.mintimedelay
t1	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.maxnegabs
t1	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.mintimedelay
t1	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
t1	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
t1	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
t1	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
t1	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.maxnegabs
t1	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.mintimedelay
t1	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.maxnegabs
t1	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.mintimedelay
t1	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.maxnegabs
t1	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.mintimedelay
t10	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.maxnegabs
t10	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.mintimedelay
t10	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.maxnegabs
t10	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.mintimedelay
t10	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.maxnegabs
t10	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.mintimedelay
t10	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.maxnegabs
t10	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.mintimedelay
t10	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.maxnegabs
t10	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.mintimedelay
t10	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
t10	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
t10	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
t10	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
t10	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.maxnegabs
t10	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.mintimedelay
t10	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.maxnegabs
t10	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.mintimedelay
t10	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.maxnegabs
t10	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.mintimedelay
t2	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.maxnegabs
t2	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.mintimedelay
t2	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.maxnegabs
t2	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.mintimedelay
t2	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.maxnegabs
t2	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.mintimedelay
t2	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.maxnegabs
t2	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.mintimedelay
t2	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.maxnegabs
t2	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.mintimedelay
t2	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
t2	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
t2	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
t2	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
t2	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.maxnegabs
t2	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.mintimedelay
t2	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.maxnegabs
t2	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.mintimedelay
t2	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.maxnegabs
t2	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.mintimedelay
t3	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.maxnegabs
t3	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.mintimedelay
t3	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.maxnegabs
t3	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.mintimedelay
t3	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.maxnegabs
t3	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.mintimedelay
t3	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.maxnegabs
t3	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.mintimedelay
t3	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.maxnegabs
t3	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.mintimedelay
t3	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
t3	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
t3	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
t3	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
t3	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.maxnegabs
t3	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.mintimedelay
t3	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.maxnegabs
t3	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.mintimedelay
t3	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.maxnegabs
t3	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.mintimedelay
t4	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.maxnegabs
t4	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.mintimedelay
t4	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.maxnegabs
t4	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.mintimedelay
t4	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.maxnegabs
t4	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.mintimedelay
t4	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.maxnegabs
t4	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.mintimedelay
t4	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.maxnegabs
t4	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.mintimedelay
t4	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
t4	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
t4	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
t4	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
t4	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.maxnegabs
t4	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.mintimedelay
t4	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.maxnegabs
t4	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.mintimedelay
t4	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.maxnegabs
t4	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.mintimedelay
t5	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.maxnegabs
t5	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.mintimedelay
t5	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.maxnegabs
t5	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.mintimedelay
t5	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.maxnegabs
t5	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.mintimedelay
t5	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.maxnegabs
t5	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.mintimedelay
t5	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.maxnegabs
t5	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.mintimedelay
t5	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
t5	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
t5	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
t5	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
t5	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.maxnegabs
t5	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.mintimedelay
t5	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.maxnegabs
t5	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.mintimedelay
t5	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.maxnegabs
t5	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.mintimedelay
t6	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.maxnegabs
t6	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.mintimedelay
t6	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.maxnegabs
t6	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.mintimedelay
t6	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.maxnegabs
t6	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.mintimedelay
t6	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.maxnegabs
t6	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.mintimedelay
t6	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.maxnegabs
t6	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.mintimedelay
t6	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
t6	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
t6	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
t6	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
t6	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.maxnegabs
t6	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.mintimedelay
t6	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.maxnegabs
t6	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.mintimedelay
t6	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.maxnegabs
t6	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.mintimedelay
t7	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.maxnegabs
t7	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.mintimedelay
t7	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.maxnegabs
t7	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.mintimedelay
t7	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.maxnegabs
t7	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.mintimedelay
t7	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.maxnegabs
t7	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.mintimedelay
t7	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.maxnegabs
t7	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.mintimedelay
t7	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
t7	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
t7	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
t7	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
t7	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.maxnegabs
t7	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.mintimedelay
t7	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.maxnegabs
t7	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.mintimedelay
t7	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.maxnegabs
t7	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.mintimedelay
t8	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.maxnegabs
t8	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.mintimedelay
t8	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.maxnegabs
t8	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.mintimedelay
t8	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.maxnegabs
t8	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.mintimedelay
t8	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.maxnegabs
t8	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.mintimedelay
t8	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.maxnegabs
t8	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.mintimedelay
t8	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
t8	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
t8	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
t8	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
t8	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.maxnegabs
t8	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.mintimedelay
t8	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.maxnegabs
t8	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.mintimedelay
t8	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.maxnegabs
t8	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.mintimedelay
t9	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.maxnegabs
t9	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiii_pll.mintimedelay
t9	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.maxnegabs
t9	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_cycloneiiigl_pll.mintimedelay
t9	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.maxnegabs
t9	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratix_pll.mintimedelay
t9	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.maxnegabs
t9	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixii_pll.mintimedelay
t9	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.maxnegabs
t9	sim/tb/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p	function:MF_stratixiii_pll.mintimedelay
t9	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.maxnegabs
t9	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiii_pll.mintimedelay
t9	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.maxnegabs
t9	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_cycloneiiigl_pll.mintimedelay
t9	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.maxnegabs
t9	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratix_pll.mintimedelay
t9	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.maxnegabs
t9	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixii_pll.mintimedelay
t9	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.maxnegabs
t9	sim/tb/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r	function:MF_stratixiii_pll.mintimedelay
tAC	sim/tb/sdr.v	/^    time  tAC, tHZ;$/;"	r	module:sdr
tAC1	sim/tb/sdr_parameters.h	/^    parameter tAC1             =     0.0; \/\/ tAC1   ns    Parameter definition for compilation/;"	v	typeref:typename:parameter
tAC1	sim/tb/sdr_parameters.h	/^    parameter tAC1             =    17.0; \/\/ tAC1   ns    Parameter definition for compilation/;"	v	typeref:typename:parameter
tAC2	sim/tb/sdr_parameters.h	/^    parameter tAC2             =     5.4; \/\/ tAC2   ns    Access time from CLK (pos edge) CL =/;"	v	typeref:typename:parameter
tAC2	sim/tb/sdr_parameters.h	/^    parameter tAC2             =     6.0; \/\/ tAC2   ns    Access time from CLK (pos edge) CL =/;"	v	typeref:typename:parameter
tAC2	sim/tb/sdr_parameters.h	/^    parameter tAC2             =     7.5; \/\/ tAC2   ns    Access time from CLK (pos edge) CL =/;"	v	typeref:typename:parameter
tAC3	sim/tb/sdr_parameters.h	/^    parameter tAC3             =     5.4; \/\/ tAC3   ns    Access time from CLK (pos edge) CL =/;"	v	typeref:typename:parameter
tAH	sim/tb/sdr.v	/^            tAH  =  0.8,                                        \/\/ Addr, Ba Hold Time$/;"	c	module:sdr
tAS	sim/tb/sdr.v	/^            tAS  =  1.5,                                        \/\/ Addr, Ba Setup Time$/;"	c	module:sdr
tCH	sim/tb/sdr.v	/^            tCH  =  2.5,                                        \/\/ Clock High-Level Width$/;"	c	module:sdr
tCK1_min	sim/tb/sdr_parameters.h	/^    parameter tCK1_min         =     0.0; \/\/ tCK    ns    Nominal Clock Cycle Time$/;"	v	typeref:typename:parameter
tCK1_min	sim/tb/sdr_parameters.h	/^    parameter tCK1_min         =    20.0; \/\/ tCK    ns    Nominal Clock Cycle Time$/;"	v	typeref:typename:parameter
tCK2_min	sim/tb/sdr_parameters.h	/^    parameter tCK2_min         =     7.5; \/\/ tCK    ns    Nominal Clock Cycle Time$/;"	v	typeref:typename:parameter
tCK2_min	sim/tb/sdr_parameters.h	/^    parameter tCK2_min         =    10.0; \/\/ tCK    ns    Nominal Clock Cycle Time$/;"	v	typeref:typename:parameter
tCK3	sim/tb/sdr.v	/^            tCK3 =  7.5,$/;"	c	module:sdr
tCK3_min	sim/tb/sdr_parameters.h	/^    parameter tCK3_min         =     6.0; \/\/ tCK    ns    Nominal Clock Cycle Time$/;"	v	typeref:typename:parameter
tCK3_min	sim/tb/sdr_parameters.h	/^    parameter tCK3_min         =     7.0; \/\/ tCK    ns    Nominal Clock Cycle Time$/;"	v	typeref:typename:parameter
tCK3_min	sim/tb/sdr_parameters.h	/^    parameter tCK3_min         =     7.5; \/\/ tCK    ns    Nominal Clock Cycle Time$/;"	v	typeref:typename:parameter
tCKH	sim/tb/sdr.v	/^            tCKH =  0.8,                                        \/\/ CKE Hold  Time$/;"	c	module:sdr
tCKS	sim/tb/sdr.v	/^            tCKS =  1.5,                                        \/\/ CKE Setup Time$/;"	c	module:sdr
tCL	sim/tb/sdr.v	/^            tCL  =  2.5,                                        \/\/ Clock Low-Level Width$/;"	c	module:sdr
tCMH	sim/tb/sdr.v	/^            tCMH =  0.8,                                        \/\/ CS#, RAS#, CAS#, WE#, DQM# /;"	c	module:sdr
tCMS	sim/tb/sdr.v	/^            tCMS =  1.5,                                        \/\/ CS#, RAS#, CAS#, WE#, DQM# /;"	c	module:sdr
tDH	sim/tb/sdr.v	/^            tDH  =  0.8,                                        \/\/ Data-in Hold Time$/;"	c	module:sdr
tDS	sim/tb/sdr.v	/^            tDS  =  1.5;                                        \/\/ Data-in Setup Time$/;"	c	module:sdr
tHZ	sim/tb/sdr.v	/^    time  tAC, tHZ;$/;"	r	module:sdr
tHZ1	sim/tb/sdr_parameters.h	/^    parameter tHZ1             =     0.0; \/\/ tHZ1   ns    Parameter definition for compilation/;"	v	typeref:typename:parameter
tHZ1	sim/tb/sdr_parameters.h	/^    parameter tHZ1             =    17.0; \/\/ tHZ1   ns    Parameter definition for compilation/;"	v	typeref:typename:parameter
tHZ2	sim/tb/sdr_parameters.h	/^    parameter tHZ2             =     5.4; \/\/ tHZ2   ns    Data Out High Z time - CL = 2$/;"	v	typeref:typename:parameter
tHZ2	sim/tb/sdr_parameters.h	/^    parameter tHZ2             =     6.0; \/\/ tHZ2   ns    Data Out High Z time - CL = 2$/;"	v	typeref:typename:parameter
tHZ2	sim/tb/sdr_parameters.h	/^    parameter tHZ2             =     7.5; \/\/ tHZ2   ns    Data Out High Z time - CL = 2$/;"	v	typeref:typename:parameter
tHZ3	sim/tb/sdr_parameters.h	/^    parameter tHZ3             =     5.4; \/\/ tHZ3   ns    Data Out High Z time - CL = 3$/;"	v	typeref:typename:parameter
tMRD	sim/tb/sdr_parameters.h	/^    parameter tMRD             =     2.0; \/\/ tMRD   tCK   Load Mode Register command cycle tim/;"	v	typeref:typename:parameter
tOH	sim/tb/sdr_parameters.h	/^    parameter tOH              =     2.7; \/\/ tOH    ns    Data Out Hold time$/;"	v	typeref:typename:parameter
tOH	sim/tb/sdr_parameters.h	/^    parameter tOH              =     3.0; \/\/ tOH    ns    Data Out Hold time$/;"	v	typeref:typename:parameter
tRAS	sim/tb/sdr_parameters.h	/^    parameter tRAS             =    37.0; \/\/ tRAS   ns    Active to Precharge command time$/;"	v	typeref:typename:parameter
tRAS	sim/tb/sdr_parameters.h	/^    parameter tRAS             =    42.0; \/\/ tRAS   ns    Active to Precharge command time$/;"	v	typeref:typename:parameter
tRAS	sim/tb/sdr_parameters.h	/^    parameter tRAS             =    44.0; \/\/ tRAS   ns    Active to Precharge command time$/;"	v	typeref:typename:parameter
tRC	sim/tb/sdr_parameters.h	/^    parameter tRC              =    60.0; \/\/ tRC    ns    Active to Active\/Auto Refresh comma/;"	v	typeref:typename:parameter
tRC	sim/tb/sdr_parameters.h	/^    parameter tRC              =    66.0; \/\/ tRC    ns    Active to Active\/Auto Refresh comma/;"	v	typeref:typename:parameter
tRCD	sim/tb/sdr_parameters.h	/^    parameter tRCD             =    15.0; \/\/ tRCD   ns    Active to Read\/Write command time$/;"	v	typeref:typename:parameter
tRCD	sim/tb/sdr_parameters.h	/^    parameter tRCD             =    18.0; \/\/ tRCD   ns    Active to Read\/Write command time$/;"	v	typeref:typename:parameter
tRCD	sim/tb/sdr_parameters.h	/^    parameter tRCD             =    20.0; \/\/ tRCD   ns    Active to Read\/Write command time$/;"	v	typeref:typename:parameter
tRFC	sim/tb/sdr_parameters.h	/^    parameter tRFC             =    60.0; \/\/ tRFC   ns    Refresh to Refresh Command interval /;"	v	typeref:typename:parameter
tRFC	sim/tb/sdr_parameters.h	/^    parameter tRFC             =    66.0; \/\/ tRFC   ns    Refresh to Refresh Command interval /;"	v	typeref:typename:parameter
tRP	sim/tb/sdr_parameters.h	/^    parameter tRP              =    15.0; \/\/ tRP    ns    Precharge command period$/;"	v	typeref:typename:parameter
tRP	sim/tb/sdr_parameters.h	/^    parameter tRP              =    18.0; \/\/ tRP    ns    Precharge command period$/;"	v	typeref:typename:parameter
tRP	sim/tb/sdr_parameters.h	/^    parameter tRP              =    20.0; \/\/ tRP    ns    Precharge command period$/;"	v	typeref:typename:parameter
tRRD	sim/tb/sdr_parameters.h	/^    parameter tRRD             =     2.0; \/\/ tRRD   tCK   Active bank a to Active bank b comma/;"	v	typeref:typename:parameter
tWRa	sim/tb/sdr_parameters.h	/^    parameter tWRa             =     6.0; \/\/ tWR    ns    Write recovery time (auto-precharge /;"	v	typeref:typename:parameter
tWRa	sim/tb/sdr_parameters.h	/^    parameter tWRa             =     7.0; \/\/ tWR    ns    Write recovery time (auto-precharge /;"	v	typeref:typename:parameter
tWRa	sim/tb/sdr_parameters.h	/^    parameter tWRa             =     7.5; \/\/ tWR    ns    Write recovery time (auto-precharge /;"	v	typeref:typename:parameter
tWRm	sim/tb/sdr_parameters.h	/^    parameter tWRm             =    12.0; \/\/ tWR    ns    Write recovery time$/;"	v	typeref:typename:parameter
tWRm	sim/tb/sdr_parameters.h	/^    parameter tWRm             =    14.0; \/\/ tWR    ns    Write recovery time$/;"	v	typeref:typename:parameter
tWRm	sim/tb/sdr_parameters.h	/^    parameter tWRm             =    15.0; \/\/ tWR    ns    Write recovery time$/;"	v	typeref:typename:parameter
tap0_is_active	sim/tb/altera_mf.v	/^    reg tap0_is_active;$/;"	r	module:MF_cycloneiii_pll
tap0_is_active	sim/tb/altera_mf.v	/^    reg tap0_is_active;$/;"	r	module:MF_cycloneiiigl_pll
tap0_is_active	sim/tb/altera_mf.v	/^    reg tap0_is_active;$/;"	r	module:MF_stratixii_pll
tap0_is_active	sim/tb/altera_mf.v	/^    reg tap0_is_active;$/;"	r	module:MF_stratixiii_pll
tap_distance	sim/tb/altera_mf.v	/^    parameter tap_distance = 3;     \/\/ Specifies the distance between the$/;"	c	module:altshift_taps
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_cycloneiii_pll.counter_initial
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_cycloneiiigl_pll.counter_initial
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_stratix_pll.counter_initial
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_stratixii_pll.counter_initial
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase, m, n;$/;"	p	function:MF_stratixiii_pll.counter_initial
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p	function:MF_cycloneiii_pll.ph_adjust
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p	function:MF_cycloneiiigl_pll.ph_adjust
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p	function:MF_stratix_pll.ph_adjust
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p	function:MF_stratixii_pll.ph_adjust
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p	function:MF_stratixiii_pll.ph_adjust
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase;$/;"	p	function:MF_cycloneiii_pll.counter_ph
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase;$/;"	p	function:MF_cycloneiiigl_pll.counter_ph
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase;$/;"	p	function:MF_stratix_pll.counter_ph
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase;$/;"	p	function:MF_stratixii_pll.counter_ph
tap_phase	sim/tb/altera_mf.v	/^    input tap_phase;$/;"	p	function:MF_stratixiii_pll.counter_ph
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_cycloneiii_pll.counter_initial
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_cycloneiiigl_pll.counter_initial
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratix_pll.counter_initial
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratixii_pll.counter_initial
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r	function:MF_stratixiii_pll.counter_initial
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r	function:MF_cycloneiii_pll.ph_adjust
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r	function:MF_cycloneiiigl_pll.ph_adjust
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r	function:MF_stratix_pll.ph_adjust
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r	function:MF_stratixii_pll.ph_adjust
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r	function:MF_stratixiii_pll.ph_adjust
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase;$/;"	r	function:MF_cycloneiii_pll.counter_ph
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase;$/;"	r	function:MF_cycloneiiigl_pll.counter_ph
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase;$/;"	r	function:MF_stratix_pll.counter_ph
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase;$/;"	r	function:MF_stratixii_pll.counter_ph
tap_phase	sim/tb/altera_mf.v	/^    integer tap_phase;$/;"	r	function:MF_stratixiii_pll.counter_ph
taps	sim/tb/altera_mf.v	/^    output [RAM_WIDTH-1:0] taps;    \/\/ Output from the regularly spaced taps$/;"	p	module:altshift_taps
taps	sim/tb/altera_mf.v	/^    reg [RAM_WIDTH-1:0] taps;$/;"	r	module:altshift_taps
taps_tmp	sim/tb/altera_mf.v	/^    reg [RAM_WIDTH-1:0] taps_tmp;$/;"	r	module:altshift_taps
tasks	.vscode/tasks.json	/^    "tasks": [$/;"	a
tasks.json	.vscode/tasks.json	1;"	F
tck	sim/tb/altera_mf.v	/^    input     tck;  \/\/ tck signal from signal_gen$/;"	p	module:jtag_tap_controller
tck	sim/tb/altera_mf.v	/^    output    tck;$/;"	p	module:signal_gen
tck	sim/tb/altera_mf.v	/^    output    tck;$/;"	p	module:sld_virtual_jtag_basic
tck	sim/tb/altera_mf.v	/^    output   tck;  \/\/ tck signal from megafunction$/;"	p	module:sld_virtual_jtag
tck	sim/tb/altera_mf.v	/^    reg    tck;$/;"	r	module:signal_gen
tck_i	sim/tb/altera_mf.v	/^    wire   tck_i;$/;"	n	module:sld_virtual_jtag
tdi	sim/tb/altera_mf.v	/^    input     tdi;  \/\/ tdi signal from signal_gen$/;"	p	module:jtag_tap_controller
tdi	sim/tb/altera_mf.v	/^    input    tdi;$/;"	p	module:altsource_probe
tdi	sim/tb/altera_mf.v	/^    input    tdi;$/;"	p	module:sld_signaltap
tdi	sim/tb/altera_mf.v	/^    output    tdi;$/;"	p	module:signal_gen
tdi	sim/tb/altera_mf.v	/^    output    tdi;$/;"	p	module:sld_virtual_jtag_basic
tdi	sim/tb/altera_mf.v	/^    output   tdi;  \/\/ tdi signal from megafunction$/;"	p	module:sld_virtual_jtag
tdi	sim/tb/altera_mf.v	/^    reg    tdi;$/;"	r	module:signal_gen
tdi_i	sim/tb/altera_mf.v	/^    wire   tdi_i;$/;"	n	module:sld_virtual_jtag
tdi_reg	sim/tb/altera_mf.v	/^    reg                                     tdi_reg;$/;"	r	module:signal_gen
tdo	sim/tb/altera_mf.v	/^    input     tdo;$/;"	p	module:signal_gen
tdo	sim/tb/altera_mf.v	/^    input    tdo;$/;"	p	module:sld_virtual_jtag_basic
tdo	sim/tb/altera_mf.v	/^    input   tdo;  \/\/ tdo signal into megafunction$/;"	p	module:sld_virtual_jtag
tdo	sim/tb/altera_mf.v	/^    output    tdo;  \/\/ tdo signal to signal_gen$/;"	p	module:jtag_tap_controller
tdo	sim/tb/altera_mf.v	/^    output    tdo;$/;"	p	module:altsource_probe
tdo	sim/tb/altera_mf.v	/^    output    tdo;$/;"	p	module:sld_signaltap
tdo_i	sim/tb/altera_mf.v	/^    wire   tdo_i;$/;"	n	module:sld_virtual_jtag
tdo_reg	sim/tb/altera_mf.v	/^    reg       tdo_reg;$/;"	r	module:jtag_tap_controller
tdo_rom_reg	sim/tb/altera_mf.v	/^    reg       tdo_rom_reg;$/;"	r	module:jtag_tap_controller
temp	sim/tb/altera_mf.v	/^    reg temp;$/;"	r	module:altsyncram
tempLength	sim/tb/altera_mf.v	/^                reg [`DEFAULT_BIT_LENGTH - 1 : 0 ] tempLength;                    $/;"	r	block:signal_gen.sim_model.execute
tempLength_idx	sim/tb/altera_mf.v	/^                integer tempLength_idx;          $/;"	r	block:signal_gen.sim_model.execute
tempTime	sim/tb/altera_mf.v	/^                reg [`DEFAULT_BIT_LENGTH - 1 : 0 ] tempTime;$/;"	r	block:signal_gen.sim_model.execute
tempType	sim/tb/altera_mf.v	/^                reg [`TYPE_BIT_LENGTH - 1 : 0] tempType;        $/;"	r	block:signal_gen.sim_model.execute
temp_add	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] temp_add;$/;"	r	block:altmult_add.do_add1_level1.ADD_LV1
temp_add	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] temp_add;$/;"	r	block:altmult_add.do_add3_level1.ADD3_LV1
temp_add	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] temp_add;$/;"	r	block:altmult_add.do_preadder_add.PREADDER_ADD
temp_mant_result	sim/tb/altera_mf.v	/^        inout  [(2 * width_man) + 1 : 0] temp_mant_result;$/;"	p	task:altfp_mult.add_bits
temp_mult	sim/tb/altera_mf.v	/^        reg [int_width_a + int_width_b -1 :0] temp_mult;$/;"	r	block:altmult_add.MULTIPLY
temp_mult	sim/tb/altera_mf.v	/^        reg [int_width_a + int_width_b -1 :0] temp_mult;$/;"	r	block:altmult_add.MULTIPLY_STRATIXV
temp_mult	sim/tb/altera_mf.v	/^    reg [int_width_a + int_width_b - 1 : 0] temp_mult;$/;"	r	module:altmult_accum
temp_mult_1	sim/tb/altera_mf.v	/^    reg [int_width_a + int_width_b - 1 : 0] temp_mult_1;$/;"	r	module:altmult_accum
temp_mult_signed	sim/tb/altera_mf.v	/^        reg temp_mult_signed;$/;"	r	block:altmult_add.MULTIPLY
temp_mult_signed	sim/tb/altera_mf.v	/^        reg temp_mult_signed;$/;"	r	block:altmult_add.MULTIPLY_STRATIXV
temp_mult_signed	sim/tb/altera_mf.v	/^    reg temp_mult_signed;$/;"	r	module:altmult_accum
temp_mult_zero	sim/tb/altera_mf.v	/^        reg [int_width_a + int_width_b -1 :0] temp_mult_zero;$/;"	r	block:altmult_add.MULTIPLY
temp_mult_zero	sim/tb/altera_mf.v	/^        reg [int_width_a + int_width_multiply_b -1 :0] temp_mult_zero;$/;"	r	block:altmult_add.MULTIPLY_STRATIXV
temp_mult_zero	sim/tb/altera_mf.v	/^    supply0 [int_width_a + int_width_b - 1 : 0] temp_mult_zero;$/;"	n	module:altmult_accum
temp_offset	sim/tb/altera_mf.v	/^    integer temp_offset;$/;"	r	module:MF_cycloneiii_pll
temp_offset	sim/tb/altera_mf.v	/^    integer temp_offset;$/;"	r	module:MF_cycloneiiigl_pll
temp_offset	sim/tb/altera_mf.v	/^    integer temp_offset;$/;"	r	module:MF_stratix_pll
temp_offset	sim/tb/altera_mf.v	/^    integer temp_offset;$/;"	r	module:MF_stratixii_pll
temp_offset	sim/tb/altera_mf.v	/^    integer temp_offset;$/;"	r	module:MF_stratixiii_pll
temp_result	sim/tb/altera_mf.v	/^    reg[WIDTH_MAN_EXP : 0] temp_result;$/;"	r	module:altfp_mult
temp_sub	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] temp_sub;$/;"	r	block:altmult_add.do_preadder_sub.PREADDER_SUB
temp_sub	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] temp_sub;$/;"	r	block:altmult_add.do_sub1_level1.SUB_LV1
temp_sub	sim/tb/altera_mf.v	/^        reg [2*int_width_result - 1 :0] temp_sub;$/;"	r	block:altmult_add.do_sub3_level1.SUB3_LV1
temp_sum	sim/tb/altera_mf.v	/^    reg  [2*int_width_result - 1 :0] temp_sum;$/;"	r	module:altmult_add
temp_sum	sim/tb/altera_mf.v	/^    reg [int_width_result : 0] temp_sum;$/;"	r	module:altmult_accum
temp_sum	sim/tb/altera_mf.v	/^    reg [width_out:0] temp_sum;$/;"	r	module:altaccumulate
temp_sum_reg	sim/tb/altera_mf.v	/^    reg  [2*int_width_result - 1 : 0] temp_sum_reg;$/;"	r	module:altmult_add
temp_sum_wire	sim/tb/altera_mf.v	/^    wire [width_out:0] temp_sum_wire;$/;"	n	module:altaccumulate
temp_value	sim/tb/altera_mf.v	/^    reg [(2*data_width) - 1 : 0] temp_value;$/;"	r	module:altsquare
temp_wa	sim/tb/altera_mf.v	/^    reg [width_a-1:0] temp_wa;$/;"	r	module:altsyncram
temp_wa2	sim/tb/altera_mf.v	/^    reg [width_a-1:0] temp_wa2;$/;"	r	module:altsyncram
temp_wa2b	sim/tb/altera_mf.v	/^    reg [width_a-1:0] temp_wa2b;$/;"	r	module:altsyncram
temp_wb	sim/tb/altera_mf.v	/^    reg [width_b-1:0] temp_wb;$/;"	r	module:altsyncram
temp_wb2	sim/tb/altera_mf.v	/^    reg [width_b-1:0] temp_wb2;$/;"	r	module:altsyncram
terminationclock	sim/tb/altera_mf.v	/^    input    terminationclock;$/;"	p	module:altstratixii_oct
terminationenable	sim/tb/altera_mf.v	/^    input    terminationenable;$/;"	p	module:altstratixii_oct
test_bypass_lock_detect	sim/tb/altera_mf.v	/^    parameter test_bypass_lock_detect              = "off";$/;"	c	module:MF_cycloneiii_pll
test_bypass_lock_detect	sim/tb/altera_mf.v	/^    parameter test_bypass_lock_detect              = "off";$/;"	c	module:MF_cycloneiiigl_pll
test_bypass_lock_detect	sim/tb/altera_mf.v	/^    parameter test_bypass_lock_detect              = "off";$/;"	c	module:MF_stratixiii_pll
test_counter_c0_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c0_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_counter_c0_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c0_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
test_counter_c0_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c0_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_counter_c1_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c1_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_counter_c1_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c1_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
test_counter_c1_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c1_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_counter_c2_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c2_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_counter_c2_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c2_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
test_counter_c2_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c2_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_counter_c3_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c3_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_counter_c3_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c3_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
test_counter_c3_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c3_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_counter_c3_sclk_delay_chain_bits	sim/tb/altera_mf.v	/^    parameter test_counter_c3_sclk_delay_chain_bits  = -1;$/;"	c	module:MF_stratixiii_pll
test_counter_c4_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c4_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_counter_c4_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c4_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
test_counter_c4_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c4_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_counter_c4_sclk_delay_chain_bits	sim/tb/altera_mf.v	/^    parameter test_counter_c4_sclk_delay_chain_bits  = -1;$/;"	c	module:MF_stratixiii_pll
test_counter_c5_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c5_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_counter_c5_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_c5_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_counter_c5_lden_delay_chain_bits	sim/tb/altera_mf.v	/^    parameter test_counter_c5_lden_delay_chain_bits  = -1;$/;"	c	module:MF_stratixiii_pll
test_counter_c6_delay_chain_bits	sim/tb/altera_mf.v	/^    parameter test_counter_c6_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_counter_c6_lden_delay_chain_bits	sim/tb/altera_mf.v	/^    parameter test_counter_c6_lden_delay_chain_bits  = -1;$/;"	c	module:MF_stratixiii_pll
test_counter_c7_delay_chain_bits	sim/tb/altera_mf.v	/^    parameter test_counter_c7_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_counter_c8_delay_chain_bits	sim/tb/altera_mf.v	/^    parameter test_counter_c8_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_counter_c9_delay_chain_bits	sim/tb/altera_mf.v	/^    parameter test_counter_c9_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_counter_m_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_m_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_counter_m_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_m_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
test_counter_m_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_m_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_counter_n_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_n_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_counter_n_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_n_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
test_counter_n_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_counter_n_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_feedback_comp_delay_chain_bits	sim/tb/altera_mf.v	/^    parameter test_feedback_comp_delay_chain_bits  = 0;$/;"	c	module:MF_stratixii_pll
test_feedback_comp_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_feedback_comp_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_feedback_comp_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_feedback_comp_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
test_feedback_comp_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_feedback_comp_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_input	sim/tb/altera_mf.v	/^	parameter test_input		= 5'd10;$/;"	c	module:alt_cal_mm
test_input_comp_delay_chain_bits	sim/tb/altera_mf.v	/^    parameter test_input_comp_delay_chain_bits     = 0;$/;"	c	module:MF_stratixii_pll
test_input_comp_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_input_comp_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_input_comp_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_input_comp_delay_chain_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
test_input_comp_delay_chain_bits	sim/tb/altera_mf.v	/^parameter test_input_comp_delay_chain_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_mode_inclk	sim/tb/altera_mf.v	/^    wire test_mode_inclk;$/;"	n	module:MF_cycloneiii_pll
test_mode_inclk	sim/tb/altera_mf.v	/^    wire test_mode_inclk;$/;"	n	module:MF_cycloneiiigl_pll
test_mode_inclk	sim/tb/altera_mf.v	/^    wire test_mode_inclk;$/;"	n	module:MF_stratixii_pll
test_mode_inclk	sim/tb/altera_mf.v	/^    wire test_mode_inclk;$/;"	n	module:MF_stratixiii_pll
test_volt_reg_output_mode_bits	sim/tb/altera_mf.v	/^parameter test_volt_reg_output_mode_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_volt_reg_output_mode_bits	sim/tb/altera_mf.v	/^parameter test_volt_reg_output_mode_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
test_volt_reg_output_mode_bits	sim/tb/altera_mf.v	/^parameter test_volt_reg_output_mode_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_volt_reg_output_voltage_bits	sim/tb/altera_mf.v	/^parameter test_volt_reg_output_voltage_bits = 0;$/;"	c	module:MF_cycloneiii_pll
test_volt_reg_output_voltage_bits	sim/tb/altera_mf.v	/^parameter test_volt_reg_output_voltage_bits = 0;$/;"	c	module:MF_cycloneiiigl_pll
test_volt_reg_output_voltage_bits	sim/tb/altera_mf.v	/^parameter test_volt_reg_output_voltage_bits = 0;$/;"	c	module:MF_stratixiii_pll
test_volt_reg_test_mode	sim/tb/altera_mf.v	/^parameter test_volt_reg_test_mode = "false";$/;"	c	module:MF_cycloneiii_pll
test_volt_reg_test_mode	sim/tb/altera_mf.v	/^parameter test_volt_reg_test_mode = "false";$/;"	c	module:MF_cycloneiiigl_pll
test_volt_reg_test_mode	sim/tb/altera_mf.v	/^parameter test_volt_reg_test_mode = "false";$/;"	c	module:MF_stratixiii_pll
testbus_sels	sim/tb/altera_mf.v	/^  output [4*number_of_channels-1:0] testbus_sels,$/;"	p	module:alt_aeq_s4
testbus_set	sim/tb/altera_mf.v	/^	parameter testbus_set		= 5'd2;$/;"	c	module:alt_cal_mm
testbuses	sim/tb/altera_mf.v	/^        input   [(4*number_of_channels)-1:0]  testbuses;$/;"	p	module:alt_cal
testbuses	sim/tb/altera_mf.v	/^        input   [(4*number_of_channels)-1:0]  testbuses;$/;"	p	module:alt_cal_mm
testbuses	sim/tb/altera_mf.v	/^        input   [(number_of_channels)-1:0]  testbuses;$/;"	p	module:alt_cal_c3gxb
testbuses	sim/tb/altera_mf.v	/^        input   [7:0]  testbuses; \/\/ always 8 bits - muxing done in the 'B'$/;"	p	module:alt_cal_av
testbuses	sim/tb/altera_mf.v	/^        input   [7:0]  testbuses; \/\/ always 8 bits - muxing done in the 'B'$/;"	p	module:alt_cal_sv
testbuses	sim/tb/altera_mf.v	/^  input [7*number_of_channels-1:0]  testbuses,$/;"	p	module:alt_aeq_s4
testdownout	sim/tb/altera_mf.v	/^    output testdownout;$/;"	p	module:MF_stratixii_pll
testin	sim/tb/altera_mf.v	/^    input [3:0] testin;$/;"	p	module:MF_stratixii_pll
testupout	sim/tb/altera_mf.v	/^    output testupout;$/;"	p	module:MF_stratixii_pll
time_delay	sim/tb/altera_mf.v	/^    input [31:0] time_delay;$/;"	p	module:MF_cycloneiiigl_m_cntr
time_delay	sim/tb/altera_mf.v	/^    input [31:0] time_delay;$/;"	p	module:arm_m_cntr
time_delay	sim/tb/altera_mf.v	/^    input [31:0] time_delay;$/;"	p	module:cda_m_cntr
time_delay	sim/tb/altera_mf.v	/^    input [31:0] time_delay;$/;"	p	module:stx_m_cntr
time_delay	sim/tb/altera_mf.v	/^    input [31:0] time_delay;$/;"	p	module:stx_n_cntr
time_delay	sim/tb/altera_mf.v	/^    input [31:0] time_delay;$/;"	p	module:stx_scale_cntr
time_delay	sim/tb/altera_mf.v	/^    input [31:0] time_delay;$/;"	p	module:ttn_m_cntr
time_delay	sim/tb/altera_mf.v	/^function time time_delay;$/;"	f	module:altclklock
time_idx	sim/tb/altera_mf.v	/^    integer   time_idx;       \/\/ decoding time index$/;"	r	module:signal_gen
time_idx_cur	sim/tb/altera_mf.v	/^    integer   time_idx_cur;   \/\/ reading\/outputing time index$/;"	r	module:signal_gen
time_idx_old	sim/tb/altera_mf.v	/^    integer   time_idx_old;   \/\/ previous decoding time index$/;"	r	module:signal_gen
timeout	sim/tb/altera_mf.v	/^  output                            timeout,$/;"	p	module:alt_aeq_s4
tmp	sim/tb/altera_mf.v	/^        reg [8:1] tmp;$/;"	r	function:dcfifo_low_latency.str_to_int
tmp	sim/tb/altera_mf.v	/^    reg [8:1] tmp; \/\/ to get the value of the current byte$/;"	r	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
tmp	sim/tb/altera_mf.v	/^    reg [8:1] tmp;$/;"	r	function:MF_cycloneiii_pll.alpha_tolower
tmp	sim/tb/altera_mf.v	/^    reg [8:1] tmp;$/;"	r	function:MF_cycloneiii_pll.str2int
tmp	sim/tb/altera_mf.v	/^    reg [8:1] tmp;$/;"	r	function:MF_cycloneiiigl_pll.alpha_tolower
tmp	sim/tb/altera_mf.v	/^    reg [8:1] tmp;$/;"	r	function:MF_cycloneiiigl_pll.str2int
tmp	sim/tb/altera_mf.v	/^    reg [8:1] tmp;$/;"	r	function:MF_stratix_pll.alpha_tolower
tmp	sim/tb/altera_mf.v	/^    reg [8:1] tmp;$/;"	r	function:MF_stratix_pll.str2int
tmp	sim/tb/altera_mf.v	/^    reg [8:1] tmp;$/;"	r	function:MF_stratixii_pll.alpha_tolower
tmp	sim/tb/altera_mf.v	/^    reg [8:1] tmp;$/;"	r	function:MF_stratixii_pll.str2int
tmp	sim/tb/altera_mf.v	/^    reg [8:1] tmp;$/;"	r	function:MF_stratixiii_pll.alpha_tolower
tmp	sim/tb/altera_mf.v	/^    reg [8:1] tmp;$/;"	r	function:MF_stratixiii_pll.str2int
tmp	sim/tb/altera_mf.v	/^reg [8:1] tmp;$/;"	r	function:altclklock.time_delay
tmp	sim/tb/altera_mf.v	/^reg [8:1] tmp;$/;"	r	function:altpll.alpha_tolower
tmp_bit	sim/tb/altera_mf.v	/^    reg tmp_bit;$/;"	r	module:stratixii_lvds_rx
tmp_bit	sim/tb/altera_mf.v	/^    reg tmp_bit;$/;"	r	module:stratixiii_lvds_rx_channel
tmp_char	sim/tb/altera_mf.v	/^    reg [3 : 0] hex, tmp_char;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
tmp_char	sim/tb/altera_mf.v	/^    reg [3:0] hex, tmp_char;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
tmp_counter_high	sim/tb/altera_mf.v	/^    integer tmp_counter_high;$/;"	r	function:MF_cycloneiii_pll.counter_high
tmp_counter_high	sim/tb/altera_mf.v	/^    integer tmp_counter_high;$/;"	r	function:MF_cycloneiii_pll.counter_low
tmp_counter_high	sim/tb/altera_mf.v	/^    integer tmp_counter_high;$/;"	r	function:MF_cycloneiiigl_pll.counter_high
tmp_counter_high	sim/tb/altera_mf.v	/^    integer tmp_counter_high;$/;"	r	function:MF_cycloneiiigl_pll.counter_low
tmp_counter_high	sim/tb/altera_mf.v	/^    integer tmp_counter_high;$/;"	r	function:MF_stratix_pll.counter_high
tmp_counter_high	sim/tb/altera_mf.v	/^    integer tmp_counter_high;$/;"	r	function:MF_stratix_pll.counter_low
tmp_counter_high	sim/tb/altera_mf.v	/^    integer tmp_counter_high;$/;"	r	function:MF_stratixii_pll.counter_high
tmp_counter_high	sim/tb/altera_mf.v	/^    integer tmp_counter_high;$/;"	r	function:MF_stratixii_pll.counter_low
tmp_counter_high	sim/tb/altera_mf.v	/^    integer tmp_counter_high;$/;"	r	function:MF_stratixiii_pll.counter_high
tmp_counter_high	sim/tb/altera_mf.v	/^    integer tmp_counter_high;$/;"	r	function:MF_stratixiii_pll.counter_low
tmp_counter_low	sim/tb/altera_mf.v	/^    integer counter_l, tmp_counter_low;$/;"	r	function:MF_stratixii_pll.counter_low
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:MF_cycloneiiigl_m_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:MF_cycloneiiigl_n_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:MF_cycloneiiigl_scale_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:arm_m_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:arm_n_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:arm_scale_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:cda_m_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:cda_n_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:cda_scale_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:cycloneiiigl_post_divider
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:stx_m_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:stx_n_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:stx_scale_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:ttn_m_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:ttn_n_cntr
tmp_cout	sim/tb/altera_mf.v	/^    reg tmp_cout;$/;"	r	module:ttn_scale_cntr
tmp_new_data	sim/tb/altera_mf.v	/^    integer                tmp_new_data;$/;"	r	module:alt3pram
tmp_per0	sim/tb/altera_mf.v	/^time tmp_per0;$/;"	r	module:altclklock
tmp_per1	sim/tb/altera_mf.v	/^time tmp_per1;$/;"	r	module:altclklock
tmp_per2	sim/tb/altera_mf.v	/^time tmp_per2;$/;"	r	module:altclklock
tmp_per_ext	sim/tb/altera_mf.v	/^time tmp_per_ext;$/;"	r	module:altclklock
tmp_q	sim/tb/altera_mf.v	/^    reg [lpm_width-1:0] tmp_q;$/;"	r	module:scfifo
tmp_reg	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 : 0] tmp_reg;$/;"	r	module:stratixii_lvds_rx
tmp_reg	sim/tb/altera_mf.v	/^    reg tmp_reg;$/;"	r	module:stratixiii_lvds_rx_channel
tmp_rem	sim/tb/altera_mf.v	/^    integer tmp_rem;$/;"	r	module:MF_cycloneiii_pll
tmp_rem	sim/tb/altera_mf.v	/^    integer tmp_rem;$/;"	r	module:MF_cycloneiiigl_pll
tmp_rem	sim/tb/altera_mf.v	/^    integer tmp_rem;$/;"	r	module:MF_stratix_pll
tmp_rem	sim/tb/altera_mf.v	/^    integer tmp_rem;$/;"	r	module:MF_stratixii_pll
tmp_rem	sim/tb/altera_mf.v	/^    integer tmp_rem;$/;"	r	module:MF_stratixiii_pll
tmp_rem0	sim/tb/altera_mf.v	/^integer tmp_rem0;$/;"	r	module:altclklock
tmp_rem1	sim/tb/altera_mf.v	/^integer tmp_rem1;$/;"	r	module:altclklock
tmp_rem2	sim/tb/altera_mf.v	/^integer tmp_rem2;$/;"	r	module:altclklock
tmp_rem_ext	sim/tb/altera_mf.v	/^integer tmp_rem_ext;$/;"	r	module:altclklock
tmp_result	sim/tb/altera_mf.v	/^    reg [`max_precision-1:0] tmp_result;$/;"	r	module:parallel_add
tmp_scan_data	sim/tb/altera_mf.v	/^    reg [173:0] tmp_scan_data;$/;"	r	module:MF_stratixii_pll
tmp_vco_per	sim/tb/altera_mf.v	/^    integer tmp_vco_per;$/;"	r	module:MF_cycloneiii_pll
tmp_vco_per	sim/tb/altera_mf.v	/^    integer tmp_vco_per;$/;"	r	module:MF_stratix_pll
tmp_vco_per	sim/tb/altera_mf.v	/^    integer tmp_vco_per;$/;"	r	module:MF_stratixii_pll
tmp_vco_per	sim/tb/altera_mf.v	/^    integer tmp_vco_per;$/;"	r	module:MF_stratixiii_pll
tmp_vco_per	sim/tb/altera_mf.v	/^    time tmp_vco_per;$/;"	r	module:MF_cycloneiiigl_pll
tms	sim/tb/altera_mf.v	/^    input     tms;  \/\/ tms signal from signal_gen$/;"	p	module:jtag_tap_controller
tms	sim/tb/altera_mf.v	/^    output    tms;$/;"	p	module:signal_gen
tms	sim/tb/altera_mf.v	/^    output    tms;$/;"	p	module:sld_virtual_jtag_basic
tms	sim/tb/altera_mf.v	/^    output   tms;               \/\/ tms signal$/;"	p	module:sld_virtual_jtag
tms	sim/tb/altera_mf.v	/^    reg    tms;$/;"	r	module:signal_gen
tms_i	sim/tb/altera_mf.v	/^    wire   tms_i;$/;"	n	module:sld_virtual_jtag
tms_reg	sim/tb/altera_mf.v	/^    reg                                     tms_reg;$/;"	r	module:signal_gen
tolower	sim/tb/altera_mf.v	/^function [8:1] tolower;$/;"	f	module:ALTERA_MF_MEMORY_INITIALIZATION
total_h_pixel	rtl/dual_ov5640_lcd.v	/^wire [12:0] total_h_pixel  ;  \/\/水平总像素大小$/;"	n	module:dual_ov5640_lcd
total_h_pixel	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    input        [12:0]  total_h_pixel, \/\/水平总像素大小$/;"	p	module:i2c_ov5640_rgb565_cfg
total_h_pixel	rtl/ov5640/ov5640_dri.v	/^    input    [12:0] total_h_pixel   ,  \/\/水平总像素大小$/;"	p	module:ov5640_dri
total_h_pixel	rtl/ov5640/picture_size.v	/^    output  reg [12:0] total_h_pixel,$/;"	p	module:picture_size
total_pull_back	sim/tb/altera_mf.v	/^    integer total_pull_back;$/;"	r	module:MF_cycloneiii_pll
total_pull_back	sim/tb/altera_mf.v	/^    integer total_pull_back;$/;"	r	module:MF_cycloneiiigl_pll
total_pull_back	sim/tb/altera_mf.v	/^    integer total_pull_back;$/;"	r	module:MF_stratix_pll
total_pull_back	sim/tb/altera_mf.v	/^    integer total_pull_back;$/;"	r	module:MF_stratixii_pll
total_pull_back	sim/tb/altera_mf.v	/^    integer total_pull_back;$/;"	r	module:MF_stratixiii_pll
total_v_pixel	rtl/dual_ov5640_lcd.v	/^wire [12:0] total_v_pixel  ;  \/\/垂直总像素大小$/;"	n	module:dual_ov5640_lcd
total_v_pixel	rtl/ov5640/i2c_ov5640_rgb565_cfg.v	/^    input        [12:0]  total_v_pixel, \/\/垂直总像素大小$/;"	p	module:i2c_ov5640_rgb565_cfg
total_v_pixel	rtl/ov5640/ov5640_dri.v	/^    input    [12:0] total_v_pixel   ,  \/\/垂直总像素大小$/;"	p	module:ov5640_dri
total_v_pixel	rtl/ov5640/picture_size.v	/^    output  reg [12:0] total_v_pixel,$/;"	p	module:picture_size
transceiver_init	sim/tb/altera_mf.v	/^        input   transceiver_init;$/;"	p	module:alt_cal
transceiver_init	sim/tb/altera_mf.v	/^        input   transceiver_init;$/;"	p	module:alt_cal_mm
transfer	sim/tb/altera_mf.v	/^    reg transfer;$/;"	r	module:MF_stratix_pll
transfer_enable	sim/tb/altera_mf.v	/^    reg transfer_enable;$/;"	r	module:MF_stratix_pll
translate_string	sim/tb/altera_mf.v	/^    function [8*6:1] translate_string;$/;"	f	module:MF_cycloneiii_pll
translate_string	sim/tb/altera_mf.v	/^    function [8*6:1] translate_string;$/;"	f	module:MF_cycloneiiigl_pll
translate_string	sim/tb/altera_mf.v	/^    function [8*6:1] translate_string;$/;"	f	module:MF_stratix_pll
translate_string	sim/tb/altera_mf.v	/^    function [8*6:1] translate_string;$/;"	f	module:MF_stratixii_pll
translate_string	sim/tb/altera_mf.v	/^    function [8*6:1] translate_string;$/;"	f	module:MF_stratixiii_pll
trigger_in	sim/tb/altera_mf.v	/^    input    trigger_in;$/;"	p	module:sld_signaltap
trigger_out	sim/tb/altera_mf.v	/^    output    trigger_out;$/;"	p	module:sld_signaltap
tristate_checkbox	sim/tb/altera_mf.v	/^    parameter    tristate_checkbox    =    0;$/;"	c	module:altparallel_flash_loader
try_result	sim/tb/altera_mf.v	/^        reg [`max_precision-1:0] try_result;$/;"	r	function:parallel_add.ceil_log2
tt	sim/tb/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
tt	sim/tb/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
ttn_m_cntr	sim/tb/altera_mf.v	/^module ttn_m_cntr   ( clk,$/;"	m
ttn_n_cntr	sim/tb/altera_mf.v	/^module ttn_n_cntr   ( clk,$/;"	m
ttn_scale_cntr	sim/tb/altera_mf.v	/^module ttn_scale_cntr   ( clk,$/;"	m
two_character	sim/tb/altera_mf.v	/^    reg [15 : 0]                            two_character; $/;"	r	module:signal_gen
tx_coreclock	sim/tb/altera_mf.v	/^    output tx_coreclock;$/;"	p	module:altlvds_tx
tx_coreclock_int	sim/tb/altera_mf.v	/^    wire tx_coreclock_int;$/;"	n	module:altlvds_tx
tx_data_reset	sim/tb/altera_mf.v	/^    input tx_data_reset;$/;"	p	module:altlvds_tx
tx_ddio_out	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] tx_ddio_out;$/;"	r	module:flexible_lvds_tx
tx_ddio_out	sim/tb/altera_mf.v	/^    reg [number_of_channels-1 :0] tx_ddio_out;$/;"	r	module:altlvds_tx
tx_enable	sim/tb/altera_mf.v	/^    input tx_enable;$/;"	p	module:altlvds_tx
tx_enable	sim/tb/altera_mf.v	/^    input tx_enable;$/;"	p	module:stratix_tx_outclk
tx_enable	sim/tb/altera_mf.v	/^    input tx_enable;$/;"	p	module:stratixii_tx_outclk
tx_enable	sim/tb/altera_mf.v	/^    tri1 tx_enable;$/;"	n	module:altlvds_tx
tx_enable	sim/tb/altera_mf.v	/^    tri1 tx_enable;$/;"	n	module:stratix_tx_outclk
tx_enable	sim/tb/altera_mf.v	/^    tri1 tx_enable;$/;"	n	module:stratixii_tx_outclk
tx_fastclk	sim/tb/altera_mf.v	/^    input tx_fastclk;$/;"	p	module:flexible_lvds_tx
tx_fastclk	sim/tb/altera_mf.v	/^    input tx_fastclk;$/;"	p	module:stratix_tx_outclk
tx_fastclk	sim/tb/altera_mf.v	/^    input tx_fastclk;$/;"	p	module:stratixii_tx_outclk
tx_fastclk	sim/tb/altera_mf.v	/^    wire tx_fastclk;$/;"	n	module:altlvds_tx
tx_in	sim/tb/altera_mf.v	/^    input  [9 : 0] tx_in;$/;"	p	module:stratix_tx_outclk
tx_in	sim/tb/altera_mf.v	/^    input  [9 : 0] tx_in;$/;"	p	module:stratixii_tx_outclk
tx_in	sim/tb/altera_mf.v	/^    input  [REGISTER_WIDTH -1 : 0] tx_in;$/;"	p	module:altlvds_tx
tx_in	sim/tb/altera_mf.v	/^    input [REGISTER_WIDTH -1: 0] tx_in;$/;"	p	module:flexible_lvds_tx
tx_in_2ary	sim/tb/altera_mf.v	/^    reg [number_of_channels-1:0] tx_in_2ary [deserialization_factor-1:0];$/;"	r	module:flexible_lvds_tx
tx_in_chn	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 :0] tx_in_chn;$/;"	r	module:flexible_lvds_tx
tx_in_int	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] tx_in_int;$/;"	n	module:altlvds_tx
tx_in_int	sim/tb/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] tx_in_int;$/;"	n	module:flexible_lvds_tx
tx_in_int2	sim/tb/altera_mf.v	/^    wire [(REGISTER_WIDTH*2) -1 : 0] tx_in_int2;$/;"	n	module:flexible_lvds_tx
tx_in_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] tx_in_reg;$/;"	r	module:altlvds_tx
tx_inclock	sim/tb/altera_mf.v	/^    input tx_inclock;$/;"	p	module:altlvds_tx
tx_locked	sim/tb/altera_mf.v	/^    input tx_locked;$/;"	p	module:flexible_lvds_tx
tx_locked	sim/tb/altera_mf.v	/^    output tx_locked;$/;"	p	module:altlvds_tx
tx_locked_int	sim/tb/altera_mf.v	/^    wire tx_locked_int;$/;"	n	module:altlvds_tx
tx_out	sim/tb/altera_mf.v	/^    output [number_of_channels -1 :0] tx_out;$/;"	p	module:flexible_lvds_tx
tx_out	sim/tb/altera_mf.v	/^    output [number_of_channels-1 :0] tx_out;$/;"	p	module:altlvds_tx
tx_out	sim/tb/altera_mf.v	/^    output tx_out;$/;"	p	module:stratix_tx_outclk
tx_out	sim/tb/altera_mf.v	/^    output tx_out;$/;"	p	module:stratixii_tx_outclk
tx_out_delay	sim/tb/altera_mf.v	/^    time tx_out_delay;$/;"	r	module:altlvds_tx
tx_out_neg	sim/tb/altera_mf.v	/^    reg tx_out_neg;$/;"	r	module:stratix_tx_outclk
tx_out_neg	sim/tb/altera_mf.v	/^    reg tx_out_neg;$/;"	r	module:stratixii_tx_outclk
tx_out_reg	sim/tb/altera_mf.v	/^    reg tx_out_reg;$/;"	r	module:stratixii_tx_outclk
tx_out_stratix	sim/tb/altera_mf.v	/^    reg [number_of_channels-1 :0] tx_out_stratix;$/;"	r	module:altlvds_tx
tx_outclock	sim/tb/altera_mf.v	/^    output tx_outclock;$/;"	p	module:altlvds_tx
tx_outclock	sim/tb/altera_mf.v	/^    output tx_outclock;$/;"	p	module:flexible_lvds_tx
tx_outclock_tmp	sim/tb/altera_mf.v	/^    reg tx_outclock_tmp;$/;"	r	module:flexible_lvds_tx
tx_parallel_load_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] tx_parallel_load_reg;$/;"	r	module:altlvds_tx
tx_parallel_load_reg	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 : 0] tx_parallel_load_reg;$/;"	r	module:stratix_tx_outclk
tx_parallel_load_reg	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 : 0] tx_parallel_load_reg;$/;"	r	module:stratixii_tx_outclk
tx_pll_enable	sim/tb/altera_mf.v	/^    input tx_pll_enable;$/;"	p	module:altlvds_tx
tx_pll_enable	sim/tb/altera_mf.v	/^    tri1 tx_pll_enable;$/;"	n	module:altlvds_tx
tx_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0]     tx_reg;$/;"	r	module:flexible_lvds_tx
tx_reg2	sim/tb/altera_mf.v	/^    reg [(REGISTER_WIDTH*2) -1 : 0] tx_reg2;$/;"	r	module:flexible_lvds_tx
tx_reg_2ary	sim/tb/altera_mf.v	/^    reg [number_of_channels-1:0] tx_reg_2ary [deserialization_factor-1:0];$/;"	r	module:flexible_lvds_tx
tx_reg_clk	sim/tb/altera_mf.v	/^    wire tx_reg_clk;$/;"	n	module:altlvds_tx
tx_regclk	sim/tb/altera_mf.v	/^    input tx_regclk;$/;"	p	module:flexible_lvds_tx
tx_shift_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0]     tx_shift_reg;$/;"	r	module:flexible_lvds_tx
tx_shift_reg	sim/tb/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] tx_shift_reg;$/;"	r	module:altlvds_tx
tx_shift_reg	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 : 0] tx_shift_reg;$/;"	r	module:stratix_tx_outclk
tx_shift_reg	sim/tb/altera_mf.v	/^    reg [deserialization_factor -1 : 0] tx_shift_reg;$/;"	r	module:stratixii_tx_outclk
tx_shift_reg2	sim/tb/altera_mf.v	/^    reg [(REGISTER_WIDTH*2) -1 : 0] tx_shift_reg2;$/;"	r	module:flexible_lvds_tx
tx_slowclk	sim/tb/altera_mf.v	/^    input tx_slowclk;$/;"	p	module:flexible_lvds_tx
tx_slowclk	sim/tb/altera_mf.v	/^    wire tx_slowclk;$/;"	n	module:altlvds_tx
tx_slowclk_dly	sim/tb/altera_mf.v	/^    reg tx_slowclk_dly;$/;"	r	module:flexible_lvds_tx
tx_syncclock	sim/tb/altera_mf.v	/^    input tx_syncclock;$/;"	p	module:altlvds_tx
type	.vscode/tasks.json	/^            "type": "shell",$/;"	s	object:tasks.0
type_idx	sim/tb/altera_mf.v	/^    integer   type_idx;       \/\/ decoding type index$/;"	r	module:signal_gen
type_idx_cur	sim/tb/altera_mf.v	/^    integer   type_idx_cur;   \/\/ reading\/outputing type index$/;"	r	module:signal_gen
type_idx_old	sim/tb/altera_mf.v	/^    integer   type_idx_old;   \/\/ previous decoding type index$/;"	r	module:signal_gen
underflow	sim/tb/altera_mf.v	/^    output underflow;$/;"	p	module:altfp_mult
underflow_bit	sim/tb/altera_mf.v	/^    reg underflow_bit;$/;"	r	module:altfp_mult
underflow_checking	sim/tb/altera_mf.v	/^    parameter underflow_checking      = "ON";$/;"	c	module:scfifo
underflow_checking	sim/tb/altera_mf.v	/^    parameter underflow_checking = "ON";$/;"	c	module:dcfifo
underflow_checking	sim/tb/altera_mf.v	/^    parameter underflow_checking = "ON";$/;"	c	module:dcfifo_async
underflow_checking	sim/tb/altera_mf.v	/^    parameter underflow_checking = "ON";$/;"	c	module:dcfifo_fefifo
underflow_checking	sim/tb/altera_mf.v	/^    parameter underflow_checking = "ON";$/;"	c	module:dcfifo_low_latency
underflow_checking	sim/tb/altera_mf.v	/^    parameter underflow_checking = "ON";$/;"	c	module:dcfifo_mixed_widths
underflow_checking	sim/tb/altera_mf.v	/^    parameter underflow_checking = "ON";$/;"	c	module:dcfifo_sync
underflow_pipe	sim/tb/altera_mf.v	/^    reg[LATENCY : 0] underflow_pipe;$/;"	r	module:altfp_mult
unsigned_sub1_overflow	sim/tb/altera_mf.v	/^    reg unsigned_sub1_overflow;$/;"	r	module:altmult_add
unsigned_sub1_overflow_mult_reg	sim/tb/altera_mf.v	/^    reg unsigned_sub1_overflow_mult_reg;$/;"	r	module:altmult_add
unsigned_sub1_overflow_pipe_reg	sim/tb/altera_mf.v	/^    reg [extra_latency : 0] unsigned_sub1_overflow_pipe_reg;$/;"	r	module:altmult_add
unsigned_sub1_overflow_reg	sim/tb/altera_mf.v	/^    reg unsigned_sub1_overflow_reg;$/;"	r	module:altmult_add
unsigned_sub1_overflow_wire	sim/tb/altera_mf.v	/^    wire unsigned_sub1_overflow_wire;$/;"	n	module:altmult_add
unsigned_sub3_overflow	sim/tb/altera_mf.v	/^    reg unsigned_sub3_overflow;$/;"	r	module:altmult_add
unsigned_sub3_overflow_mult_reg	sim/tb/altera_mf.v	/^    reg unsigned_sub3_overflow_mult_reg;$/;"	r	module:altmult_add
unsigned_sub3_overflow_pipe_reg	sim/tb/altera_mf.v	/^    reg [extra_latency : 0] unsigned_sub3_overflow_pipe_reg;$/;"	r	module:altmult_add
unsigned_sub3_overflow_reg	sim/tb/altera_mf.v	/^    reg unsigned_sub3_overflow_reg;$/;"	r	module:altmult_add
unsigned_sub3_overflow_wire	sim/tb/altera_mf.v	/^    wire unsigned_sub3_overflow_wire;$/;"	n	module:altmult_add
unused_clk_ext	sim/tb/altera_mf.v	/^    wire unused_clk_ext;$/;"	n	module:altlvds_tx
update	sim/tb/altera_mf.v	/^    input    update;$/;"	p	module:sld_signaltap
update_conf_latches	sim/tb/altera_mf.v	/^    wire update_conf_latches;$/;"	n	module:MF_cycloneiii_pll
update_conf_latches	sim/tb/altera_mf.v	/^    wire update_conf_latches;$/;"	n	module:MF_cycloneiiigl_pll
update_conf_latches	sim/tb/altera_mf.v	/^    wire update_conf_latches;$/;"	n	module:MF_stratixiii_pll
update_conf_latches_reg	sim/tb/altera_mf.v	/^    reg  update_conf_latches_reg;$/;"	r	module:MF_cycloneiii_pll
update_conf_latches_reg	sim/tb/altera_mf.v	/^    reg  update_conf_latches_reg;$/;"	r	module:MF_cycloneiiigl_pll
update_conf_latches_reg	sim/tb/altera_mf.v	/^    reg  update_conf_latches_reg;$/;"	r	module:MF_stratixiii_pll
update_phase	sim/tb/altera_mf.v	/^    reg update_phase;$/;"	r	module:MF_cycloneiii_pll
update_phase	sim/tb/altera_mf.v	/^    reg update_phase;$/;"	r	module:MF_cycloneiiigl_pll
update_phase	sim/tb/altera_mf.v	/^    reg update_phase;$/;"	r	module:MF_stratixiii_pll
updown	sim/tb/altera_mf.v	/^    input  updown;$/;"	p	module:a_graycounter
updown	sim/tb/altera_mf.v	/^    tri1 updown;$/;"	n	module:a_graycounter
us_unit_counter	sim/tb/altera_mf.v	/^    parameter    us_unit_counter    =    1;$/;"	c	module:altparallel_flash_loader
usb_en	rtl/dual_ov5640_lcd.v	/^    output                 usb_en,\/\/power enable    $/;"	p	module:dual_ov5640_lcd
use_coreclock_input	sim/tb/altera_mf.v	/^    parameter use_coreclock_input = "OFF";$/;"	c	module:altlvds_rx
use_coreclock_input	sim/tb/altera_mf.v	/^    parameter use_coreclock_input = "OFF";$/;"	c	module:stratixgx_dpa_lvds_rx
use_dc_coupling	sim/tb/altera_mf.v	/^    parameter use_dc_coupling                      = "false";$/;"	c	module:MF_cycloneiii_pll
use_dc_coupling	sim/tb/altera_mf.v	/^    parameter use_dc_coupling                      = "false";$/;"	c	module:MF_cycloneiiigl_pll
use_dc_coupling	sim/tb/altera_mf.v	/^    parameter use_dc_coupling                      = "false";$/;"	c	module:MF_stratixii_pll
use_dc_coupling	sim/tb/altera_mf.v	/^    parameter use_dc_coupling                      = "false";$/;"	c	module:MF_stratixiii_pll
use_dc_coupling	sim/tb/altera_mf.v	/^    parameter use_dc_coupling = "false";$/;"	c	module:MF_stratix_pll
use_dpa_calibration	sim/tb/altera_mf.v	/^    parameter use_dpa_calibration = ((ARRIAII_RX_STYLE == 1) && (enable_dpa_calibration == "ON")/;"	c	module:altlvds_rx
use_dpa_calibration	sim/tb/altera_mf.v	/^    parameter use_dpa_calibration = 0;$/;"	c	module:stratixiii_lvds_rx
use_dpa_calibration	sim/tb/altera_mf.v	/^    parameter use_dpa_calibration = 0;$/;"	c	module:stratixiii_lvds_rx_channel
use_dpll_rawperror	sim/tb/altera_mf.v	/^    parameter use_dpll_rawperror = "OFF";$/;"	c	module:altlvds_rx
use_eab	sim/tb/altera_mf.v	/^    parameter use_eab                 = "ON";$/;"	c	module:scfifo
use_eab	sim/tb/altera_mf.v	/^    parameter use_eab = "ON";$/;"	c	module:altdpram
use_eab	sim/tb/altera_mf.v	/^    parameter use_eab = "ON";$/;"	c	module:dcfifo
use_eab	sim/tb/altera_mf.v	/^    parameter use_eab = "ON";$/;"	c	module:dcfifo_async
use_eab	sim/tb/altera_mf.v	/^    parameter use_eab = "ON";$/;"	c	module:dcfifo_low_latency
use_eab	sim/tb/altera_mf.v	/^    parameter use_eab = "ON";$/;"	c	module:dcfifo_mixed_widths
use_eab	sim/tb/altera_mf.v	/^    parameter use_eab = "ON";$/;"	c	module:dcfifo_sync
use_external_pll	sim/tb/altera_mf.v	/^    parameter use_external_pll = "OFF";$/;"	c	module:altlvds_rx
use_external_pll	sim/tb/altera_mf.v	/^    parameter use_external_pll = "OFF";$/;"	c	module:altlvds_tx
use_external_pll	sim/tb/altera_mf.v	/^    parameter use_external_pll = "OFF";$/;"	c	module:flexible_lvds_rx
use_external_pll	sim/tb/altera_mf.v	/^    parameter use_external_pll = "OFF";$/;"	c	module:stratixiii_lvds_rx
use_external_pll	sim/tb/altera_mf.v	/^    parameter use_external_pll = "OFF";$/;"	c	module:stratixiii_lvds_rx_channel
use_extra_ddio_register	sim/tb/altera_mf.v	/^    parameter use_extra_ddio_register = "YES";$/;"	c	module:flexible_lvds_rx
use_extra_pll_clk	sim/tb/altera_mf.v	/^    parameter use_extra_pll_clk = "NO";$/;"	c	module:flexible_lvds_rx
use_falling_clock_edge	sim/tb/altera_mf.v	/^    parameter use_falling_clock_edge = "FALSE";$/;"	c	module:stratix_tx_outclk
use_falling_clock_edge	sim/tb/altera_mf.v	/^    parameter use_falling_clock_edge = "FALSE";$/;"	c	module:stratixii_tx_outclk
use_hw_conv_det	sim/tb/altera_mf.v	/^  parameter use_hw_conv_det = 1'b0, \/\/ use hardware convergence detect macro if set to 1'b1 - /;"	c	module:alt_aeq_s4
use_low_latency_fifo	sim/tb/altera_mf.v	/^    reg use_low_latency_fifo;$/;"	r	module:dcfifo_mixed_widths
use_new_coreclk_ckt	sim/tb/altera_mf.v	/^    parameter use_new_coreclk_ckt = "FALSE";$/;"	c	module:flexible_lvds_tx
use_no_phase_shift	sim/tb/altera_mf.v	/^    parameter use_no_phase_shift = "ON";$/;"	c	module:altlvds_rx
use_no_phase_shift	sim/tb/altera_mf.v	/^    parameter use_no_phase_shift = "ON";$/;"	c	module:altlvds_tx
use_rdfull_speed	sim/tb/altera_mf.v	/^    reg use_rdfull_speed;$/;"	r	module:dcfifo_low_latency
use_self_generated_outclock	sim/tb/altera_mf.v	/^    parameter use_self_generated_outclock = "FALSE";$/;"	c	module:flexible_lvds_tx
use_vco_bypass	sim/tb/altera_mf.v	/^    parameter use_vco_bypass = "false";$/;"	c	module:MF_stratix_pll
use_wrempty_speed	sim/tb/altera_mf.v	/^    reg use_wrempty_speed;$/;"	r	module:dcfifo_low_latency
use_wys	sim/tb/altera_mf.v	/^    parameter use_wys = "ON";$/;"	c	module:altaccumulate
usedw	sim/tb/altera_mf.v	/^    output [lpm_widthu-1:0] usedw;$/;"	p	module:scfifo
usedw_in	sim/tb/altera_mf.v	/^    input [lpm_widthad-1:0] usedw_in;$/;"	p	module:dcfifo_fefifo
using_fbmimicbidir_port	sim/tb/altera_mf.v	/^parameter using_fbmimicbidir_port = "ON";$/;"	c	module:altpll
usr1	sim/tb/altera_mf.v	/^    input    usr1;$/;"	p	module:altsource_probe
usr1	sim/tb/altera_mf.v	/^    input    usr1;$/;"	p	module:sld_signaltap
v_back	rtl/lcd/lcd_driver.v	/^reg  [10:0] v_back ;$/;"	r	module:lcd_driver
v_back	sim/tb/lcd/lcd_driver.v	/^reg  [10:0] v_back ;$/;"	r	module:lcd_driver
v_cnt	sim/tb/sdram_tb.v	/^reg  [8:0]  v_cnt;$/;"	r	module:sdram_tb
v_disp	rtl/lcd/lcd_driver.v	/^reg  [10:0] v_disp ;$/;"	r	module:lcd_driver
v_disp	sim/tb/lcd/lcd_driver.v	/^reg  [10:0] v_disp ;$/;"	r	module:lcd_driver
v_dr_scan	sim/tb/altera_mf.v	/^    task v_dr_scan;$/;"	t	module:signal_gen
v_dr_scan_tsk	sim/tb/altera_mf.v	/^        begin : v_dr_scan_tsk$/;"	b	task:signal_gen.v_dr_scan
v_ir_scan	sim/tb/altera_mf.v	/^    task v_ir_scan;$/;"	t	module:signal_gen
v_ir_scan_tsk	sim/tb/altera_mf.v	/^        begin : v_ir_scan_tsk$/;"	b	task:signal_gen.v_ir_scan
v_sync	rtl/lcd/lcd_driver.v	/^reg  [10:0] v_sync ;$/;"	r	module:lcd_driver
v_sync	sim/tb/lcd/lcd_driver.v	/^reg  [10:0] v_sync ;$/;"	r	module:lcd_driver
v_total	rtl/lcd/lcd_driver.v	/^reg  [10:0] v_total;$/;"	r	module:lcd_driver
v_total	sim/tb/lcd/lcd_driver.v	/^reg  [10:0] v_total;$/;"	r	module:lcd_driver
val	sim/tb/altera_mf.v	/^        input [(2 * width_man) + 1: 0] val;$/;"	p	function:altfp_mult.bit_all_0
val1	sim/tb/altera_mf.v	/^        input  [width_man : 0] val1;$/;"	p	task:altfp_mult.add_bits
valid_lock_cycles	sim/tb/altera_mf.v	/^parameter valid_lock_cycles = 5;$/;"	c	module:altclklock
valid_lock_multiplier	sim/tb/altera_mf.v	/^    parameter valid_lock_multiplier                = 1;$/;"	c	module:MF_stratixii_pll
valid_lock_multiplier	sim/tb/altera_mf.v	/^    parameter valid_lock_multiplier = 5;$/;"	c	module:MF_stratix_pll
valid_lock_multiplier	sim/tb/altera_mf.v	/^parameter   valid_lock_multiplier     = 1;$/;"	c	module:altpll
valid_lock_multiplier	sim/tb/altera_mf.v	/^parameter valid_lock_multiplier = 5;$/;"	c	module:altclklock
valid_rreq	sim/tb/altera_mf.v	/^    wire valid_rreq;$/;"	n	module:scfifo
valid_wreq	sim/tb/altera_mf.v	/^    reg valid_wreq;$/;"	r	module:scfifo
value	sim/tb/altera_mf.v	/^        integer value; \/\/ temporary storage to store the exponential value$/;"	r	function:altfp_mult.exponential_value
value	sim/tb/altera_mf.v	/^    input value;$/;"	p	function:MF_cycloneiii_pll.abs
value	sim/tb/altera_mf.v	/^    input value;$/;"	p	function:MF_cycloneiiigl_pll.abs
value	sim/tb/altera_mf.v	/^    input value;$/;"	p	function:MF_stratix_pll.abs
value	sim/tb/altera_mf.v	/^    input value;$/;"	p	function:MF_stratixii_pll.abs
value	sim/tb/altera_mf.v	/^    input value;$/;"	p	function:MF_stratixiii_pll.abs
value	sim/tb/altera_mf.v	/^    integer value;$/;"	r	function:MF_cycloneiii_pll.abs
value	sim/tb/altera_mf.v	/^    integer value;$/;"	r	function:MF_cycloneiiigl_pll.abs
value	sim/tb/altera_mf.v	/^    integer value;$/;"	r	function:MF_stratix_pll.abs
value	sim/tb/altera_mf.v	/^    integer value;$/;"	r	function:MF_stratixii_pll.abs
value	sim/tb/altera_mf.v	/^    integer value;$/;"	r	function:MF_stratixiii_pll.abs
value	sim/tb/altera_mf.v	/^    integer value;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
value1	sim/tb/altera_mf.v	/^    integer value1;$/;"	r	module:altsqrt
value2	sim/tb/altera_mf.v	/^    integer value2;$/;"	r	module:altsqrt
value_idx	sim/tb/altera_mf.v	/^    integer   value_idx;      \/\/ decoding value index$/;"	r	module:signal_gen
value_idx_cur	sim/tb/altera_mf.v	/^    integer   value_idx_cur;  \/\/ reading\/outputing value index   $/;"	r	module:signal_gen
value_idx_old	sim/tb/altera_mf.v	/^    integer   value_idx_old;  \/\/ previous decoding value index   $/;"	r	module:signal_gen
var_family_arria10	sim/tb/altera_mf.v	/^    reg var_family_arria10;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_ARRIA10
var_family_arriaiigx	sim/tb/altera_mf.v	/^    reg var_family_arriaiigx;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_ARRIAIIGX
var_family_arriaiigz	sim/tb/altera_mf.v	/^    reg var_family_arriaiigz;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_ARRIAIIGZ
var_family_arriav	sim/tb/altera_mf.v	/^    reg var_family_arriav;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_ARRIAV
var_family_arriavgz	sim/tb/altera_mf.v	/^    reg var_family_arriavgz;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_ARRIAVGZ
var_family_base_cyclone	sim/tb/altera_mf.v	/^    reg var_family_base_cyclone;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_BASE_CYCLONE
var_family_base_cycloneii	sim/tb/altera_mf.v	/^    reg var_family_base_cycloneii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_BASE_CYCLONEII
var_family_base_stratix	sim/tb/altera_mf.v	/^    reg var_family_base_stratix;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_BASE_STRATIX
var_family_base_stratixii	sim/tb/altera_mf.v	/^    reg var_family_base_stratixii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_BASE_STRATIXII
var_family_cyclone	sim/tb/altera_mf.v	/^    reg var_family_cyclone;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONE
var_family_cycloneii	sim/tb/altera_mf.v	/^    reg var_family_cycloneii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONEII
var_family_cycloneiii	sim/tb/altera_mf.v	/^    reg var_family_cycloneiii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONEIII
var_family_cycloneive	sim/tb/altera_mf.v	/^    reg var_family_cycloneive;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONEIVE
var_family_cycloneivgx	sim/tb/altera_mf.v	/^    reg var_family_cycloneivgx;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONEIVGX
var_family_cyclonev	sim/tb/altera_mf.v	/^    reg var_family_cyclonev;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_CYCLONEV
var_family_hardcopyiii	sim/tb/altera_mf.v	/^    reg var_family_hardcopyiii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HARDCOPYIII
var_family_hardcopyiv	sim/tb/altera_mf.v	/^    reg var_family_hardcopyiv;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HARDCOPYIV
var_family_has_altera_mult_add_flow	sim/tb/altera_mf.v	/^    reg var_family_has_altera_mult_add_flow;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW
var_family_has_inverted_output_ddio	sim/tb/altera_mf.v	/^    reg var_family_has_inverted_output_ddio;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO
var_family_has_stratix_style_pll	sim/tb/altera_mf.v	/^    reg var_family_has_stratix_style_pll;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL
var_family_has_stratixii_style_pll	sim/tb/altera_mf.v	/^    reg var_family_has_stratixii_style_pll;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL
var_family_has_stratixii_style_ram	sim/tb/altera_mf.v	/^    reg var_family_has_stratixii_style_ram;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM
var_family_has_stratixiii_style_ram	sim/tb/altera_mf.v	/^    reg var_family_has_stratixiii_style_ram;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM
var_family_is_altmult_add_eol	sim/tb/altera_mf.v	/^    reg var_family_is_altmult_add_eol;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_IS_ALTMULT_ADD_EOL
var_family_max10fpga	sim/tb/altera_mf.v	/^    reg var_family_max10fpga;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_MAX10FPGA
var_family_maxii	sim/tb/altera_mf.v	/^    reg var_family_maxii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_MAXII
var_family_maxv	sim/tb/altera_mf.v	/^    reg var_family_maxv;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_MAXV
var_family_stratix	sim/tb/altera_mf.v	/^    reg var_family_stratix;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIX
var_family_stratix_hc	sim/tb/altera_mf.v	/^    reg var_family_stratix_hc;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIX_HC
var_family_stratixgx	sim/tb/altera_mf.v	/^    reg var_family_stratixgx;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXGX
var_family_stratixii	sim/tb/altera_mf.v	/^    reg var_family_stratixii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXII
var_family_stratixiigx	sim/tb/altera_mf.v	/^    reg var_family_stratixiigx;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXIIGX
var_family_stratixiii	sim/tb/altera_mf.v	/^    reg var_family_stratixiii;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXIII
var_family_stratixiv	sim/tb/altera_mf.v	/^    reg var_family_stratixiv;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXIV
var_family_stratixv	sim/tb/altera_mf.v	/^    reg var_family_stratixv;$/;"	r	function:ALTERA_DEVICE_FAMILIES.FEATURE_FAMILY_STRATIXV
vco_c0	sim/tb/altera_mf.v	/^    reg vco_c0;$/;"	r	module:MF_stratixii_pll
vco_c0_last_value	sim/tb/altera_mf.v	/^    reg vco_c0_last_value;$/;"	r	module:MF_stratixii_pll
vco_c1	sim/tb/altera_mf.v	/^    reg vco_c1;$/;"	r	module:MF_stratixii_pll
vco_c1_last_value	sim/tb/altera_mf.v	/^    reg vco_c1_last_value;$/;"	r	module:MF_stratixii_pll
vco_center	sim/tb/altera_mf.v	/^    parameter vco_center                           = 0;$/;"	c	module:MF_cycloneiii_pll
vco_center	sim/tb/altera_mf.v	/^    parameter vco_center                           = 0;$/;"	c	module:MF_cycloneiiigl_pll
vco_center	sim/tb/altera_mf.v	/^    parameter vco_center                           = 0;$/;"	c	module:MF_stratixii_pll
vco_center	sim/tb/altera_mf.v	/^    parameter vco_center                           = 0;$/;"	c	module:MF_stratixiii_pll
vco_center	sim/tb/altera_mf.v	/^    parameter vco_center = 0;$/;"	c	module:MF_stratix_pll
vco_center	sim/tb/altera_mf.v	/^parameter   vco_center          = 0;$/;"	c	module:altpll
vco_cur	sim/tb/altera_mf.v	/^    integer vco_cur;$/;"	r	module:MF_cycloneiii_pll
vco_cur	sim/tb/altera_mf.v	/^    integer vco_cur;$/;"	r	module:MF_cycloneiiigl_pll
vco_cur	sim/tb/altera_mf.v	/^    integer vco_cur;$/;"	r	module:MF_stratixiii_pll
vco_divide_by	sim/tb/altera_mf.v	/^    parameter vco_divide_by = 0;$/;"	c	module:MF_cycloneiii_pll
vco_divide_by	sim/tb/altera_mf.v	/^    parameter vco_divide_by = 0;$/;"	c	module:MF_cycloneiiigl_pll
vco_divide_by	sim/tb/altera_mf.v	/^    parameter vco_divide_by = 0;$/;"	c	module:MF_stratixii_pll
vco_divide_by	sim/tb/altera_mf.v	/^    parameter vco_divide_by = 0;$/;"	c	module:MF_stratixiii_pll
vco_divide_by	sim/tb/altera_mf.v	/^parameter vco_divide_by = 0;$/;"	c	module:altpll
vco_freq	sim/tb/altera_mf.v	/^        integer vco_freq;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
vco_freq	sim/tb/altera_mf.v	/^        integer vco_freq;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
vco_freq	sim/tb/altera_mf.v	/^        integer vco_freq;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
vco_frequency_control	sim/tb/altera_mf.v	/^    parameter vco_frequency_control = "auto";$/;"	c	module:MF_cycloneiii_pll
vco_frequency_control	sim/tb/altera_mf.v	/^    parameter vco_frequency_control = "auto";$/;"	c	module:MF_cycloneiiigl_pll
vco_frequency_control	sim/tb/altera_mf.v	/^    parameter vco_frequency_control = "auto";$/;"	c	module:MF_stratixiii_pll
vco_frequency_control	sim/tb/altera_mf.v	/^parameter   vco_frequency_control = "AUTO";$/;"	c	module:altpll
vco_l0	sim/tb/altera_mf.v	/^    reg vco_l0;$/;"	r	module:MF_stratix_pll
vco_l0_last_value	sim/tb/altera_mf.v	/^    reg vco_l0_last_value;$/;"	r	module:MF_stratix_pll
vco_l1	sim/tb/altera_mf.v	/^    reg vco_l1;$/;"	r	module:MF_stratix_pll
vco_l1_last_value	sim/tb/altera_mf.v	/^    reg vco_l1_last_value;$/;"	r	module:MF_stratix_pll
vco_max	sim/tb/altera_mf.v	/^    parameter vco_max                              = 0;$/;"	c	module:MF_cycloneiii_pll
vco_max	sim/tb/altera_mf.v	/^    parameter vco_max                              = 0;$/;"	c	module:MF_cycloneiiigl_pll
vco_max	sim/tb/altera_mf.v	/^    parameter vco_max                              = 0;$/;"	c	module:MF_stratixii_pll
vco_max	sim/tb/altera_mf.v	/^    parameter vco_max                              = 0;$/;"	c	module:MF_stratixiii_pll
vco_max	sim/tb/altera_mf.v	/^    parameter vco_max = 0;$/;"	c	module:MF_stratix_pll
vco_max	sim/tb/altera_mf.v	/^parameter   vco_max             = 0;$/;"	c	module:altpll
vco_min	sim/tb/altera_mf.v	/^    parameter vco_min                              = 0;$/;"	c	module:MF_cycloneiii_pll
vco_min	sim/tb/altera_mf.v	/^    parameter vco_min                              = 0;$/;"	c	module:MF_cycloneiiigl_pll
vco_min	sim/tb/altera_mf.v	/^    parameter vco_min                              = 0;$/;"	c	module:MF_stratixii_pll
vco_min	sim/tb/altera_mf.v	/^    parameter vco_min                              = 0;$/;"	c	module:MF_stratixiii_pll
vco_min	sim/tb/altera_mf.v	/^    parameter vco_min = 0;$/;"	c	module:MF_stratix_pll
vco_min	sim/tb/altera_mf.v	/^parameter   vco_min             = 0;$/;"	c	module:altpll
vco_multiply_by	sim/tb/altera_mf.v	/^    parameter vco_multiply_by = 0;$/;"	c	module:MF_cycloneiii_pll
vco_multiply_by	sim/tb/altera_mf.v	/^    parameter vco_multiply_by = 0;$/;"	c	module:MF_cycloneiiigl_pll
vco_multiply_by	sim/tb/altera_mf.v	/^    parameter vco_multiply_by = 0;$/;"	c	module:MF_stratixii_pll
vco_multiply_by	sim/tb/altera_mf.v	/^    parameter vco_multiply_by = 0;$/;"	c	module:MF_stratixiii_pll
vco_multiply_by	sim/tb/altera_mf.v	/^parameter vco_multiply_by = 0;$/;"	c	module:altpll
vco_old	sim/tb/altera_mf.v	/^    integer vco_old;$/;"	r	module:MF_cycloneiii_pll
vco_old	sim/tb/altera_mf.v	/^    integer vco_old;$/;"	r	module:MF_cycloneiiigl_pll
vco_old	sim/tb/altera_mf.v	/^    integer vco_old;$/;"	r	module:MF_stratixiii_pll
vco_out	sim/tb/altera_mf.v	/^    reg [7:0] vco_out;$/;"	r	module:MF_cycloneiii_pll
vco_out	sim/tb/altera_mf.v	/^    reg [7:0] vco_out;$/;"	r	module:MF_cycloneiiigl_pll
vco_out	sim/tb/altera_mf.v	/^    reg [7:0] vco_out;$/;"	r	module:MF_stratix_pll
vco_out	sim/tb/altera_mf.v	/^    reg [7:0] vco_out;$/;"	r	module:MF_stratixii_pll
vco_out	sim/tb/altera_mf.v	/^    reg [7:0] vco_out;$/;"	r	module:MF_stratixiii_pll
vco_out_last_value	sim/tb/altera_mf.v	/^    reg [7:0] vco_out_last_value;$/;"	r	module:MF_cycloneiii_pll
vco_out_last_value	sim/tb/altera_mf.v	/^    reg [7:0] vco_out_last_value;$/;"	r	module:MF_cycloneiiigl_pll
vco_out_last_value	sim/tb/altera_mf.v	/^    reg [7:0] vco_out_last_value;$/;"	r	module:MF_stratixii_pll
vco_out_last_value	sim/tb/altera_mf.v	/^    reg [7:0] vco_out_last_value;$/;"	r	module:MF_stratixiii_pll
vco_over	sim/tb/altera_mf.v	/^    reg vco_over, vco_under;$/;"	r	module:MF_cycloneiii_pll
vco_over	sim/tb/altera_mf.v	/^    reg vco_over, vco_under;$/;"	r	module:MF_cycloneiiigl_pll
vco_over	sim/tb/altera_mf.v	/^    reg vco_over, vco_under;$/;"	r	module:MF_stratixiii_pll
vco_per	sim/tb/altera_mf.v	/^    integer vco_per;$/;"	r	module:MF_cycloneiii_pll
vco_per	sim/tb/altera_mf.v	/^    integer vco_per;$/;"	r	module:MF_cycloneiiigl_pll
vco_per	sim/tb/altera_mf.v	/^    integer vco_per;$/;"	r	module:MF_stratix_pll
vco_per	sim/tb/altera_mf.v	/^    integer vco_per;$/;"	r	module:MF_stratixii_pll
vco_per	sim/tb/altera_mf.v	/^    integer vco_per;$/;"	r	module:MF_stratixiii_pll
vco_period	sim/tb/altera_mf.v	/^        integer vco_period;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
vco_period	sim/tb/altera_mf.v	/^        integer vco_period;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
vco_period	sim/tb/altera_mf.v	/^        integer vco_period;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
vco_period_was_phase_adjusted	sim/tb/altera_mf.v	/^    reg vco_period_was_phase_adjusted;$/;"	r	module:MF_cycloneiii_pll
vco_period_was_phase_adjusted	sim/tb/altera_mf.v	/^    reg vco_period_was_phase_adjusted;$/;"	r	module:MF_cycloneiiigl_pll
vco_period_was_phase_adjusted	sim/tb/altera_mf.v	/^    reg vco_period_was_phase_adjusted;$/;"	r	module:MF_stratix_pll
vco_period_was_phase_adjusted	sim/tb/altera_mf.v	/^    reg vco_period_was_phase_adjusted;$/;"	r	module:MF_stratixii_pll
vco_period_was_phase_adjusted	sim/tb/altera_mf.v	/^    reg vco_period_was_phase_adjusted;$/;"	r	module:MF_stratixiii_pll
vco_phase_shift_step	sim/tb/altera_mf.v	/^        input vco_phase_shift_step;$/;"	p	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
vco_phase_shift_step	sim/tb/altera_mf.v	/^        input vco_phase_shift_step;$/;"	p	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
vco_phase_shift_step	sim/tb/altera_mf.v	/^        input vco_phase_shift_step;$/;"	p	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
vco_phase_shift_step	sim/tb/altera_mf.v	/^        integer vco_phase_shift_step;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
vco_phase_shift_step	sim/tb/altera_mf.v	/^        integer vco_phase_shift_step;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
vco_phase_shift_step	sim/tb/altera_mf.v	/^        integer vco_phase_shift_step;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
vco_phase_shift_step	sim/tb/altera_mf.v	/^    parameter vco_phase_shift_step = 0;$/;"	c	module:MF_cycloneiii_pll
vco_phase_shift_step	sim/tb/altera_mf.v	/^    parameter vco_phase_shift_step = 0;$/;"	c	module:MF_cycloneiiigl_pll
vco_phase_shift_step	sim/tb/altera_mf.v	/^    parameter vco_phase_shift_step = 0;$/;"	c	module:MF_stratixiii_pll
vco_phase_shift_step	sim/tb/altera_mf.v	/^parameter   vco_phase_shift_step = 0;$/;"	c	module:altpll
vco_post_scale	sim/tb/altera_mf.v	/^    parameter vco_post_scale = 1; \/\/ 1 .. 2$/;"	c	module:MF_cycloneiii_pll
vco_post_scale	sim/tb/altera_mf.v	/^    parameter vco_post_scale = 1; \/\/ 1 .. 2$/;"	c	module:MF_cycloneiiigl_pll
vco_post_scale	sim/tb/altera_mf.v	/^    parameter vco_post_scale = 1; \/\/ 1 .. 2$/;"	c	module:MF_stratixiii_pll
vco_post_scale	sim/tb/altera_mf.v	/^    parameter vco_post_scale = 1;$/;"	c	module:MF_stratixii_pll
vco_post_scale	sim/tb/altera_mf.v	/^parameter   vco_post_scale      = 0;$/;"	c	module:altpll
vco_ps_step_value	sim/tb/altera_mf.v	/^        integer vco_ps_step_value;$/;"	r	task:MF_cycloneiii_pll.find_m_and_n_4_manual_phase
vco_ps_step_value	sim/tb/altera_mf.v	/^        integer vco_ps_step_value;$/;"	r	task:MF_cycloneiiigl_pll.find_m_and_n_4_manual_phase
vco_ps_step_value	sim/tb/altera_mf.v	/^        integer vco_ps_step_value;$/;"	r	task:MF_stratixiii_pll.find_m_and_n_4_manual_phase
vco_range_detector_high_bits	sim/tb/altera_mf.v	/^parameter vco_range_detector_high_bits = -1;$/;"	c	module:MF_cycloneiii_pll
vco_range_detector_high_bits	sim/tb/altera_mf.v	/^parameter vco_range_detector_high_bits = -1;$/;"	c	module:MF_cycloneiiigl_pll
vco_range_detector_high_bits	sim/tb/altera_mf.v	/^parameter vco_range_detector_high_bits = -1;$/;"	c	module:MF_stratixiii_pll
vco_range_detector_low_bits	sim/tb/altera_mf.v	/^parameter vco_range_detector_low_bits = -1;$/;"	c	module:MF_cycloneiii_pll
vco_range_detector_low_bits	sim/tb/altera_mf.v	/^parameter vco_range_detector_low_bits = -1;$/;"	c	module:MF_cycloneiiigl_pll
vco_range_detector_low_bits	sim/tb/altera_mf.v	/^parameter vco_range_detector_low_bits = -1;$/;"	c	module:MF_stratixiii_pll
vco_tap	sim/tb/altera_mf.v	/^    reg [7:0] vco_tap;$/;"	r	module:MF_cycloneiii_pll
vco_tap	sim/tb/altera_mf.v	/^    reg [7:0] vco_tap;$/;"	r	module:MF_cycloneiiigl_pll
vco_tap	sim/tb/altera_mf.v	/^    reg [7:0] vco_tap;$/;"	r	module:MF_stratixii_pll
vco_tap	sim/tb/altera_mf.v	/^    reg [7:0] vco_tap;$/;"	r	module:MF_stratixiii_pll
vco_tap_last_value	sim/tb/altera_mf.v	/^    reg [7:0] vco_tap_last_value;$/;"	r	module:MF_cycloneiii_pll
vco_tap_last_value	sim/tb/altera_mf.v	/^    reg [7:0] vco_tap_last_value;$/;"	r	module:MF_cycloneiiigl_pll
vco_tap_last_value	sim/tb/altera_mf.v	/^    reg [7:0] vco_tap_last_value;$/;"	r	module:MF_stratixii_pll
vco_tap_last_value	sim/tb/altera_mf.v	/^    reg [7:0] vco_tap_last_value;$/;"	r	module:MF_stratixiii_pll
vco_under	sim/tb/altera_mf.v	/^    reg vco_over, vco_under;$/;"	r	module:MF_cycloneiii_pll
vco_under	sim/tb/altera_mf.v	/^    reg vco_over, vco_under;$/;"	r	module:MF_cycloneiiigl_pll
vco_under	sim/tb/altera_mf.v	/^    reg vco_over, vco_under;$/;"	r	module:MF_stratixiii_pll
vco_val	sim/tb/altera_mf.v	/^    reg vco_val;$/;"	r	module:MF_cycloneiii_pll
vco_val	sim/tb/altera_mf.v	/^    reg vco_val;$/;"	r	module:MF_cycloneiiigl_pll
vco_val	sim/tb/altera_mf.v	/^    reg vco_val;$/;"	r	module:MF_stratix_pll
vco_val	sim/tb/altera_mf.v	/^    reg vco_val;$/;"	r	module:MF_stratixii_pll
vco_val	sim/tb/altera_mf.v	/^    reg vco_val;$/;"	r	module:MF_stratixiii_pll
vco_val_bit_setting	sim/tb/altera_mf.v	/^    reg vco_val_bit_setting, vco_val_old_bit_setting;$/;"	r	module:MF_cycloneiii_pll
vco_val_bit_setting	sim/tb/altera_mf.v	/^    reg vco_val_bit_setting, vco_val_old_bit_setting;$/;"	r	module:MF_cycloneiiigl_pll
vco_val_bit_setting	sim/tb/altera_mf.v	/^    reg vco_val_bit_setting, vco_val_old_bit_setting;$/;"	r	module:MF_stratixiii_pll
vco_val_old_bit_setting	sim/tb/altera_mf.v	/^    reg vco_val_bit_setting, vco_val_old_bit_setting;$/;"	r	module:MF_cycloneiii_pll
vco_val_old_bit_setting	sim/tb/altera_mf.v	/^    reg vco_val_bit_setting, vco_val_old_bit_setting;$/;"	r	module:MF_cycloneiiigl_pll
vco_val_old_bit_setting	sim/tb/altera_mf.v	/^    reg vco_val_bit_setting, vco_val_old_bit_setting;$/;"	r	module:MF_stratixiii_pll
vcooverrange	sim/tb/altera_mf.v	/^    output vcooverrange;$/;"	p	module:MF_cycloneiii_pll
vcooverrange	sim/tb/altera_mf.v	/^    output vcooverrange;$/;"	p	module:MF_cycloneiiigl_pll
vcooverrange	sim/tb/altera_mf.v	/^    output vcooverrange;$/;"	p	module:MF_stratixiii_pll
vcooverrange	sim/tb/altera_mf.v	/^output        vcooverrange;$/;"	p	module:altpll
vcooverrange_wire	sim/tb/altera_mf.v	/^wire vcooverrange_wire;$/;"	n	module:altpll
vcounderrange	sim/tb/altera_mf.v	/^    output vcounderrange;$/;"	p	module:MF_cycloneiii_pll
vcounderrange	sim/tb/altera_mf.v	/^    output vcounderrange;$/;"	p	module:MF_cycloneiiigl_pll
vcounderrange	sim/tb/altera_mf.v	/^    output vcounderrange;$/;"	p	module:MF_stratixiii_pll
vcounderrange	sim/tb/altera_mf.v	/^output        vcounderrange;$/;"	p	module:altpll
vcounderrange_wire	sim/tb/altera_mf.v	/^wire vcounderrange_wire;$/;"	n	module:altpll
violation	sim/tb/altera_mf.v	/^reg violation;$/;"	r	module:altclklock
virtual_ir_in	sim/tb/altera_mf.v	/^    output [sld_node_ir_width - 1 : 0] virtual_ir_in;      \/\/ parallel output to user design$/;"	p	module:dummy_hub
virtual_ir_in	sim/tb/altera_mf.v	/^    reg [sld_node_ir_width - 1 : 0]     virtual_ir_in;     $/;"	r	module:dummy_hub
virtual_ir_out	sim/tb/altera_mf.v	/^    input [sld_node_ir_width - 1 : 0] virtual_ir_out; \/\/ captures parallel input from$/;"	p	module:dummy_hub
virtual_state_cdr	sim/tb/altera_mf.v	/^    output    virtual_state_cdr;$/;"	p	module:sld_virtual_jtag_basic
virtual_state_cdr	sim/tb/altera_mf.v	/^    output   virtual_state_cdr;  \/\/ virtual cdr state signal$/;"	p	module:dummy_hub
virtual_state_cdr	sim/tb/altera_mf.v	/^    output   virtual_state_cdr; \/\/ cdr state signal of megafunction$/;"	p	module:sld_virtual_jtag
virtual_state_cir	sim/tb/altera_mf.v	/^    output    virtual_state_cir;$/;"	p	module:sld_virtual_jtag_basic
virtual_state_cir	sim/tb/altera_mf.v	/^    output   virtual_state_cir;  \/\/ virtual cir state signal $/;"	p	module:dummy_hub
virtual_state_cir	sim/tb/altera_mf.v	/^    output   virtual_state_cir; \/\/ cir state signal of megafunction$/;"	p	module:sld_virtual_jtag
virtual_state_e1dr	sim/tb/altera_mf.v	/^    output    virtual_state_e1dr;$/;"	p	module:sld_virtual_jtag_basic
virtual_state_e1dr	sim/tb/altera_mf.v	/^    output   virtual_state_e1dr; \/\/ virtual e1dr state signal $/;"	p	module:dummy_hub
virtual_state_e1dr	sim/tb/altera_mf.v	/^    output   virtual_state_e1dr;\/\/  e1dr state signal of megafunction$/;"	p	module:sld_virtual_jtag
virtual_state_e2dr	sim/tb/altera_mf.v	/^    output    virtual_state_e2dr;$/;"	p	module:sld_virtual_jtag_basic
virtual_state_e2dr	sim/tb/altera_mf.v	/^    output   virtual_state_e2dr; \/\/ virtual e2dr state signal $/;"	p	module:dummy_hub
virtual_state_e2dr	sim/tb/altera_mf.v	/^    output   virtual_state_e2dr;\/\/ e2dr state signal of megafunction$/;"	p	module:sld_virtual_jtag
virtual_state_pdr	sim/tb/altera_mf.v	/^    output    virtual_state_pdr;$/;"	p	module:sld_virtual_jtag_basic
virtual_state_pdr	sim/tb/altera_mf.v	/^    output   virtual_state_pdr;  \/\/ virtula pdr state signal $/;"	p	module:dummy_hub
virtual_state_pdr	sim/tb/altera_mf.v	/^    output   virtual_state_pdr; \/\/ pdr state signal of megafunction$/;"	p	module:sld_virtual_jtag
virtual_state_sdr	sim/tb/altera_mf.v	/^    output    virtual_state_sdr;$/;"	p	module:sld_virtual_jtag_basic
virtual_state_sdr	sim/tb/altera_mf.v	/^    output   virtual_state_sdr;  \/\/ virtual sdr state signal$/;"	p	module:dummy_hub
virtual_state_sdr	sim/tb/altera_mf.v	/^    output   virtual_state_sdr; \/\/ sdr state signal of megafunction$/;"	p	module:sld_virtual_jtag
virtual_state_udr	sim/tb/altera_mf.v	/^    output    virtual_state_udr;$/;"	p	module:sld_virtual_jtag_basic
virtual_state_udr	sim/tb/altera_mf.v	/^    output   virtual_state_udr;  \/\/ virtual udr state signal$/;"	p	module:dummy_hub
virtual_state_udr	sim/tb/altera_mf.v	/^    output   virtual_state_udr; \/\/ udr state signal of megafunction$/;"	p	module:sld_virtual_jtag
virtual_state_uir	sim/tb/altera_mf.v	/^    output    virtual_state_uir;$/;"	p	module:sld_virtual_jtag_basic
virtual_state_uir	sim/tb/altera_mf.v	/^    output   virtual_state_uir;  \/\/ virtual uir state signal$/;"	p	module:dummy_hub
virtual_state_uir	sim/tb/altera_mf.v	/^    output   virtual_state_uir; \/\/ uir state signal of megafunction$/;"	p	module:sld_virtual_jtag
vod_setting	sim/tb/altera_mf.v	/^    parameter vod_setting = 0;$/;"	c	module:altlvds_tx
w_q	sim/tb/altera_mf.v	/^    wire [lpm_width-1:0] w_q;$/;"	n	module:dcfifo
w_q_a	sim/tb/altera_mf.v	/^    wire [lpm_width-1:0] w_q_a;$/;"	n	module:dcfifo_mixed_widths
w_q_l	sim/tb/altera_mf.v	/^    wire [lpm_width_r-1:0] w_q_l;$/;"	n	module:dcfifo_mixed_widths
w_q_s	sim/tb/altera_mf.v	/^    wire [lpm_width-1:0] w_q_s;$/;"	n	module:dcfifo_mixed_widths
w_rd_dbuw	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rd_dbuw;$/;"	n	module:dcfifo_async
w_rdempty	sim/tb/altera_mf.v	/^    wire w_rdempty;$/;"	n	module:dcfifo
w_rdempty	sim/tb/altera_mf.v	/^    wire w_rdempty;$/;"	n	module:dcfifo_async
w_rdempty_a	sim/tb/altera_mf.v	/^    wire w_rdempty_a;$/;"	n	module:dcfifo_mixed_widths
w_rdempty_l	sim/tb/altera_mf.v	/^    wire w_rdempty_l;$/;"	n	module:dcfifo_mixed_widths
w_rdempty_s	sim/tb/altera_mf.v	/^    wire w_rdempty_s;$/;"	n	module:dcfifo_mixed_widths
w_rdfull	sim/tb/altera_mf.v	/^    wire w_rdfull;$/;"	n	module:dcfifo
w_rdfull	sim/tb/altera_mf.v	/^    wire w_rdfull;$/;"	n	module:dcfifo_async
w_rdfull_a	sim/tb/altera_mf.v	/^    wire w_rdfull_a;$/;"	n	module:dcfifo_mixed_widths
w_rdfull_l	sim/tb/altera_mf.v	/^    wire w_rdfull_l;$/;"	n	module:dcfifo_mixed_widths
w_rdfull_s	sim/tb/altera_mf.v	/^    wire w_rdfull_s;$/;"	n	module:dcfifo_mixed_widths
w_rdptr_s	sim/tb/altera_mf.v	/^    wire [lpm_widthu:0] w_rdptr_s;$/;"	n	module:dcfifo_sync
w_rdptrrg	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rdptrrg;$/;"	n	module:dcfifo_async
w_rdusedw	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rdusedw;$/;"	n	module:dcfifo
w_rdusedw	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rdusedw;$/;"	n	module:dcfifo_async
w_rdusedw_a	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rdusedw_a;$/;"	n	module:dcfifo_mixed_widths
w_rdusedw_l	sim/tb/altera_mf.v	/^    wire [lpm_widthu_r-1:0] w_rdusedw_l;$/;"	n	module:dcfifo_mixed_widths
w_rdusedw_s	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rdusedw_s;$/;"	n	module:dcfifo_mixed_widths
w_rs_dbwp	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rs_dbwp;$/;"	n	module:dcfifo_async
w_rs_nbwp	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rs_nbwp;$/;"	n	module:dcfifo_async
w_wr_dbuw	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wr_dbuw;$/;"	n	module:dcfifo_async
w_wrdelaycycle	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wrdelaycycle;$/;"	n	module:dcfifo_async
w_wrempty	sim/tb/altera_mf.v	/^    wire w_wrempty;$/;"	n	module:dcfifo
w_wrempty	sim/tb/altera_mf.v	/^    wire w_wrempty;$/;"	n	module:dcfifo_async
w_wrempty_a	sim/tb/altera_mf.v	/^    wire w_wrempty_a;$/;"	n	module:dcfifo_mixed_widths
w_wrempty_l	sim/tb/altera_mf.v	/^    wire w_wrempty_l;$/;"	n	module:dcfifo_mixed_widths
w_wrempty_s	sim/tb/altera_mf.v	/^    wire w_wrempty_s;$/;"	n	module:dcfifo_mixed_widths
w_wrfull	sim/tb/altera_mf.v	/^    wire w_wrfull;$/;"	n	module:dcfifo
w_wrfull	sim/tb/altera_mf.v	/^    wire w_wrfull;$/;"	n	module:dcfifo_async
w_wrfull_a	sim/tb/altera_mf.v	/^    wire w_wrfull_a;$/;"	n	module:dcfifo_mixed_widths
w_wrfull_l	sim/tb/altera_mf.v	/^    wire w_wrfull_l;$/;"	n	module:dcfifo_mixed_widths
w_wrfull_s	sim/tb/altera_mf.v	/^    wire w_wrfull_s;$/;"	n	module:dcfifo_mixed_widths
w_wrptr_r	sim/tb/altera_mf.v	/^    wire [lpm_widthu:0] w_wrptr_r;$/;"	n	module:dcfifo_sync
w_wrptr_s	sim/tb/altera_mf.v	/^    wire [lpm_widthu:0] w_wrptr_s;$/;"	n	module:dcfifo_sync
w_wrusedw	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wrusedw;$/;"	n	module:dcfifo
w_wrusedw	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wrusedw;$/;"	n	module:dcfifo_async
w_wrusedw_a	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wrusedw_a;$/;"	n	module:dcfifo_mixed_widths
w_wrusedw_l	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wrusedw_l;$/;"	n	module:dcfifo_mixed_widths
w_wrusedw_s	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wrusedw_s;$/;"	n	module:dcfifo_mixed_widths
w_ws_dbrp	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_ws_dbrp;$/;"	n	module:dcfifo_async
w_ws_nbrp	sim/tb/altera_mf.v	/^    wire [lpm_widthu-1:0] w_ws_nbrp;$/;"	n	module:dcfifo_async
wa_mult_x	sim/tb/altera_mf.v	/^    reg [width_a - 1: 0] wa_mult_x;$/;"	r	module:altsyncram
wa_mult_x_ii	sim/tb/altera_mf.v	/^    reg [width_a - 1: 0] wa_mult_x_ii;$/;"	r	module:altsyncram
wa_mult_x_iii	sim/tb/altera_mf.v	/^    reg [width_a - 1: 0] wa_mult_x_iii;$/;"	r	module:altsyncram
white_space_count	sim/tb/altera_mf.v	/^    integer white_space_count;$/;"	r	function:ALTERA_MF_HINT_EVALUATION.GET_PARAMETER_VALUE
width	sim/tb/altera_mf.v	/^    input width;$/;"	p	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
width	sim/tb/altera_mf.v	/^    input width;$/;"	p	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
width	sim/tb/altera_mf.v	/^    input width;$/;"	p	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_to_ver_file
width	sim/tb/altera_mf.v	/^    integer width;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_hex2ver
width	sim/tb/altera_mf.v	/^    integer width;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
width	sim/tb/altera_mf.v	/^    integer width;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_to_ver_file
width	sim/tb/altera_mf.v	/^    parameter width            = 1;             \/\/ data[], qa[] and qb[]$/;"	c	module:alt3pram
width	sim/tb/altera_mf.v	/^    parameter width  = 3;$/;"	c	module:a_graycounter
width	sim/tb/altera_mf.v	/^    parameter width = 1;        \/\/ The width of the radical$/;"	c	module:altsqrt
width	sim/tb/altera_mf.v	/^    parameter width = 1;$/;"	c	module:altdpram
width	sim/tb/altera_mf.v	/^    parameter width = 1;$/;"	c	module:altera_std_synchronizer_bundle
width	sim/tb/altera_mf.v	/^    parameter width = 4;        \/\/ Required$/;"	c	module:parallel_add
width	sim/tb/altera_mf.v	/^    parameter width = 8;            \/\/ Specifies the width of the input pattern$/;"	c	module:altshift_taps
width	sim/tb/altera_mf.v	/^parameter width = 1;  \/\/ required parameter$/;"	c	module:altddio_in
width	sim/tb/altera_mf.v	/^parameter width = 1; \/\/ required parameter$/;"	c	module:altddio_bidir
width	sim/tb/altera_mf.v	/^parameter width = 1; \/\/ required parameter$/;"	c	module:altddio_out
width_a	sim/tb/altera_mf.v	/^    parameter width_a                   = 2;$/;"	c	module:altmult_accum
width_a	sim/tb/altera_mf.v	/^    parameter width_a               = 16;$/;"	c	module:altmult_add
width_a	sim/tb/altera_mf.v	/^    parameter width_a          = 1;$/;"	c	module:altsyncram
width_b	sim/tb/altera_mf.v	/^    parameter width_b                   = 1;$/;"	c	module:altsyncram
width_b	sim/tb/altera_mf.v	/^    parameter width_b                   = 2;$/;"	c	module:altmult_accum
width_b	sim/tb/altera_mf.v	/^    parameter width_b               = 16;$/;"	c	module:altmult_add
width_byteena	sim/tb/altera_mf.v	/^    parameter width_byteena = 1;$/;"	c	module:altdpram
width_byteena_a	sim/tb/altera_mf.v	/^    parameter width_byteena_a  = 1;$/;"	c	module:altsyncram
width_byteena_b	sim/tb/altera_mf.v	/^    parameter width_byteena_b           = 1;$/;"	c	module:altsyncram
width_c	sim/tb/altera_mf.v	/^	parameter width_c					= 22;$/;"	c	module:altmult_accum
width_c	sim/tb/altera_mf.v	/^	parameter width_c				= 22;$/;"	c	module:altmult_add
width_chainin	sim/tb/altera_mf.v	/^    parameter width_chainin = 1;$/;"	c	module:altmult_add
width_clock	sim/tb/altera_mf.v	/^parameter   width_clock              = 6;$/;"	c	module:altpll
width_coef	sim/tb/altera_mf.v	/^  	parameter width_coef = 0;$/;"	c	module:altmult_accum
width_coef	sim/tb/altera_mf.v	/^  	parameter width_coef = 0;$/;"	c	module:altmult_add
width_eccstatus	sim/tb/altera_mf.v	/^    parameter width_eccstatus = 3;$/;"	c	module:altsyncram
width_exp	sim/tb/altera_mf.v	/^    parameter width_exp = 8;$/;"	c	module:altfp_mult
width_found	sim/tb/altera_mf.v	/^    reg width_found;$/;"	r	task:ALTERA_MF_MEMORY_INITIALIZATION.convert_mif2ver
width_in	sim/tb/altera_mf.v	/^    parameter width_in = 4;     \/\/ Required$/;"	c	module:altaccumulate
width_man	sim/tb/altera_mf.v	/^    parameter width_man = 23;$/;"	c	module:altfp_mult
width_msb	sim/tb/altera_mf.v	/^    parameter width_msb = 17;$/;"	c	module:altmult_add
width_out	sim/tb/altera_mf.v	/^    parameter width_out = 8;    \/\/ Required$/;"	c	module:altaccumulate
width_phasecounterselect	sim/tb/altera_mf.v	/^parameter   width_phasecounterselect = 4;$/;"	c	module:altpll
width_result	sim/tb/altera_mf.v	/^    parameter width_result              = 5;$/;"	c	module:altmult_accum
width_result	sim/tb/altera_mf.v	/^    parameter width_result          = 34;$/;"	c	module:altmult_add
width_saturate_sign	sim/tb/altera_mf.v	/^    parameter width_saturate_sign = 1;$/;"	c	module:altmult_add
width_upper_data	sim/tb/altera_mf.v	/^    parameter width_upper_data = 1;$/;"	c	module:altmult_accum
widthad	sim/tb/altera_mf.v	/^    parameter widthad          = 1;             \/\/ rdaddress_a,rdaddress_b,wraddress$/;"	c	module:alt3pram
widthad	sim/tb/altera_mf.v	/^    parameter widthad = 1;$/;"	c	module:altdpram
widthad_a	sim/tb/altera_mf.v	/^    parameter widthad_a        = 1;$/;"	c	module:altsyncram
widthad_b	sim/tb/altera_mf.v	/^    parameter widthad_b                 = 1;$/;"	c	module:altsyncram
widthr	sim/tb/altera_mf.v	/^    parameter widthr = 4;       \/\/ Required$/;"	c	module:parallel_add
wire_lock_state_mc_d	sim/tb/altera_mf.v	/^    wire [1:0] wire_lock_state_mc_d;$/;"	n	module:stratixiii_lvds_rx_channel
wire_lock_state_mc_ena	sim/tb/altera_mf.v	/^    wire [1:0] wire_lock_state_mc_ena;$/;"	n	module:stratixiii_lvds_rx_channel
wire_next_scount_num_dataa	sim/tb/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_dataa;$/;"	n	module:alt_cal
wire_next_scount_num_dataa	sim/tb/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_dataa;$/;"	n	module:alt_cal_c3gxb
wire_next_scount_num_dataa	sim/tb/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_dataa;$/;"	n	module:alt_cal_mm
wire_next_scount_num_dataa	sim/tb/altera_mf.v	/^        wire    [COUNTER_WIDTH-1:0]   wire_next_scount_num_dataa;$/;"	n	module:alt_cal_av
wire_next_scount_num_dataa	sim/tb/altera_mf.v	/^        wire    [COUNTER_WIDTH-1:0]   wire_next_scount_num_dataa;$/;"	n	module:alt_cal_sv
wire_next_scount_num_datab	sim/tb/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_datab;$/;"	n	module:alt_cal
wire_next_scount_num_datab	sim/tb/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_datab;$/;"	n	module:alt_cal_c3gxb
wire_next_scount_num_datab	sim/tb/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_datab;$/;"	n	module:alt_cal_mm
wire_next_scount_num_datab	sim/tb/altera_mf.v	/^        wire    [COUNTER_WIDTH-1:0]   wire_next_scount_num_datab;$/;"	n	module:alt_cal_av
wire_next_scount_num_datab	sim/tb/altera_mf.v	/^        wire    [COUNTER_WIDTH-1:0]   wire_next_scount_num_datab;$/;"	n	module:alt_cal_sv
wire_next_scount_num_result	sim/tb/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_result;$/;"	n	module:alt_cal
wire_next_scount_num_result	sim/tb/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_result;$/;"	n	module:alt_cal_c3gxb
wire_next_scount_num_result	sim/tb/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_result;$/;"	n	module:alt_cal_mm
wire_next_scount_num_result	sim/tb/altera_mf.v	/^        wire    [COUNTER_WIDTH-1:0]   wire_next_scount_num_result;$/;"	n	module:alt_cal_av
wire_next_scount_num_result	sim/tb/altera_mf.v	/^        wire    [COUNTER_WIDTH-1:0]   wire_next_scount_num_result;$/;"	n	module:alt_cal_sv
wire_pll1_clk	par/db/pll_altpll.v	/^	wire  [4:0]   wire_pll1_clk;$/;"	n	module:pll_altpll
wire_pll1_fbout	par/db/pll_altpll.v	/^	wire  wire_pll1_fbout;$/;"	n	module:pll_altpll
wire_pll1_locked	par/db/pll_altpll.v	/^	wire  wire_pll1_locked;$/;"	n	module:pll_altpll
work_state	rtl/sdram/sdram_cmd.v	/^    input      [ 3:0] work_state,       \/\/SDRAM工作状态$/;"	p	module:sdram_cmd
work_state	rtl/sdram/sdram_controller.v	/^wire [3:0] work_state;              \/\/ SDRAM工作状态$/;"	n	module:sdram_controller
work_state	rtl/sdram/sdram_ctrl.v	/^    output reg [3:0] work_state,	    \/\/SDRAM工作状态$/;"	p	module:sdram_ctrl
work_state	rtl/sdram/sdram_data.v	/^    input   [ 3:0]    work_state,       \/\/SDRAM工作状态寄存器$/;"	p	module:sdram_data
wr0_data	rtl/dual_ov5640_lcd.v	/^wire [15:0] wr0_data       ;  \/\/sdram_ctrl模块写数据$/;"	n	module:dual_ov5640_lcd
wr0_data	sim/tb/sdram_tb.v	/^reg [15:0] wr0_data       ;  \/\/sdram_ctrl模块写数据$/;"	r	module:sdram_tb
wr0_en	rtl/dual_ov5640_lcd.v	/^wire        wr0_en         ;  \/\/sdram_ctrl模块写使能$/;"	n	module:dual_ov5640_lcd
wr0_en	sim/tb/sdram_tb.v	/^reg        wr0_en         ;  \/\/sdram_ctrl模块写使能$/;"	r	module:sdram_tb
wr1_data	rtl/dual_ov5640_lcd.v	/^wire [15:0] wr1_data       ;  \/\/sdram_ctrl模块写数据$/;"	n	module:dual_ov5640_lcd
wr1_data	sim/tb/sdram_tb.v	/^wire [15:0] wr1_data       ;  \/\/sdram_ctrl模块写数据$/;"	n	module:sdram_tb
wr1_en	rtl/dual_ov5640_lcd.v	/^wire        wr1_en         ;  \/\/sdram_ctrl模块写使能$/;"	n	module:dual_ov5640_lcd
wr1_en	sim/tb/sdram_tb.v	/^wire        wr1_en         ;  \/\/sdram_ctrl模块写使能$/;"	n	module:sdram_tb
wrPtr	sim/tb/altera_mf.v	/^    reg [2 : 0] wrPtr [number_of_channels -1 : 0];$/;"	r	module:stratixgx_dpa_lvds_rx
wrPtr	sim/tb/altera_mf.v	/^    reg [2 : 0] wrPtr [number_of_channels -1 : 0];$/;"	r	module:stratixii_lvds_rx
wrPtr	sim/tb/altera_mf.v	/^    reg [2 : 0] wrPtr;$/;"	r	module:stratixiii_lvds_rx_channel
wr_ack_r1	rtl/sdram/new 1.v	/^reg        wr_ack_r1;                    \/\/sdram写响应寄存器      $/;"	r	module:sdram_fifo_ctrl
wr_ack_r1	rtl/sdram/sdram_fifo_ctrl.v	/^reg        wr_ack_r1;                    \/\/sdram写响应寄存器      $/;"	r	module:sdram_fifo_ctrl
wr_ack_r2	rtl/sdram/new 1.v	/^reg        wr_ack_r2;                    $/;"	r	module:sdram_fifo_ctrl
wr_ack_r2	rtl/sdram/sdram_fifo_ctrl.v	/^reg        wr_ack_r2;                    $/;"	r	module:sdram_fifo_ctrl
wr_clk0	rtl/sdram/sdram_top.v	/^    input         wr_clk0,           \/\/写端口FIFO0: 写时钟$/;"	p	module:sdram_top
wr_clk1	rtl/sdram/sdram_top.v	/^	input         wr_clk1,           \/\/写端口FIFO1: 写时钟$/;"	p	module:sdram_top
wr_data0	rtl/sdram/sdram_top.v	/^    input  [15:0] wr_data0,          \/\/写端口FIFO0: 写数据$/;"	p	module:sdram_top
wr_data1	rtl/sdram/sdram_top.v	/^	input  [15:0] wr_data1,          \/\/写端口FIFO1: 写数据$/;"	p	module:sdram_top
wr_en0	rtl/sdram/sdram_top.v	/^    input         wr_en0,            \/\/写端口FIFO0: 写使能$/;"	p	module:sdram_top
wr_en1	rtl/sdram/sdram_top.v	/^	input         wr_en1,            \/\/写端口FIFO1: 写使能$/;"	p	module:sdram_top
wr_fifo_flag	rtl/sdram/new 1.v	/^reg        wr_fifo_flag;                 \/\/写FIFO切换信号$/;"	r	module:sdram_fifo_ctrl
wr_fifo_flag	rtl/sdram/sdram_fifo_ctrl.v	/^reg        wr_fifo_flag;                 \/\/写FIFO切换信号$/;"	r	module:sdram_fifo_ctrl
wr_flag	rtl/ov5640/i2c_dri.v	/^reg            wr_flag     ;                     \/\/ 写标志$/;"	r	module:i2c_dri
wr_keep	rtl/sdram/new 1.v	/^localparam wr_keep    = 4'd2;           \/\/读FIFO保持状态 $/;"	c	module:sdram_fifo_ctrl
wr_keep	rtl/sdram/sdram_fifo_ctrl.v	/^localparam wr_keep    = 4'd2;            \/\/读FIFO保持状态$/;"	c	module:sdram_fifo_ctrl
wr_len	rtl/sdram/sdram_top.v	/^    input  [ 9:0] wr_len,            \/\/写SDRAM时的数据突发长度$/;"	p	module:sdram_top
wr_length	rtl/sdram/new 1.v	/^    input      [ 9:0] wr_length,         \/\/写SDRAM时的数据突发长度$/;"	p	module:sdram_fifo_ctrl
wr_length	rtl/sdram/sdram_fifo_ctrl.v	/^    input      [ 9:0] wr_length,         \/\/写SDRAM时的数据突发长度 $/;"	p	module:sdram_fifo_ctrl
wr_load	rtl/sdram/new 1.v	/^    input             wr_load,           \/\/写端口复位: 复位写地址,清空写FIFO     $/;"	p	module:sdram_fifo_ctrl
wr_load	rtl/sdram/sdram_fifo_ctrl.v	/^    input             wr_load,           \/\/写端口复位: 复位写地址,清空写FIFO $/;"	p	module:sdram_fifo_ctrl
wr_load	rtl/sdram/sdram_top.v	/^    input         wr_load,           \/\/写端口复位: 复位写地址,清空写FIFO$/;"	p	module:sdram_top
wr_load_flag	rtl/sdram/new 1.v	/^wire       wr_load_flag;                 \/\/wr_load      上升沿标志位          $/;"	n	module:sdram_fifo_ctrl
wr_load_flag	rtl/sdram/sdram_fifo_ctrl.v	/^wire         wr_load_flag;               \/\/wr_load      上升沿标志位      $/;"	n	module:sdram_fifo_ctrl
wr_load_r1	rtl/sdram/new 1.v	/^reg        wr_load_r1;                   \/\/写端口复位寄存器      $/;"	r	module:sdram_fifo_ctrl
wr_load_r1	rtl/sdram/sdram_fifo_ctrl.v	/^reg        wr_load_r1;                   \/\/写端口复位寄存器      $/;"	r	module:sdram_fifo_ctrl
wr_load_r2	rtl/sdram/new 1.v	/^reg        wr_load_r2;                   $/;"	r	module:sdram_fifo_ctrl
wr_load_r2	rtl/sdram/sdram_fifo_ctrl.v	/^reg        wr_load_r2;                   $/;"	r	module:sdram_fifo_ctrl
wr_max_addr	rtl/sdram/new 1.v	/^    input      [23:0] wr_max_addr,       \/\/写SDRAM的结束地址$/;"	p	module:sdram_fifo_ctrl
wr_max_addr	rtl/sdram/sdram_fifo_ctrl.v	/^    input      [23:0] wr_max_addr,       \/\/写SDRAM的结束地址$/;"	p	module:sdram_fifo_ctrl
wr_max_addr	rtl/sdram/sdram_top.v	/^    input  [23:0] wr_max_addr,       \/\/写SDRAM的结束地址$/;"	p	module:sdram_top
wr_min_addr	rtl/sdram/new 1.v	/^    input      [23:0] wr_min_addr,       \/\/写SDRAM的起始地址$/;"	p	module:sdram_fifo_ctrl
wr_min_addr	rtl/sdram/sdram_fifo_ctrl.v	/^    input      [23:0] wr_min_addr,       \/\/写SDRAM的起始地址$/;"	p	module:sdram_fifo_ctrl
wr_min_addr	rtl/sdram/sdram_top.v	/^    input  [23:0] wr_min_addr,       \/\/写SDRAM的起始地址$/;"	p	module:sdram_top
wraddress	sim/tb/altera_mf.v	/^    input  [widthad-1:0] wraddress; \/\/ Write address input to the memory$/;"	p	module:altdpram
wraddress	sim/tb/altera_mf.v	/^    input [widthad-1:0]    wraddress;$/;"	p	module:alt3pram
wraddress_aclr	sim/tb/altera_mf.v	/^    parameter wraddress_aclr = "ON";$/;"	c	module:altdpram
wraddress_at_high	sim/tb/altera_mf.v	/^    reg [widthad-1:0] wraddress_at_high;$/;"	r	module:altdpram
wraddress_at_low	sim/tb/altera_mf.v	/^    reg [widthad-1:0] wraddress_at_low;$/;"	r	module:altdpram
wraddress_reg	sim/tb/altera_mf.v	/^    parameter wraddress_reg = "INCLOCK";$/;"	c	module:altdpram
wraddress_tmp	sim/tb/altera_mf.v	/^    wire [widthad-1:0] wraddress_tmp;$/;"	n	module:altdpram
wraddressstall	sim/tb/altera_mf.v	/^    input  wraddressstall;              \/\/ Address stall input for write port$/;"	p	module:altdpram
wraddressstall	sim/tb/altera_mf.v	/^    tri0 wraddressstall;$/;"	n	module:altdpram
wrclk	rtl/sdram/rdfifo.v	/^	input	  wrclk;$/;"	p	module:rdfifo
wrclk	rtl/sdram/rdfifo_bb.v	/^	input	  wrclk;$/;"	p	module:rdfifo
wrclk	rtl/sdram/wrfifo.v	/^	input	  wrclk;$/;"	p	module:wrfifo
wrclk	rtl/sdram/wrfifo_bb.v	/^	input	  wrclk;$/;"	p	module:wrfifo
wrclk	sim/tb/altera_mf.v	/^    input wrclk;$/;"	p	module:dcfifo
wrclk	sim/tb/altera_mf.v	/^    input wrclk;$/;"	p	module:dcfifo_async
wrclk	sim/tb/altera_mf.v	/^    input wrclk;$/;"	p	module:dcfifo_low_latency
wrclk	sim/tb/altera_mf.v	/^    input wrclk;$/;"	p	module:dcfifo_mixed_widths
wrclk	sim/tb/altera_mf.v	/^    input wrclk;$/;"	p	module:dcfifo_sync
wrcontrol_aclr	sim/tb/altera_mf.v	/^    parameter wrcontrol_aclr = "ON";$/;"	c	module:altdpram
wrcontrol_aclr_a	sim/tb/altera_mf.v	/^    parameter wrcontrol_aclr_a = "NONE";$/;"	c	module:altsyncram
wrcontrol_aclr_b	sim/tb/altera_mf.v	/^    parameter wrcontrol_aclr_b          = "NONE";$/;"	c	module:altsyncram
wrcontrol_reg	sim/tb/altera_mf.v	/^    parameter wrcontrol_reg = "INCLOCK";$/;"	c	module:altdpram
wrcontrol_wraddress_reg_b	sim/tb/altera_mf.v	/^    parameter wrcontrol_wraddress_reg_b = "CLOCK1";$/;"	c	module:altsyncram
wrempty	sim/tb/altera_mf.v	/^    output wrempty;$/;"	p	module:dcfifo
wrempty	sim/tb/altera_mf.v	/^    output wrempty;$/;"	p	module:dcfifo_async
wrempty	sim/tb/altera_mf.v	/^    output wrempty;$/;"	p	module:dcfifo_low_latency
wrempty	sim/tb/altera_mf.v	/^    output wrempty;$/;"	p	module:dcfifo_mixed_widths
wrempty	sim/tb/altera_mf.v	/^    output wrempty;$/;"	p	module:dcfifo_sync
wren	sim/tb/altera_mf.v	/^    input                  wren;$/;"	p	module:alt3pram
wren	sim/tb/altera_mf.v	/^    input  wren;                 \/\/ Write enable input$/;"	p	module:altdpram
wren	sim/tb/altera_mf.v	/^    tri0                   wren;$/;"	n	module:alt3pram
wren_a	sim/tb/altera_mf.v	/^    input  wren_a; \/\/ Port A write\/read enable input$/;"	p	module:altsyncram
wren_a	sim/tb/altera_mf.v	/^    tri0 wren_a;$/;"	n	module:altsyncram
wren_at_high	sim/tb/altera_mf.v	/^    reg wren_at_high;$/;"	r	module:altdpram
wren_at_low	sim/tb/altera_mf.v	/^    reg wren_at_low;$/;"	r	module:altdpram
wren_b	sim/tb/altera_mf.v	/^    input  wren_b; \/\/ Port B write enable input$/;"	p	module:altsyncram
wren_b	sim/tb/altera_mf.v	/^    tri0 wren_b;$/;"	n	module:altsyncram
wren_tmp	sim/tb/altera_mf.v	/^    wire wren_tmp;$/;"	n	module:altdpram
wreq	sim/tb/altera_mf.v	/^    input wreq, rreq;$/;"	p	module:dcfifo_fefifo
wrf_din0	rtl/sdram/new 1.v	/^    input      [15:0] wrf_din0,          \/\/写端口FIFO: 写数据 $/;"	p	module:sdram_fifo_ctrl
wrf_din0	rtl/sdram/sdram_fifo_ctrl.v	/^    input      [15:0] wrf_din0,          \/\/写端口FIFO0: 写数据 $/;"	p	module:sdram_fifo_ctrl
wrf_din1	rtl/sdram/new 1.v	/^    input      [15:0] wrf_din1,          \/\/写端口FIFO: 写数据 $/;"	p	module:sdram_fifo_ctrl
wrf_din1	rtl/sdram/sdram_fifo_ctrl.v	/^    input      [15:0] wrf_din1,          \/\/写端口FIFO1: 写数据 $/;"	p	module:sdram_fifo_ctrl
wrf_use0	rtl/sdram/new 1.v	/^wire [10:0] wrf_use0;                    \/\/写端口FIFO中的数据量$/;"	n	module:sdram_fifo_ctrl
wrf_use0	rtl/sdram/sdram_fifo_ctrl.v	/^wire [10:0]  wrf_use0;                   \/\/写端口FIFO0中的数据量$/;"	n	module:sdram_fifo_ctrl
wrf_use1	rtl/sdram/new 1.v	/^wire [10:0] wrf_use1;                    \/\/写端口FIFO中的数据量$/;"	n	module:sdram_fifo_ctrl
wrf_use1	rtl/sdram/sdram_fifo_ctrl.v	/^wire [10:0]  wrf_use1;                   \/\/写端口FIFO1中的数据量$/;"	n	module:sdram_fifo_ctrl
wrf_wrreq0	rtl/sdram/new 1.v	/^    input             wrf_wrreq0,        \/\/写端口FIFO: 写请求 $/;"	p	module:sdram_fifo_ctrl
wrf_wrreq0	rtl/sdram/sdram_fifo_ctrl.v	/^    input             wrf_wrreq0,        \/\/写端口FIFO0: 写请求 $/;"	p	module:sdram_fifo_ctrl
wrf_wrreq1	rtl/sdram/new 1.v	/^    input             wrf_wrreq1,        \/\/写端口FIFO: 写请求 $/;"	p	module:sdram_fifo_ctrl
wrf_wrreq1	rtl/sdram/sdram_fifo_ctrl.v	/^    input             wrf_wrreq1,        \/\/写端口FIFO1: 写请求 $/;"	p	module:sdram_fifo_ctrl
wrfifo	rtl/sdram/wrfifo.v	/^module wrfifo ($/;"	m
wrfifo	rtl/sdram/wrfifo_bb.v	/^module wrfifo ($/;"	m
wrfifo.v	rtl/sdram/wrfifo.v	1;"	F
wrfifo_bb.v	rtl/sdram/wrfifo_bb.v	1;"	F
wrfull	sim/tb/altera_mf.v	/^    output wrfull;$/;"	p	module:dcfifo
wrfull	sim/tb/altera_mf.v	/^    output wrfull;$/;"	p	module:dcfifo_async
wrfull	sim/tb/altera_mf.v	/^    output wrfull;$/;"	p	module:dcfifo_low_latency
wrfull	sim/tb/altera_mf.v	/^    output wrfull;$/;"	p	module:dcfifo_mixed_widths
wrfull	sim/tb/altera_mf.v	/^    output wrfull;$/;"	p	module:dcfifo_sync
write_aclr	sim/tb/altera_mf.v	/^    parameter write_aclr       = "ON";         \/\/ aclr affects wraddress?$/;"	c	module:alt3pram
write_aclr	sim/tb/altera_mf.v	/^    wire write_aclr;$/;"	n	module:dcfifo_low_latency
write_aclr_synch	sim/tb/altera_mf.v	/^    parameter write_aclr_synch = "OFF";$/;"	c	module:dcfifo
write_aclr_synch	sim/tb/altera_mf.v	/^    parameter write_aclr_synch = "OFF";$/;"	c	module:dcfifo_low_latency
write_aclr_synch	sim/tb/altera_mf.v	/^    parameter write_aclr_synch = "OFF";$/;"	c	module:dcfifo_mixed_widths
write_at_low_clock	sim/tb/altera_mf.v	/^    reg write_at_low_clock; \/\/ initialize at initial block $/;"	r	module:alt3pram
write_done_flag	rtl/sdram/new 1.v	/^wire       write_done_flag;              \/\/sdram_wr_ack 下降沿标志位      $/;"	n	module:sdram_fifo_ctrl
write_done_flag	rtl/sdram/sdram_fifo_ctrl.v	/^wire         write_done_flag;            \/\/sdram_wr_ack 下降沿标志位      $/;"	n	module:sdram_fifo_ctrl
write_flag	sim/tb/altera_mf.v	/^    reg write_flag;$/;"	r	module:scfifo
write_id	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] write_id;$/;"	r	module:scfifo
write_latency1	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] write_latency1; $/;"	r	module:scfifo
write_latency2	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] write_latency2; $/;"	r	module:scfifo
write_latency3	sim/tb/altera_mf.v	/^    reg [lpm_widthu-1:0] write_latency3; $/;"	r	module:scfifo
write_reg	sim/tb/altera_mf.v	/^    parameter write_reg        = "UNREGISTERED";\/\/ clock used by wraddress & wren$/;"	c	module:alt3pram
write_scan_idx	sim/tb/altera_mf.v	/^                integer write_scan_idx;    $/;"	r	block:signal_gen.sim_model.execute
write_side_sync_reset	sim/tb/altera_mf.v	/^    reg [number_of_channels -1 : 0] write_side_sync_reset;$/;"	r	module:stratixii_lvds_rx
write_side_sync_reset	sim/tb/altera_mf.v	/^    reg write_side_sync_reset;$/;"	r	module:stratixiii_lvds_rx_channel
wrreq	rtl/sdram/rdfifo.v	/^	input	  wrreq;$/;"	p	module:rdfifo
wrreq	rtl/sdram/rdfifo_bb.v	/^	input	  wrreq;$/;"	p	module:rdfifo
wrreq	rtl/sdram/wrfifo.v	/^	input	  wrreq;$/;"	p	module:wrfifo
wrreq	rtl/sdram/wrfifo_bb.v	/^	input	  wrreq;$/;"	p	module:wrfifo
wrreq	sim/tb/altera_mf.v	/^    input  wrreq;$/;"	p	module:scfifo
wrreq	sim/tb/altera_mf.v	/^    input wrreq;$/;"	p	module:dcfifo
wrreq	sim/tb/altera_mf.v	/^    input wrreq;$/;"	p	module:dcfifo_async
wrreq	sim/tb/altera_mf.v	/^    input wrreq;$/;"	p	module:dcfifo_low_latency
wrreq	sim/tb/altera_mf.v	/^    input wrreq;$/;"	p	module:dcfifo_mixed_widths
wrreq	sim/tb/altera_mf.v	/^    input wrreq;$/;"	p	module:dcfifo_sync
wrsync_delaypipe	sim/tb/altera_mf.v	/^    parameter wrsync_delaypipe = 0;$/;"	c	module:dcfifo
wrsync_delaypipe	sim/tb/altera_mf.v	/^    parameter wrsync_delaypipe = 0;$/;"	c	module:dcfifo_async
wrsync_delaypipe	sim/tb/altera_mf.v	/^    parameter wrsync_delaypipe = 0;$/;"	c	module:dcfifo_low_latency
wrsync_delaypipe	sim/tb/altera_mf.v	/^    parameter wrsync_delaypipe = 0;$/;"	c	module:dcfifo_mixed_widths
wrt_count	sim/tb/altera_mf.v	/^    integer wrt_count;$/;"	r	module:scfifo
wrusedw	rtl/sdram/rdfifo.v	/^	output	[10:0]  wrusedw;$/;"	p	module:rdfifo
wrusedw	rtl/sdram/rdfifo.v	/^	wire [10:0] wrusedw = sub_wire1[10:0];$/;"	n	module:rdfifo
wrusedw	rtl/sdram/rdfifo_bb.v	/^	output	[10:0]  wrusedw;$/;"	p	module:rdfifo
wrusedw	sim/tb/altera_mf.v	/^    output [lpm_widthu-1:0] wrusedw;$/;"	p	module:dcfifo
wrusedw	sim/tb/altera_mf.v	/^    output [lpm_widthu-1:0] wrusedw;$/;"	p	module:dcfifo_async
wrusedw	sim/tb/altera_mf.v	/^    output [lpm_widthu-1:0] wrusedw;$/;"	p	module:dcfifo_low_latency
wrusedw	sim/tb/altera_mf.v	/^    output [lpm_widthu-1:0] wrusedw;$/;"	p	module:dcfifo_mixed_widths
wrusedw	sim/tb/altera_mf.v	/^    output [lpm_widthu-1:0] wrusedw;$/;"	p	module:dcfifo_sync
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:MF_cycloneiii_pll
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:MF_cycloneiiigl_pll
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:MF_stratixii_pll
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:MF_stratixiii_pll
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:altlvds_rx
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:altmult_add
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:flexible_lvds_rx
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:flexible_lvds_tx
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:stratix_lvds_rx
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:stratix_tx_outclk
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:stratixgx_dpa_lvds_rx
x	sim/tb/altera_mf.v	/^    integer x;$/;"	r	module:stratixii_tx_outclk
x2	sim/tb/altera_mf.v	/^    integer x2;$/;"	r	module:flexible_lvds_tx
x3	sim/tb/altera_mf.v	/^    integer x3;$/;"	r	module:flexible_lvds_tx
x_on_bitslip	sim/tb/altera_mf.v	/^    parameter x_on_bitslip = "ON";$/;"	c	module:altlvds_rx
x_on_bitslip	sim/tb/altera_mf.v	/^    parameter x_on_bitslip = "ON";$/;"	c	module:stratixii_lvds_rx
x_on_bitslip	sim/tb/altera_mf.v	/^    parameter x_on_bitslip = "ON";$/;"	c	module:stratixiii_lvds_rx
x_on_bitslip	sim/tb/altera_mf.v	/^    parameter x_on_bitslip = "ON";$/;"	c	module:stratixiii_lvds_rx_channel
y	sim/tb/altera_mf.v	/^    integer y;$/;"	r	module:MF_cycloneiii_pll
y	sim/tb/altera_mf.v	/^    integer y;$/;"	r	module:MF_cycloneiiigl_pll
y	sim/tb/altera_mf.v	/^    integer y;$/;"	r	module:MF_stratixii_pll
y	sim/tb/altera_mf.v	/^    integer y;$/;"	r	module:MF_stratixiii_pll
zero	sim/tb/altera_mf.v	/^    output zero;$/;"	p	module:altfp_mult
zero_acc_int	sim/tb/altera_mf.v	/^    wire zero_acc_int;$/;"	n	module:altmult_accum
zero_acc_pipe_reg	sim/tb/altera_mf.v	/^    reg zero_acc_pipe_reg;$/;"	r	module:altmult_accum
zero_acc_pipe_wire	sim/tb/altera_mf.v	/^    wire zero_acc_pipe_wire;$/;"	n	module:altmult_accum
zero_acc_reg	sim/tb/altera_mf.v	/^    reg zero_acc_reg;$/;"	r	module:altmult_accum
zero_acc_wire	sim/tb/altera_mf.v	/^    wire zero_acc_wire;$/;"	n	module:altmult_accum
zero_bit	sim/tb/altera_mf.v	/^    reg zero_bit;$/;"	r	module:altfp_mult
zero_chainout	sim/tb/altera_mf.v	/^    input zero_chainout;$/;"	p	module:altmult_add
zero_chainout_output_aclr	sim/tb/altera_mf.v	/^    parameter zero_chainout_output_aclr = "NONE";$/;"	c	module:altmult_add
zero_chainout_output_register	sim/tb/altera_mf.v	/^    parameter zero_chainout_output_register = "UNREGISTERED";$/;"	c	module:altmult_add
zero_dataa	sim/tb/altera_mf.v	/^    reg zero_dataa;$/;"	r	module:altfp_mult
zero_datab	sim/tb/altera_mf.v	/^    reg zero_datab;$/;"	r	module:altfp_mult
zero_loopback	sim/tb/altera_mf.v	/^    input zero_loopback;$/;"	p	module:altmult_add
zero_loopback_aclr	sim/tb/altera_mf.v	/^    parameter zero_loopback_aclr = "NONE";$/;"	c	module:altmult_add
zero_loopback_output_aclr	sim/tb/altera_mf.v	/^    parameter zero_loopback_output_aclr = "NONE";$/;"	c	module:altmult_add
zero_loopback_output_register	sim/tb/altera_mf.v	/^    parameter zero_loopback_output_register = "UNREGISTERED";$/;"	c	module:altmult_add
zero_loopback_pipeline_aclr	sim/tb/altera_mf.v	/^    parameter zero_loopback_pipeline_aclr = "NONE";$/;"	c	module:altmult_add
zero_loopback_pipeline_register	sim/tb/altera_mf.v	/^    parameter zero_loopback_pipeline_register = "UNREGISTERED";$/;"	c	module:altmult_add
zero_loopback_register	sim/tb/altera_mf.v	/^    parameter zero_loopback_register = "UNREGISTERED";$/;"	c	module:altmult_add
zero_mant_dataa	sim/tb/altera_mf.v	/^    reg zero_mant_dataa;$/;"	r	module:altfp_mult
zero_mant_datab	sim/tb/altera_mf.v	/^    reg zero_mant_datab;$/;"	r	module:altfp_mult
zero_padding	sim/tb/altera_mf.v	/^                begin : zero_padding$/;"	b	block:signal_gen.v_ir_scan.v_ir_scan_tsk
zero_pipe	sim/tb/altera_mf.v	/^    reg[LATENCY : 0] zero_pipe;$/;"	r	module:altfp_mult
zero_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire zero_pipe_wire_clk;$/;"	n	module:altmult_accum
zero_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 zero_pipe_wire_clr;$/;"	n	module:altmult_accum
zero_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 zero_pipe_wire_en;$/;"	n	module:altmult_accum
zero_wire_clk	sim/tb/altera_mf.v	/^    wire zero_wire_clk;$/;"	n	module:altmult_accum
zero_wire_clr	sim/tb/altera_mf.v	/^    tri0 zero_wire_clr;$/;"	n	module:altmult_accum
zero_wire_en	sim/tb/altera_mf.v	/^    tri1 zero_wire_en;$/;"	n	module:altmult_accum
zeroacc_latent	sim/tb/altera_mf.v	/^    wire zeroacc_latent;$/;"	n	module:altmult_accum
zerochainout_int	sim/tb/altera_mf.v	/^    tri0 zerochainout_int;$/;"	n	module:altmult_add
zerochainout_reg	sim/tb/altera_mf.v	/^    reg zerochainout_reg;$/;"	r	module:altmult_add
zerochainout_reg_wire_clk	sim/tb/altera_mf.v	/^    wire zerochainout_reg_wire_clk;$/;"	n	module:altmult_add
zerochainout_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 zerochainout_reg_wire_clr;$/;"	n	module:altmult_add
zerochainout_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 zerochainout_reg_wire_en;$/;"	n	module:altmult_add
zerochainout_wire	sim/tb/altera_mf.v	/^    wire zerochainout_wire;$/;"	n	module:altmult_add
zeroloopback_int	sim/tb/altera_mf.v	/^    tri0 zeroloopback_int;$/;"	n	module:altmult_add
zeroloopback_out_reg	sim/tb/altera_mf.v	/^    reg zeroloopback_out_reg;$/;"	r	module:altmult_add
zeroloopback_out_wire	sim/tb/altera_mf.v	/^    wire zeroloopback_out_wire;$/;"	n	module:altmult_add
zeroloopback_out_wire_clk	sim/tb/altera_mf.v	/^    wire zeroloopback_out_wire_clk;$/;"	n	module:altmult_add
zeroloopback_out_wire_clr	sim/tb/altera_mf.v	/^    tri0 zeroloopback_out_wire_clr;$/;"	n	module:altmult_add
zeroloopback_out_wire_en	sim/tb/altera_mf.v	/^    tri1 zeroloopback_out_wire_en;$/;"	n	module:altmult_add
zeroloopback_pipe_reg	sim/tb/altera_mf.v	/^    reg zeroloopback_pipe_reg;$/;"	r	module:altmult_add
zeroloopback_pipe_wire	sim/tb/altera_mf.v	/^    wire zeroloopback_pipe_wire;$/;"	n	module:altmult_add
zeroloopback_pipe_wire_clk	sim/tb/altera_mf.v	/^    wire zeroloopback_pipe_wire_clk;$/;"	n	module:altmult_add
zeroloopback_pipe_wire_clr	sim/tb/altera_mf.v	/^    tri0 zeroloopback_pipe_wire_clr;$/;"	n	module:altmult_add
zeroloopback_pipe_wire_en	sim/tb/altera_mf.v	/^    tri1 zeroloopback_pipe_wire_en;$/;"	n	module:altmult_add
zeroloopback_reg	sim/tb/altera_mf.v	/^    reg zeroloopback_reg;$/;"	r	module:altmult_add
zeroloopback_reg_wire_clk	sim/tb/altera_mf.v	/^    wire zeroloopback_reg_wire_clk;$/;"	n	module:altmult_add
zeroloopback_reg_wire_clr	sim/tb/altera_mf.v	/^    tri0 zeroloopback_reg_wire_clr;$/;"	n	module:altmult_add
zeroloopback_reg_wire_en	sim/tb/altera_mf.v	/^    tri1 zeroloopback_reg_wire_en;$/;"	n	module:altmult_add
zeroloopback_wire	sim/tb/altera_mf.v	/^    wire zeroloopback_wire;$/;"	n	module:altmult_add
zeropad	sim/tb/altera_mf.v	/^    reg [(width_out - width_in) : 0] zeropad;$/;"	r	module:altaccumulate
