HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||GPIOOOO.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/54||GPIOOOO_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\GPIOOOO_MSS\GPIOOOO_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||GPIOOOO.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/58||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||GPIOOOO.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/60||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||GPIOOOO.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/62||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||GPIOOOO.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/64||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||GPIOOOO.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/66||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||GPIOOOO.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/68||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||GPIOOOO.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/76||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||GPIOOOO.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/157||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||GPIOOOO.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/329||OSC_C0_OSC_C0_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||GPIOOOO.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/330||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||GPIOOOO.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/331||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||GPIOOOO.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/332||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||GPIOOOO.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/333||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||GPIOOOO.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/351||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||GPIOOOO.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/366||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||GPIOOOO.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/371||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||GPIOOOO.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/372||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||GPIOOOO.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/373||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||GPIOOOO.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/374||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||GPIOOOO.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/375||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||GPIOOOO.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/376||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||GPIOOOO.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/377||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||GPIOOOO.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/378||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||GPIOOOO.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/379||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||GPIOOOO.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/380||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||GPIOOOO.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/381||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||GPIOOOO.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/382||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||GPIOOOO.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/383||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||GPIOOOO.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/384||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||GPIOOOO.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/385||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||GPIOOOO.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/386||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||GPIOOOO.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/387||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||GPIOOOO.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/388||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||GPIOOOO.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/389||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||GPIOOOO.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/390||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||GPIOOOO.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/391||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||GPIOOOO.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/392||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||GPIOOOO.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/393||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||GPIOOOO.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/394||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||GPIOOOO.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/395||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||GPIOOOO.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/396||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||GPIOOOO.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/397||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||GPIOOOO.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/398||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||GPIOOOO.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/399||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||GPIOOOO.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/400||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||GPIOOOO.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/401||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||GPIOOOO.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/402||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||GPIOOOO.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/403||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||GPIOOOO.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/404||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||GPIOOOO.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/405||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||GPIOOOO.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/406||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||GPIOOOO.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/407||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||GPIOOOO.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/408||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||GPIOOOO.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/409||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||GPIOOOO.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/410||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||GPIOOOO.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/411||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||GPIOOOO.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/412||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||GPIOOOO.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/413||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||GPIOOOO.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/414||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||GPIOOOO.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/415||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||GPIOOOO.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/416||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||GPIOOOO.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/417||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||GPIOOOO.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/418||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||GPIOOOO.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/558||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||GPIOOOO.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/559||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||GPIOOOO.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/560||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||GPIOOOO.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/561||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||GPIOOOO.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/562||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist GPIOOOO ||GPIOOOO.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/569||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||GPIOOOO.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/595||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||GPIOOOO.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/658||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||GPIOOOO.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/659||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||GPIOOOO.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/660||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||GPIOOOO.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/661||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||GPIOOOO.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/662||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[0] (in view: work.GPIOOOO(verilog)) mapped in logic.||GPIOOOO.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/663||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_2[0] (in view: work.GPIOOOO(verilog)) with 1 words by 1 bit.||GPIOOOO.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/664||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||FP130||@N: Promoting Net SYSRESET_0_POWER_ON_RESET_N_arst on CLKINT  I_24 ||GPIOOOO.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/700||null;null
Implementation;Synthesis||MT615||@N: Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||GPIOOOO.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\GPIOOOO.srr'/linenumber/737||null;null
Implementation;Place and Route;RootName:GPIOOOO
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||GPIOOOO_layout_log.log;liberoaction://open_report/file/GPIOOOO_layout_log.log||(null);(null)
