0.6
2018.3
Dec  7 2018
00:33:28
F:/Vivado Project/20230307/20230307.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/Vivado Project/20230307/20230307.srcs/sim_1/new/testbench.v,1678197991,verilog,,,,testbench,,,,,,,,
F:/Vivado Project/20230307/20230307.srcs/sources_1/new/adder8.v,1678198680,verilog,,F:/Vivado Project/20230307/20230307.srcs/sim_1/new/testbench.v,,adder8,,,,,,,,
