
*** Running vivado
    with args -log design_1_network_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_network_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_network_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/ip_generated'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_network_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15001 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1453.047 ; gain = 69.883 ; free physical = 1341 ; free virtual = 6029
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_network_0_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/synth/design_1_network_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'network' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:12]
	Parameter ap_ST_fsm_state1 bound to: 37'b0000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 37'b0000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 37'b0000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 37'b0000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 37'b0000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 37'b0000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 37'b0000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 37'b0000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 37'b0000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 37'b0000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 37'b0000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 37'b0000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 37'b0000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 37'b0000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 37'b0000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 37'b0000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 37'b0000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 37'b0000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 37'b0000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 37'b0000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 37'b0000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 37'b0000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 37'b0000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 37'b0000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 37'b0000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 37'b0000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 37'b0000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 37'b0000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 37'b0000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 37'b0000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 37'b0000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 37'b0000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 37'b0000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 37'b0001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 37'b0010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 37'b0100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 37'b1000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:140]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_0_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_0_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 900 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_0_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_0_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 900 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_0_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_0_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_0_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_0_array_ram' (1#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_0_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_0_array' (2#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_0_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_0_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_0_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12544 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_0_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_0_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 12544 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_0_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Conv2D_0_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_0_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_0_array_ram' (3#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_0_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_0_array' (4#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_0_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_0_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_0_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 3136 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_0_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_0_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3136 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_0_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_MaxPooling2D_0_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_0_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_0_array_ram' (5#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_0_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_0_array' (6#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_0_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_1_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_1_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_1_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_1_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_1_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_1_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_1_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_1_array_ram' (7#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_1_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_1_array' (8#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_1_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_1_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_1_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1568 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_1_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_1_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1568 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_1_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Conv2D_1_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_1_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_1_array_ram' (9#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_1_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_1_array' (10#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_1_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_1_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_1_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 392 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_1_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_1_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 392 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_1_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_MaxPooling2D_1_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_1_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_1_array_ram' (11#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_1_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_1_array' (12#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_MaxPooling2D_1_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_2_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_2_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 648 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_2_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_2_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 648 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_2_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_2_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_2_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_2_array_ram' (13#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_2_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_2_array' (14#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_2_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_3_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_3_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_3_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_3_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_3_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_3_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_3_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_3_array_ram' (15#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_3_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_3_array' (16#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_3_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_4_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_4_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14400 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_4_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_4_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 14400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_4_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_4_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_4_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_4_array_ram' (17#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_4_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_4_array' (18#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Padding2D_4_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_4_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_4_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Conv2D_4_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_4_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_4_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Conv2D_4_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_4_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_4_array_ram' (19#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_4_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Conv2D_4_array' (20#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_Conv2D_4_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_AXILiteS_s_axi' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_AXILiteS_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'network_AXILiteS_s_axi' (21#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'network_input_0_array_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_input_0_array_0.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_input_0_array_0_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_input_0_array_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_input_0_array_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_input_0_array_0_ram' (22#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_input_0_array_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_input_0_array_0' (23#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_input_0_array_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'network_out_0_keep_V' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_out_0_keep_V.v:43]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_out_0_keep_V_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_out_0_keep_V.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_out_0_keep_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_out_0_keep_V_ram' (24#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_out_0_keep_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_out_0_keep_V' (25#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_out_0_keep_V.v:43]
INFO: [Synth 8-6157] synthesizing module 'network_out_0_id_V' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_out_0_id_V.v:43]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_out_0_id_V_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_out_0_id_V.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_out_0_id_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_out_0_id_V_ram' (26#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_out_0_id_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_out_0_id_V' (27#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_out_0_id_V.v:43]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_228' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:79]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_228_Conv2D_3_b' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:42]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_228_Conv2D_3_b_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:21]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_228_Conv2D_3_b_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_228_Conv2D_3_b_rom' (28#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_228_Conv2D_3_b' (29#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228_Conv2D_3_b.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_228_Conv2D_3_w' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:42]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 1152 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_228_Conv2D_3_w_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1152 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_228_Conv2D_3_w_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_228_Conv2D_3_w_rom' (30#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_228_Conv2D_3_w' (31#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228_Conv2D_3_w.v:42]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13s_29_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13s_29_1_1_DSP48_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13s_29_1_1_DSP48_1' (32#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13s_29_1_1' (33#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:686]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_228' (34#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:79]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_1_Conv2D_0_b' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:42]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_1_Conv2D_0_b_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:9]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:21]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_1_Conv2D_0_b_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_1_Conv2D_0_b_rom' (35#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_1_Conv2D_0_b' (36#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1_Conv2D_0_b.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_1_Conv2D_0_w_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:42]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_1_Conv2D_0_w_0_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:9]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_1_Conv2D_0_w_0_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_1_Conv2D_0_w_0_rom' (37#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_1_Conv2D_0_w_0' (38#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1_Conv2D_0_w_0.v:42]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_14s_16s_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_mul_mul_14s_16s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_14s_16s_30_1_1_DSP48_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_mul_mul_14s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_14s_16s_30_1_1_DSP48_0' (39#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_mul_mul_14s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_14s_16s_30_1_1' (40#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network_mul_mul_14s_16s_30_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:685]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_1' (41#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:79]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_2_Conv2D_1_b' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:42]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_2_Conv2D_1_b_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:21]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_2_Conv2D_1_b_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_2_Conv2D_1_b_rom' (42#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_2_Conv2D_1_b' (43#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2_Conv2D_1_b.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_2_Conv2D_1_w' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:42]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 1152 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_2_Conv2D_1_w_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1152 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_2_Conv2D_1_w_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_2_Conv2D_1_w_rom' (44#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_2_Conv2D_1_w' (45#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2_Conv2D_1_w.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:686]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_2' (46#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:79]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_3_Conv2D_2_b' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:42]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_3_Conv2D_2_b_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:9]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:21]
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_3_Conv2D_2_b_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_3_Conv2D_2_b_rom' (47#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_3_Conv2D_2_b' (48#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3_Conv2D_2_b.v:42]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_3_Conv2D_2_w' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:42]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_3_Conv2D_2_w_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:9]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 576 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_3_Conv2D_2_w_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_3_Conv2D_2_w_rom' (49#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_3_Conv2D_2_w' (50#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3_Conv2D_2_w.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:685]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_3' (51#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state7 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state8 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state9 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state10 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state11 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:78]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_Conv2D_4_w_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:42]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv2d_fix16_Conv2D_4_w_0_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv2d_fix16_Conv2D_4_w_0_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_Conv2D_4_w_0_rom' (52#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16_Conv2D_4_w_0' (53#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_Conv2D_4_w_0.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:636]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fix16' (54#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:68]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16' (55#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:68]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_3' (56#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:68]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_1' (57#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:68]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_2' (58#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pooling2d_fix16_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:71]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling2d_fix16_1' (59#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pooling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:71]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling2d_fix16' (60#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'up_sampling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:64]
INFO: [Synth 8-6155] done synthesizing module 'up_sampling2d_fix16' (61#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'up_sampling2d_fix16_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:64]
INFO: [Synth 8-6155] done synthesizing module 'up_sampling2d_fix16_1' (62#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_4' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_4.v:56]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_4' (63#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_4.v:10]
INFO: [Synth 8-4471] merging register 'reg_887_reg[15:0]' into 'reg_881_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1164]
INFO: [Synth 8-4471] merging register 'reg_905_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1274]
INFO: [Synth 8-4471] merging register 'reg_911_reg[15:0]' into 'reg_893_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1183]
INFO: [Synth 8-4471] merging register 'reg_917_reg[15:0]' into 'reg_893_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1184]
INFO: [Synth 8-4471] merging register 'reg_923_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1186]
INFO: [Synth 8-4471] merging register 'reg_929_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1187]
INFO: [Synth 8-4471] merging register 'reg_947_reg[15:0]' into 'reg_941_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1316]
INFO: [Synth 8-4471] merging register 'reg_959_reg[15:0]' into 'reg_953_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1207]
INFO: [Synth 8-4471] merging register 'reg_965_reg[15:0]' into 'reg_941_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1209]
INFO: [Synth 8-4471] merging register 'reg_971_reg[15:0]' into 'reg_941_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1210]
INFO: [Synth 8-4471] merging register 'reg_977_reg[15:0]' into 'reg_935_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1293]
INFO: [Synth 8-4471] merging register 'reg_983_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1294]
INFO: [Synth 8-4471] merging register 'reg_989_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1295]
INFO: [Synth 8-4471] merging register 'reg_995_reg[15:0]' into 'reg_893_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1137]
INFO: [Synth 8-4471] merging register 'reg_1001_reg[15:0]' into 'reg_893_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1138]
INFO: [Synth 8-4471] merging register 'reg_1007_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1140]
INFO: [Synth 8-4471] merging register 'reg_1013_reg[15:0]' into 'reg_899_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1141]
INFO: [Synth 8-4471] merging register 'reg_1019_reg[15:0]' into 'reg_893_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1251]
INFO: [Synth 8-4471] merging register 'reg_1025_reg[15:0]' into 'reg_881_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1252]
INFO: [Synth 8-4471] merging register 'reg_1031_reg[15:0]' into 'reg_881_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1253]
INFO: [Synth 8-4471] merging register 'reg_1037_reg[15:0]' into 'reg_875_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1229]
INFO: [Synth 8-4471] merging register 'reg_1043_reg[15:0]' into 'reg_875_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1230]
WARNING: [Synth 8-6014] Unused sequential element reg_887_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1164]
WARNING: [Synth 8-6014] Unused sequential element reg_905_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1274]
WARNING: [Synth 8-6014] Unused sequential element reg_911_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1183]
WARNING: [Synth 8-6014] Unused sequential element reg_917_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1184]
WARNING: [Synth 8-6014] Unused sequential element reg_923_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1186]
WARNING: [Synth 8-6014] Unused sequential element reg_929_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1187]
WARNING: [Synth 8-6014] Unused sequential element reg_947_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1316]
WARNING: [Synth 8-6014] Unused sequential element reg_959_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1207]
WARNING: [Synth 8-6014] Unused sequential element reg_965_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1209]
WARNING: [Synth 8-6014] Unused sequential element reg_971_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1210]
WARNING: [Synth 8-6014] Unused sequential element reg_977_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1293]
WARNING: [Synth 8-6014] Unused sequential element reg_983_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1294]
WARNING: [Synth 8-6014] Unused sequential element reg_989_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1295]
WARNING: [Synth 8-6014] Unused sequential element reg_995_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1137]
WARNING: [Synth 8-6014] Unused sequential element reg_1001_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1138]
WARNING: [Synth 8-6014] Unused sequential element reg_1007_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1140]
WARNING: [Synth 8-6014] Unused sequential element reg_1013_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1141]
WARNING: [Synth 8-6014] Unused sequential element reg_1019_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1251]
WARNING: [Synth 8-6014] Unused sequential element reg_1025_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1252]
WARNING: [Synth 8-6014] Unused sequential element reg_1031_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1253]
WARNING: [Synth 8-6014] Unused sequential element reg_1037_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1229]
WARNING: [Synth 8-6014] Unused sequential element reg_1043_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_data_V_data_V_0_data_out_reg' and it is trimmed from '32' to '16' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:2752]
INFO: [Synth 8-6155] done synthesizing module 'network' (64#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_network_0_0' (65#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/synth/design_1_network_0_0.v:58]
WARNING: [Synth 8-3331] design conv2d_fix16_Conv2D_4_w_0 has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_3_Conv2D_2_w has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_3_Conv2D_2_b has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_2_Conv2D_1_w has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_2_Conv2D_1_b has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_1_Conv2D_0_w_0 has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_1_Conv2D_0_b has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_228_Conv2D_3_w has unconnected port reset
WARNING: [Synth 8-3331] design conv2d_fix16_228_Conv2D_3_b has unconnected port reset
WARNING: [Synth 8-3331] design network_out_0_id_V has unconnected port reset
WARNING: [Synth 8-3331] design network_out_0_keep_V has unconnected port reset
WARNING: [Synth 8-3331] design network_input_0_array_0 has unconnected port reset
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design network_Conv2D_4_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_4_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Conv2D_0_array has unconnected port reset
WARNING: [Synth 8-3331] design network_MaxPooling2D_0_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_3_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Conv2D_1_array has unconnected port reset
WARNING: [Synth 8-3331] design network_MaxPooling2D_1_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_2_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_1_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_0_array has unconnected port reset
WARNING: [Synth 8-3331] design network has unconnected port input_data_TUSER[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.086 ; gain = 164.922 ; free physical = 1259 ; free virtual = 5949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.086 ; gain = 164.922 ; free physical = 1238 ; free virtual = 5927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.086 ; gain = 164.922 ; free physical = 1238 ; free virtual = 5927
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/constraints/network_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/constraints/network_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1894.062 ; gain = 0.000 ; free physical = 828 ; free virtual = 5517
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1896.062 ; gain = 0.000 ; free physical = 816 ; free virtual = 5506
Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1896.062 ; gain = 2.000 ; free physical = 811 ; free virtual = 5501
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1896.062 ; gain = 512.898 ; free physical = 965 ; free virtual = 5664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1896.062 ; gain = 512.898 ; free physical = 965 ; free virtual = 5664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1896.062 ; gain = 512.898 ; free physical = 967 ; free virtual = 5667
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_101_reg_605_reg[31:16]' into 'tmp_s_reg_600_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:688]
INFO: [Synth 8-4471] merging register 'tmp_102_reg_610_reg[31:16]' into 'tmp_s_reg_600_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:672]
INFO: [Synth 8-4471] merging register 'tmp_103_reg_615_reg[31:16]' into 'tmp_s_reg_600_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:694]
INFO: [Synth 8-4471] merging register 'tmp_104_reg_620_reg[31:16]' into 'tmp_s_reg_600_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:670]
INFO: [Synth 8-4471] merging register 'tmp_110_cast_reg_689_reg[16:16]' into 'tmp_109_cast_reg_671_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:704]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_676_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp6_reg_712_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:417]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_735_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:410]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_reg_615_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:425]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_101_reg_605_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:423]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_cast_reg_689_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:385]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_399_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_101_reg_601_reg[31:16]' into 'tmp_s_reg_596_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:687]
INFO: [Synth 8-4471] merging register 'tmp_102_reg_606_reg[31:16]' into 'tmp_s_reg_596_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:671]
INFO: [Synth 8-4471] merging register 'tmp_103_reg_611_reg[31:16]' into 'tmp_s_reg_596_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:693]
INFO: [Synth 8-4471] merging register 'tmp_104_reg_616_reg[31:16]' into 'tmp_s_reg_596_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:669]
INFO: [Synth 8-4471] merging register 'tmp_110_cast_reg_685_reg[16:16]' into 'tmp_109_cast_reg_667_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:703]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_672_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:396]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp6_reg_708_reg' and it is trimmed from '32' to '8' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:416]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_731_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:409]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_reg_611_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:424]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_101_reg_601_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:422]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_cast_reg_685_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:384]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_399_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_101_reg_605_reg[31:16]' into 'tmp_s_reg_600_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:688]
INFO: [Synth 8-4471] merging register 'tmp_102_reg_610_reg[31:16]' into 'tmp_s_reg_600_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:672]
INFO: [Synth 8-4471] merging register 'tmp_103_reg_615_reg[31:16]' into 'tmp_s_reg_600_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:694]
INFO: [Synth 8-4471] merging register 'tmp_104_reg_620_reg[31:16]' into 'tmp_s_reg_600_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:670]
INFO: [Synth 8-4471] merging register 'tmp_110_cast_reg_689_reg[16:16]' into 'tmp_109_cast_reg_671_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:704]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_676_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp6_reg_712_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:417]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_735_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:410]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_reg_615_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:425]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_101_reg_605_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:423]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_cast_reg_689_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:332]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_399_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_99_reg_601_reg[31:16]' into 'tmp_s_reg_596_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:687]
INFO: [Synth 8-4471] merging register 'tmp_100_reg_606_reg[31:16]' into 'tmp_s_reg_596_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:671]
INFO: [Synth 8-4471] merging register 'tmp_101_reg_611_reg[31:16]' into 'tmp_s_reg_596_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:693]
INFO: [Synth 8-4471] merging register 'tmp_102_reg_616_reg[31:16]' into 'tmp_s_reg_596_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:669]
INFO: [Synth 8-4471] merging register 'tmp_110_cast_reg_685_reg[16:16]' into 'tmp_109_cast_reg_667_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:703]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_672_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:396]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp6_reg_708_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:416]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_731_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:409]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_101_reg_611_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:423]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_99_reg_601_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:425]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_cast_reg_685_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:384]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_399_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_101_reg_583_reg[31:16]' into 'tmp_s_reg_578_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:638]
INFO: [Synth 8-4471] merging register 'tmp_102_reg_588_reg[31:16]' into 'tmp_s_reg_578_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:622]
INFO: [Synth 8-4471] merging register 'tmp_103_reg_593_reg[31:16]' into 'tmp_s_reg_578_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:644]
INFO: [Synth 8-4471] merging register 'tmp_104_reg_598_reg[31:16]' into 'tmp_s_reg_578_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:620]
INFO: [Synth 8-4471] merging register 'tmp_110_cast_reg_652_reg[16:16]' into 'tmp_109_cast_reg_634_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:654]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_698_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:379]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_639_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:366]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp6_reg_675_reg' and it is trimmed from '32' to '8' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:386]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_reg_593_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:394]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_101_reg_583_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:392]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_110_cast_reg_652_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:354]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_432_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_17_reg_508_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:508]
INFO: [Synth 8-4471] merging register 'tmp_19_reg_520_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:492]
INFO: [Synth 8-4471] merging register 'tmp_20_reg_525_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:496]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_51_reg_636_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_555_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp7_reg_610_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_508_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:274]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:550]
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_17_reg_508_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:508]
INFO: [Synth 8-4471] merging register 'tmp_19_reg_520_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:492]
INFO: [Synth 8-4471] merging register 'tmp_20_reg_525_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:496]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_47_reg_636_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:322]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_555_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp7_reg_610_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_508_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:274]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:552]
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_17_reg_508_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:508]
INFO: [Synth 8-4471] merging register 'tmp_19_reg_520_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:492]
INFO: [Synth 8-4471] merging register 'tmp_20_reg_525_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:496]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_51_reg_636_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_555_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp7_reg_610_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_508_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:274]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:550]
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_17_reg_508_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:508]
INFO: [Synth 8-4471] merging register 'tmp_19_reg_520_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:492]
INFO: [Synth 8-4471] merging register 'tmp_20_reg_525_reg[31:16]' into 'tmp_s_reg_493_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:496]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_51_reg_636_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_555_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:285]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp7_reg_610_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_508_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:274]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:550]
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_69_reg_407_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:488]
INFO: [Synth 8-4471] merging register 'tmp_70_reg_412_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:472]
INFO: [Synth 8-4471] merging register 'tmp_71_reg_417_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_458_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_79_reg_504_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:294]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_499_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_reg_417_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:287]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_69_reg_407_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:285]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_77_reg_407_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:488]
INFO: [Synth 8-4471] merging register 'tmp_78_reg_412_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:472]
INFO: [Synth 8-4471] merging register 'tmp_79_reg_417_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_458_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_90_reg_504_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:294]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_499_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_79_reg_417_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:287]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_77_reg_407_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:285]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_2_reg_298_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:350]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_303_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:340]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_308_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:356]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_reg_372_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:209]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_354_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_349_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:195]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_308_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_298_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:216]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_2_reg_298_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:350]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_303_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:340]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_308_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:356]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_372_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:209]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_354_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_349_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:195]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_308_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_298_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:216]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp7_reg_373_reg' and it is trimmed from '9' to '8' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_4.v:176]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_407_reg' and it is trimmed from '21' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_4.v:206]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_171_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_321_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_18_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_240_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_183_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_171_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_321_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_18_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_240_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_183_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_6_reg_1548_reg[1:0]' into 'tmp_3_reg_1462_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:3673]
INFO: [Synth 8-4471] merging register 'tmp_11_reg_1561_reg[1:0]' into 'tmp_3_reg_1462_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:3607]
INFO: [Synth 8-4471] merging register 'tmp_14_reg_1566_reg[1:0]' into 'tmp_3_reg_1462_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:3611]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_reg_1561_reg' and it is trimmed from '9' to '8' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:2253]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_6_reg_1548_reg' and it is trimmed from '36' to '7' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:2274]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1589_reg' and it is trimmed from '11' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:2260]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_1566_reg' and it is trimmed from '9' to '8' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:2254]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_1462_reg' and it is trimmed from '9' to '8' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:2268]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_data_V_data_V_0_payload_B_reg' and it is trimmed from '32' to '16' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:2115]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_data_V_data_V_0_payload_A_reg' and it is trimmed from '32' to '16' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/network.v:2109]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_1049_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1091_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_user_V_fu_1382_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.062 ; gain = 512.898 ; free physical = 902 ; free virtual = 5597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 62    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 26    
	   2 Input     16 Bit       Adders := 58    
	   2 Input     15 Bit       Adders := 5     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 10    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 14    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 92    
	               21 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 21    
	               16 Bit    Registers := 177   
	               15 Bit    Registers := 20    
	               14 Bit    Registers := 14    
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 43    
	                1 Bit    Registers := 92    
+---RAMs : 
	             225K Bit         RAMs := 1     
	             196K Bit         RAMs := 2     
	              64K Bit         RAMs := 1     
	              49K Bit         RAMs := 2     
	              32K Bit         RAMs := 1     
	              24K Bit         RAMs := 2     
	              14K Bit         RAMs := 1     
	              12K Bit         RAMs := 2     
	              10K Bit         RAMs := 1     
	               6K Bit         RAMs := 2     
	               3K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 5     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	  16 Input     15 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 11    
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 27    
	   4 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 79    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module network_Padding2D_0_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module network_Conv2D_0_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             196K Bit         RAMs := 1     
Module network_MaxPooling2D_0_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              49K Bit         RAMs := 1     
Module network_Padding2D_1_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module network_Conv2D_1_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module network_MaxPooling2D_1_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module network_Padding2D_2_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module network_Padding2D_3_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module network_Padding2D_4_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module network_Conv2D_4_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module network_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module network_input_0_array_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module network_out_0_keep_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module network_out_0_id_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module conv2d_fix16_228_Conv2D_3_b_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module conv2d_fix16_228_Conv2D_3_w_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module conv2d_fix16_228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv2d_fix16_1_Conv2D_0_b_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module conv2d_fix16_1_Conv2D_0_w_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module conv2d_fix16_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv2d_fix16_2_Conv2D_1_b_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module conv2d_fix16_2_Conv2D_1_w_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module conv2d_fix16_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv2d_fix16_3_Conv2D_2_b_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module conv2d_fix16_3_Conv2D_2_w_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module conv2d_fix16_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv2d_fix16_Conv2D_4_w_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module conv2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 14    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module padding2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module padding2d_fix16_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module padding2d_fix16_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module padding2d_fix16_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module max_pooling2d_fix16_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module max_pooling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module up_sampling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 9     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module up_sampling2d_fix16_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 9     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module padding2d_fix16_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 6     
+---Registers : 
	               21 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module network 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond2_fu_1049_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1091_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_user_V_fu_1382_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'out_w_reg_192_reg[15:0]' into 'out_w_reg_192_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:299]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_725_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:404]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_cast_reg_671_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_666_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:439]
INFO: [Synth 8-5544] ROM "exitcond_fu_456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_399_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'tmp_5_reg_653_reg[11:0]' into 'Conv2D_3_b_load_cast_reg_648_reg[11:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_228.v:332]
DSP Report: Generating DSP tmp_111_fu_351_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_101_reg_605_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: register tmp_reg_666_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: register out_w_reg_192_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: register tmp1_reg_676_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: operator tmp_111_fu_351_p2 is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: operator tmp1_fu_328_p2 is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: Generating DSP network_mul_mul_16s_13s_29_1_1_U81/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register Conv2D_3_w_load_reg_763_reg is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U81/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p.
DSP Report: register Padding2D_3_array_lo_reg_758_reg is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U81/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_13s_29_1_1_U81/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U81/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp3_reg_735_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp2_reg_725_reg is absorbed into DSP tmp3_reg_735_reg.
DSP Report: register tmp_103_reg_615_reg is absorbed into DSP tmp3_reg_735_reg.
DSP Report: register tmp3_reg_735_reg is absorbed into DSP tmp3_reg_735_reg.
DSP Report: operator tmp3_fu_452_p2 is absorbed into DSP tmp3_reg_735_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_192_reg[15:0]' into 'out_w_reg_192_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:298]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_721_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:403]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_cast_reg_667_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_662_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:438]
INFO: [Synth 8-5544] ROM "exitcond_fu_456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_399_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'tmp_9_reg_649_reg[10:0]' into 'Conv2D_0_b_load_cast_reg_644_reg[10:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_1.v:331]
DSP Report: Generating DSP tmp_111_fu_351_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_101_reg_601_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: register tmp_reg_662_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: register out_w_reg_192_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: register tmp1_reg_672_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: operator tmp_111_fu_351_p2 is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: operator tmp1_fu_328_p2 is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: Generating DSP network_mul_mul_14s_16s_30_1_1_U4/network_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register Conv2D_0_w_0_load_reg_759_reg is absorbed into DSP network_mul_mul_14s_16s_30_1_1_U4/network_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register Padding2D_0_array_lo_reg_754_reg is absorbed into DSP network_mul_mul_14s_16s_30_1_1_U4/network_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_14s_16s_30_1_1_U4/network_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_14s_16s_30_1_1_U4/network_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp3_reg_731_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp2_reg_721_reg is absorbed into DSP tmp3_reg_731_reg.
DSP Report: register tmp_103_reg_611_reg is absorbed into DSP tmp3_reg_731_reg.
DSP Report: register tmp3_reg_731_reg is absorbed into DSP tmp3_reg_731_reg.
DSP Report: operator tmp3_fu_452_p2 is absorbed into DSP tmp3_reg_731_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_192_reg[15:0]' into 'out_w_reg_192_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:299]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_725_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:404]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_cast_reg_671_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_666_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:439]
INFO: [Synth 8-5544] ROM "exitcond_fu_456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_399_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'tmp_7_reg_653_reg[11:0]' into 'Conv2D_1_b_load_cast_reg_648_reg[11:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_2.v:339]
DSP Report: Generating DSP tmp_111_fu_351_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_101_reg_605_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: register tmp_reg_666_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: register out_w_reg_192_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: register tmp1_reg_676_reg is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: operator tmp_111_fu_351_p2 is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: operator tmp1_fu_328_p2 is absorbed into DSP tmp_111_fu_351_p2.
DSP Report: Generating DSP network_mul_mul_16s_13s_29_1_1_U30/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register Conv2D_1_w_load_reg_763_reg is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U30/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p.
DSP Report: register Padding2D_1_array_lo_reg_758_reg is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U30/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_13s_29_1_1_U30/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U30/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp3_reg_735_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp2_reg_725_reg is absorbed into DSP tmp3_reg_735_reg.
DSP Report: register tmp_103_reg_615_reg is absorbed into DSP tmp3_reg_735_reg.
DSP Report: register tmp3_reg_735_reg is absorbed into DSP tmp3_reg_735_reg.
DSP Report: operator tmp3_fu_452_p2 is absorbed into DSP tmp3_reg_735_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_192_reg[15:0]' into 'out_w_reg_192_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:298]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_721_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:403]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_cast_reg_667_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_662_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:438]
INFO: [Synth 8-5544] ROM "exitcond_fu_456_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_399_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'tmp_3_reg_649_reg[10:0]' into 'Conv2D_2_b_load_cast_reg_644_reg[10:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16_3.v:331]
DSP Report: Generating DSP tmp_106_fu_351_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_99_reg_601_reg is absorbed into DSP tmp_106_fu_351_p2.
DSP Report: register tmp_reg_662_reg is absorbed into DSP tmp_106_fu_351_p2.
DSP Report: register out_w_reg_192_reg is absorbed into DSP tmp_106_fu_351_p2.
DSP Report: register tmp1_reg_672_reg is absorbed into DSP tmp_106_fu_351_p2.
DSP Report: operator tmp_106_fu_351_p2 is absorbed into DSP tmp_106_fu_351_p2.
DSP Report: operator tmp1_fu_328_p2 is absorbed into DSP tmp_106_fu_351_p2.
DSP Report: Generating DSP network_mul_mul_14s_16s_30_1_1_U56/network_mul_mul_14s_16s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register Conv2D_2_w_load_reg_759_reg is absorbed into DSP network_mul_mul_14s_16s_30_1_1_U56/network_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: register Padding2D_2_array_lo_reg_754_reg is absorbed into DSP network_mul_mul_14s_16s_30_1_1_U56/network_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_14s_16s_30_1_1_U56/network_mul_mul_14s_16s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_14s_16s_30_1_1_U56/network_mul_mul_14s_16s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp3_reg_731_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp2_reg_721_reg is absorbed into DSP tmp3_reg_731_reg.
DSP Report: register tmp_101_reg_611_reg is absorbed into DSP tmp3_reg_731_reg.
DSP Report: register tmp3_reg_731_reg is absorbed into DSP tmp3_reg_731_reg.
DSP Report: operator tmp3_fu_452_p2 is absorbed into DSP tmp3_reg_731_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_181_reg[15:0]' into 'out_w_reg_181_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:275]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_688_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:373]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_cast_reg_634_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:367]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_629_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/conv2d_fix16.v:408]
INFO: [Synth 8-5544] ROM "exitcond_fu_432_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP tmp_111_fu_327_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_101_reg_583_reg is absorbed into DSP tmp_111_fu_327_p2.
DSP Report: register tmp_reg_629_reg is absorbed into DSP tmp_111_fu_327_p2.
DSP Report: register out_w_reg_181_reg is absorbed into DSP tmp_111_fu_327_p2.
DSP Report: register tmp1_reg_639_reg is absorbed into DSP tmp_111_fu_327_p2.
DSP Report: operator tmp_111_fu_327_p2 is absorbed into DSP tmp_111_fu_327_p2.
DSP Report: operator tmp1_fu_304_p2 is absorbed into DSP tmp_111_fu_327_p2.
DSP Report: Generating DSP network_mul_mul_16s_13s_29_1_1_U106/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p, operation Mode is: A2*B2.
DSP Report: register Conv2D_4_w_0_load_reg_726_reg is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U106/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p.
DSP Report: register Padding2D_4_array_lo_reg_721_reg is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U106/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_13s_29_1_1_U106/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U106/network_mul_mul_16s_13s_29_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp3_reg_698_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp2_reg_688_reg is absorbed into DSP tmp3_reg_698_reg.
DSP Report: register tmp_103_reg_593_reg is absorbed into DSP tmp3_reg_698_reg.
DSP Report: register tmp3_reg_698_reg is absorbed into DSP tmp3_reg_698_reg.
DSP Report: operator tmp3_fu_428_p2 is absorbed into DSP tmp3_reg_698_reg.
INFO: [Synth 8-4471] merging register 'phi_mul4_reg_136_reg[31:0]' into 'phi_mul4_reg_136_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:201]
INFO: [Synth 8-4471] merging register 'phi_mul4_reg_136_reg[31:0]' into 'phi_mul4_reg_136_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:201]
INFO: [Synth 8-4471] merging register 'width_reg_205_reg[15:0]' into 'width_reg_205_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:241]
INFO: [Synth 8-4471] merging register 'tmp_24_reg_555_reg[13:0]' into 'tmp_24_reg_555_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16.v:285]
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tmp7_reg_610_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_17_reg_508_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: register tmp_reg_587_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: register tmp7_reg_610_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: operator tmp7_fu_395_p2 is absorbed into DSP tmp7_reg_610_reg.
DSP Report: Generating DSP tmp_35_fu_478_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register B is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register phi_mul4_reg_136_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register width_reg_205_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register tmp_24_reg_555_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: operator tmp_35_fu_478_p2 is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: operator tmp_24_fu_289_p2 is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: Generating DSP tmp_33_fu_386_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: register A is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: Generating DSP tmp_33_fu_386_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: Generating DSP tmp_24_reg_555_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: register phi_mul4_reg_136_reg is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: register tmp_24_reg_555_reg is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: operator tmp_24_fu_289_p2 is absorbed into DSP tmp_24_reg_555_reg.
INFO: [Synth 8-4471] merging register 'phi_mul4_reg_136_reg[31:0]' into 'phi_mul4_reg_136_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:201]
INFO: [Synth 8-4471] merging register 'phi_mul4_reg_136_reg[31:0]' into 'phi_mul4_reg_136_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:201]
INFO: [Synth 8-4471] merging register 'width_reg_205_reg[15:0]' into 'width_reg_205_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:241]
INFO: [Synth 8-4471] merging register 'tmp_24_reg_555_reg[11:0]' into 'tmp_24_reg_555_reg[11:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_3.v:285]
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tmp7_reg_610_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_17_reg_508_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: register tmp_reg_587_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: register tmp7_reg_610_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: operator tmp7_fu_395_p2 is absorbed into DSP tmp7_reg_610_reg.
DSP Report: Generating DSP tmp_35_fu_478_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register B is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register phi_mul4_reg_136_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register width_reg_205_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register tmp_24_reg_555_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: operator tmp_35_fu_478_p2 is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: operator tmp_24_fu_289_p2 is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: Generating DSP tmp_33_fu_386_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: register A is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: Generating DSP tmp_33_fu_386_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: Generating DSP tmp_24_reg_555_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: register phi_mul4_reg_136_reg is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: register tmp_24_reg_555_reg is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: operator tmp_24_fu_289_p2 is absorbed into DSP tmp_24_reg_555_reg.
INFO: [Synth 8-4471] merging register 'phi_mul4_reg_136_reg[31:0]' into 'phi_mul4_reg_136_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:201]
INFO: [Synth 8-4471] merging register 'phi_mul4_reg_136_reg[31:0]' into 'phi_mul4_reg_136_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:201]
INFO: [Synth 8-4471] merging register 'width_reg_205_reg[15:0]' into 'width_reg_205_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:241]
INFO: [Synth 8-4471] merging register 'tmp_24_reg_555_reg[10:0]' into 'tmp_24_reg_555_reg[10:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_1.v:285]
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tmp7_reg_610_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_17_reg_508_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: register tmp_reg_587_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: register tmp7_reg_610_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: operator tmp7_fu_395_p2 is absorbed into DSP tmp7_reg_610_reg.
DSP Report: Generating DSP tmp_35_fu_478_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register B is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register phi_mul4_reg_136_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register width_reg_205_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register tmp_24_reg_555_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: operator tmp_35_fu_478_p2 is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: operator tmp_24_fu_289_p2 is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: Generating DSP tmp_33_fu_386_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: register A is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: Generating DSP tmp_33_fu_386_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: Generating DSP tmp_24_reg_555_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: register phi_mul4_reg_136_reg is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: register tmp_24_reg_555_reg is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: operator tmp_24_fu_289_p2 is absorbed into DSP tmp_24_reg_555_reg.
INFO: [Synth 8-4471] merging register 'phi_mul4_reg_136_reg[31:0]' into 'phi_mul4_reg_136_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:201]
INFO: [Synth 8-4471] merging register 'phi_mul4_reg_136_reg[31:0]' into 'phi_mul4_reg_136_reg[31:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:201]
INFO: [Synth 8-4471] merging register 'width_reg_205_reg[15:0]' into 'width_reg_205_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:241]
INFO: [Synth 8-4471] merging register 'tmp_24_reg_555_reg[9:0]' into 'tmp_24_reg_555_reg[9:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/padding2d_fix16_2.v:285]
INFO: [Synth 8-5546] ROM "tmp_28_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_419_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tmp7_reg_610_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_17_reg_508_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: register tmp_reg_587_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: register tmp7_reg_610_reg is absorbed into DSP tmp7_reg_610_reg.
DSP Report: operator tmp7_fu_395_p2 is absorbed into DSP tmp7_reg_610_reg.
DSP Report: Generating DSP tmp_35_fu_478_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register B is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register phi_mul4_reg_136_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register width_reg_205_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: register tmp_24_reg_555_reg is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: operator tmp_35_fu_478_p2 is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: operator tmp_24_fu_289_p2 is absorbed into DSP tmp_35_fu_478_p2.
DSP Report: Generating DSP tmp_33_fu_386_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: register A is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: Generating DSP tmp_33_fu_386_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: register B is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: operator tmp_33_fu_386_p2 is absorbed into DSP tmp_33_fu_386_p2.
DSP Report: Generating DSP tmp_24_reg_555_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: register phi_mul4_reg_136_reg is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: register tmp_24_reg_555_reg is absorbed into DSP tmp_24_reg_555_reg.
DSP Report: operator tmp_24_fu_289_p2 is absorbed into DSP tmp_24_reg_555_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_149_reg[15:0]' into 'out_w_reg_149_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:202]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_494_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:273]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_448_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16_1.v:306]
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP tmp_79_reg_504_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_69_reg_407_reg is absorbed into DSP tmp_79_reg_504_reg.
DSP Report: register tmp2_reg_494_reg is absorbed into DSP tmp_79_reg_504_reg.
DSP Report: register tmp_79_reg_504_reg is absorbed into DSP tmp_79_reg_504_reg.
DSP Report: register tmp3_reg_499_reg is absorbed into DSP tmp_79_reg_504_reg.
DSP Report: operator tmp_79_fu_328_p2 is absorbed into DSP tmp_79_reg_504_reg.
DSP Report: operator tmp3_fu_324_p2 is absorbed into DSP tmp_79_reg_504_reg.
DSP Report: Generating DSP MaxPooling2D_0_array_1_reg_476_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_reg_448_reg is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: register tmp_71_reg_417_reg is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: register out_w_reg_149_reg is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: register MaxPooling2D_0_array_1_reg_476_reg is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: register tmp1_reg_458_reg is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: operator tmp_76_fu_283_p2 is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
DSP Report: operator tmp1_fu_252_p2 is absorbed into DSP MaxPooling2D_0_array_1_reg_476_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_494_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:273]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_448_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/max_pooling2d_fix16.v:306]
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP tmp_90_reg_504_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_77_reg_407_reg is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: register tmp2_reg_494_reg is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: register tmp_90_reg_504_reg is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: register tmp3_reg_499_reg is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: operator tmp_90_fu_328_p2 is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: operator tmp3_fu_324_p2 is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: Generating DSP MaxPooling2D_1_array_1_reg_476_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_reg_448_reg is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: register tmp_79_reg_417_reg is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: register out_w_reg_149_reg is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: register MaxPooling2D_1_array_1_reg_476_reg is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: register tmp1_reg_458_reg is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: operator tmp_87_fu_283_p2 is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
DSP Report: operator tmp1_fu_252_p2 is absorbed into DSP MaxPooling2D_1_array_1_reg_476_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_344_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:202]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_339_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16.v:203]
DSP Report: Generating DSP tmp_10_fu_255_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_reg_339_reg is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: register tmp_2_reg_298_reg is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: register C is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: register tmp1_reg_349_reg is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: operator tmp_10_fu_255_p2 is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: operator tmp1_fu_222_p2 is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: Generating DSP tmp_13_reg_372_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp2_reg_344_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register tmp_4_reg_308_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register out_w_reg_133_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register tmp_13_reg_372_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register tmp3_reg_354_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: operator tmp_13_fu_269_p2 is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: operator tmp3_fu_226_p2 is absorbed into DSP tmp_13_reg_372_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_344_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:202]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_339_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/31e1/hdl/verilog/up_sampling2d_fix16_1.v:203]
DSP Report: Generating DSP tmp_5_fu_255_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_reg_339_reg is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: register tmp_2_reg_298_reg is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: register C is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: register tmp1_reg_349_reg is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: operator tmp_5_fu_255_p2 is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: operator tmp1_fu_222_p2 is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: Generating DSP tmp_10_reg_372_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp2_reg_344_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register tmp_4_reg_308_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register out_w_reg_133_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register tmp_10_reg_372_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register tmp3_reg_354_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: operator tmp_10_fu_269_p2 is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: operator tmp3_fu_226_p2 is absorbed into DSP tmp_10_reg_372_reg.
INFO: [Synth 8-5546] ROM "exitcond9_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_171_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_18_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1049_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_user_V_fu_1382_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[10]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[9]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design max_pooling2d_fix16_1 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design max_pooling2d_fix16_1 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design conv2d_fix16 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16_3 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design conv2d_fix16_3 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16_3 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design conv2d_fix16_3 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design conv2d_fix16_3 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design conv2d_fix16_3 has unconnected port input_width[10]
WARNING: [Synth 8-3331] design conv2d_fix16_2 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design conv2d_fix16_2 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16_2 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design conv2d_fix16_2 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design conv2d_fix16_1 has unconnected port input_width[10]
WARNING: [Synth 8-3331] design conv2d_fix16_228 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design conv2d_fix16_228 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design conv2d_fix16_228 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design conv2d_fix16_228 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design conv2d_fix16_228 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[0]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[8]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[9]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[10]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[11]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[12]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[13]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[14]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[15]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[1]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[2]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[3]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[4]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[5]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[6]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[7]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[8]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_102_reg_606_reg[9]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_1_fu_504/\tmp_104_reg_616_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[1]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[2]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[3]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[4]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[5]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[6]' (FDE) to 'inst/grp_conv2d_fix16_1_fu_504/tmp_104_reg_616_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_1_fu_504/\tmp_104_reg_616_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp7_reg_373_reg[0]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp7_reg_373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_15_cast1_reg_342_reg[16]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp7_reg_373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_15_cast1_reg_342_reg[17]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp7_reg_373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_15_cast1_reg_342_reg[18]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp7_reg_373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_15_cast1_reg_342_reg[19]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp7_reg_373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_4_fu_678/tmp_15_cast1_reg_342_reg[20]' (FD) to 'inst/grp_padding2d_fix16_4_fu_678/tmp7_reg_373_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_4_fu_678/\tmp7_reg_373_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[12]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[13]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[14]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[15]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[17]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[18]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[19]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[20]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[21]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[22]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[23]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[24]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[25]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[26]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[27]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[28]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[29]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[30]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[31]' (FD) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_3_fu_587/\tmp_s_reg_493_reg[16] )
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pooling2d_fix16_1_fu_626/tmp_86_cast_reg_471_reg[0]' (FDR) to 'inst/grp_max_pooling2d_fix16_1_fu_626/tmp_83_cast_reg_453_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_1_fu_626/\tmp_83_cast_reg_453_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[0]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[11]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[12]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[13]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[14]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[15]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[1]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[2]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[3]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_2_fu_522/\tmp_104_reg_620_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[5]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[6]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[7]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[8]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[9]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/tmp_104_reg_620_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_2_fu_522/\tmp_104_reg_620_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[2]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[3]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[4]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[5]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[6]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[7]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[8]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[9]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[10]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_20_reg_525_reg[11]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_19_reg_520_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[2]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[3]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[4]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[5]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[6]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[7]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[8]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[9]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[10]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_3_fu_587/tmp_33_reg_600_reg[11]' (FDE) to 'inst/grp_padding2d_fix16_3_fu_587/output_addr_6_reg_605_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv2d_fix16_2_fu_522/Conv2D_1_b_U/conv2d_fix16_2_Conv2D_1_b_rom_U/q0_reg[8]' (FDE) to 'inst/grp_conv2d_fix16_2_fu_522/Conv2D_1_b_U/conv2d_fix16_2_Conv2D_1_b_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_20_reg_525_reg[10]' (FDE) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_19_reg_520_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_20_reg_525_reg[11]' (FDE) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_19_reg_520_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_20_reg_525_reg[12]' (FDE) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_19_reg_520_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_20_reg_525_reg[13]' (FDE) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_19_reg_520_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_20_reg_525_reg[14]' (FDE) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_19_reg_520_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_20_reg_525_reg[15]' (FDE) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_19_reg_520_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_493_reg[17]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_493_reg[18]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_493_reg[19]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_493_reg[20]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_493_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_493_reg[21]' (FD) to 'inst/grp_padding2d_fix16_2_fu_613/tmp_s_reg_493_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_2_fu_613/\tmp_s_reg_493_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_639/\tmp_84_cast_reg_453_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_3_fu_540/\tmp_102_reg_616_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_3_fu_540/\tmp_102_reg_616_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_1_fu_600/\tmp_s_reg_493_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_228_fu_486/\tmp_104_reg_620_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_228_fu_486/\tmp_104_reg_620_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_574/\tmp_s_reg_493_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_fu_558/\tmp_s_reg_578_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_fu_558/\tmp_s_reg_578_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_63_cast_reg_1571_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_3_reg_1462_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/network_AXILiteS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_4_fu_678/\tmp_15_cast1_reg_342_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_4_fu_678/\tmp_15_cast1_reg_342_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_1_fu_504/\tmp_s_reg_596_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_1_fu_504/\tmp_s_reg_596_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pooling2d_fix16_1_fu_626/\tmp_70_reg_412_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_1_fu_626/\tmp_70_reg_412_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_2_fu_522/\tmp_s_reg_600_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_2_fu_522/\tmp_s_reg_600_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_3_fu_587/\tmp_15_reg_498_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_3_fu_587/\tmp_15_reg_498_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pooling2d_fix16_fu_639/\tmp_78_reg_412_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_639/\tmp_78_reg_412_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_3_fu_540/\tmp_s_reg_596_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_3_fu_540/\tmp_s_reg_596_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_2_fu_613/\tmp_15_reg_498_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_2_fu_613/\tmp_15_reg_498_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_up_sampling2d_fix16_1_fu_665/\tmp_3_reg_303_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_1_fu_665/\tmp_3_reg_303_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_228_fu_486/\tmp_s_reg_600_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_228_fu_486/\tmp_s_reg_600_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_1_fu_600/\tmp_15_reg_498_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_1_fu_600/\tmp_15_reg_498_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_up_sampling2d_fix16_fu_652/\tmp_3_reg_303_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_fu_652/\tmp_3_reg_303_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv2d_fix16_fu_558/\tmp_102_reg_588_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_fu_558/\tmp_102_reg_588_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_574/\tmp_21_reg_532_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_574/\tmp_15_reg_498_reg[16] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_3_fu_587/\tmp_21_reg_532_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_3_fu_587/\tmp_15_reg_498_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_2_fu_613/\tmp_15_reg_498_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_2_fu_613/\tmp_15_reg_498_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_1_fu_600/\tmp_21_reg_532_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_1_fu_600/\tmp_15_reg_498_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_574/\tmp_15_reg_498_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_574/\tmp_15_reg_498_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_1_fu_504/\tmp_120_reg_726_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_2_fu_522/\tmp_120_reg_730_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_3_fu_540/\tmp_111_reg_726_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_228_fu_486/\tmp_119_reg_730_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1896.062 ; gain = 512.898 ; free physical = 301 ; free virtual = 5008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------------+---------------------------------------------------------+---------------+----------------+
|Module Name                     | RTL Object                                              | Depth x Width | Implemented As | 
+--------------------------------+---------------------------------------------------------+---------------+----------------+
|conv2d_fix16_228_Conv2D_3_b_rom | p_0_out                                                 | 16x12         | LUT            | 
|conv2d_fix16_1_Conv2D_0_b_rom   | p_0_out                                                 | 16x11         | LUT            | 
|conv2d_fix16_2_Conv2D_1_b_rom   | p_0_out                                                 | 8x12          | LUT            | 
|conv2d_fix16_3_Conv2D_2_b_rom   | p_0_out                                                 | 8x11          | LUT            | 
|conv2d_fix16_228                | Conv2D_3_w_U/conv2d_fix16_228_Conv2D_3_w_rom_U/q0_reg   | 2048x13       | Block RAM      | 
|conv2d_fix16_1                  | Conv2D_0_w_0_U/conv2d_fix16_1_Conv2D_0_w_0_rom_U/q0_reg | 256x14        | Block RAM      | 
|conv2d_fix16_2                  | Conv2D_1_w_U/conv2d_fix16_2_Conv2D_1_w_rom_U/q0_reg     | 2048x13       | Block RAM      | 
|conv2d_fix16_3                  | Conv2D_2_w_U/conv2d_fix16_3_Conv2D_2_w_rom_U/q0_reg     | 1024x14       | Block RAM      | 
|conv2d_fix16                    | Conv2D_4_w_0_U/conv2d_fix16_Conv2D_4_w_0_rom_U/q0_reg   | 256x13        | Block RAM      | 
+--------------------------------+---------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_Padding2D_0_array_ram:    | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Conv2D_0_array_ram:       | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MaxPooling2D_0_array_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Padding2D_1_array_ram:    | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Conv2D_1_array_ram:       | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_MaxPooling2D_1_array_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Padding2D_2_array_ram:    | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_MaxPooling2D_1_array_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Conv2D_1_array_ram:       | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_Padding2D_3_array_ram:    | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_MaxPooling2D_0_array_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Conv2D_0_array_ram:       | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_Padding2D_4_array_ram:    | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_Conv2D_4_array_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_input_0_array_0_ram:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_out_0_keep_V_ram:         | ram_reg    | 1 K x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_out_0_keep_V_ram:         | ram_reg    | 1 K x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name | RTL Object                                      | Inference      | Size (Depth x Width) | Primitives                    | 
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+
|inst        | out_0_id_V_U/network_out_0_id_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | out_0_dest_V_U/network_out_0_id_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv2d_fix16_228      | C'+(A2*B2)'      | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv2d_fix16_228      | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_228      | (A2*B2)'         | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16_1        | C'+(A2*B2)'      | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv2d_fix16_1        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_1        | (A2*B2)'         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16_2        | C'+(A2*B2)'      | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv2d_fix16_2        | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_2        | (A2*B2)'         | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16_3        | C'+(A2*B2)'      | 9      | 9      | 9      | -      | 9      | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv2d_fix16_3        | A2*B2            | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16_3        | (A2*B2)'         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_fix16          | C'+(A2*B2)'      | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv2d_fix16          | A2*B2            | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_fix16          | (A2*B2)'         | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16       | (A2*B2)'         | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16       | C'+(A2*B2)'      | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|padding2d_fix16       | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16       | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16       | (A2*B2)'         | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_3     | (A2*B2)'         | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_3     | C'+(A2*B2)'      | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|padding2d_fix16_3     | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16_3     | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16_3     | (A2*B2)'         | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_1     | (A2*B2)'         | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_1     | C'+(A2*B2)'      | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|padding2d_fix16_1     | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16_1     | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16_1     | (A2*B2)'         | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_2     | (A2*B2)'         | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_2     | C'+(A2*B2)'      | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|padding2d_fix16_2     | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16_2     | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|padding2d_fix16_2     | (A2*B2)'         | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16_1 | (C+(A2*B2)')'    | 14     | 14     | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16_1 | (C'+(A2*B2)')'   | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16   | (C+(A2*B2)')'    | 11     | 11     | 11     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16   | (C'+(A2*B2)')'   | 9      | 9      | 9      | -      | 9      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16   | C'+(A2*B2)'      | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16   | (C'+(A2*B2)')'   | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16_1 | C'+(A2*B2)'      | 9      | 9      | 9      | -      | 9      | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16_1 | (C'+(A2*B2)')'   | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_0/Padding2D_0_array_U/network_Padding2D_0_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4/Conv2D_1_array_U/network_Conv2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5/MaxPooling2D_1_array_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6/Padding2D_2_array_U/network_Padding2D_2_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_7/Conv2D_2_array_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8/UpSampling2D_0_array_U/network_Conv2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_9/Padding2D_3_array_U/network_Padding2D_3_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_10/Conv2D_3_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_10/Conv2D_3_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_11/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_13/Conv2D_4_array_U/network_Conv2D_4_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_14/input_0_array_0_U/network_input_0_array_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_15/out_0_keep_V_U/network_out_0_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_16/out_0_strb_V_U/network_out_0_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_228_fu_486/i_0/Conv2D_3_w_U/conv2d_fix16_228_Conv2D_3_w_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_1_fu_504/i_0/Conv2D_0_w_0_U/conv2d_fix16_1_Conv2D_0_w_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_2_fu_522/i_0/Conv2D_1_w_U/conv2d_fix16_2_Conv2D_1_w_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_3_fu_540/i_0/Conv2D_2_w_U/conv2d_fix16_3_Conv2D_2_w_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_fu_558/i_0/Conv2D_4_w_0_U/conv2d_fix16_Conv2D_4_w_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1916.062 ; gain = 532.898 ; free physical = 482 ; free virtual = 5220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv2d_fix16_fu_558/\tmp_120_reg_693_reg[4] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1964.102 ; gain = 580.938 ; free physical = 500 ; free virtual = 5212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_Padding2D_0_array_ram:    | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Conv2D_0_array_ram:       | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MaxPooling2D_0_array_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Padding2D_1_array_ram:    | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Conv2D_1_array_ram:       | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_MaxPooling2D_1_array_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Padding2D_2_array_ram:    | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_MaxPooling2D_1_array_ram: | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Conv2D_1_array_ram:       | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_Padding2D_3_array_ram:    | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_MaxPooling2D_0_array_ram: | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Conv2D_0_array_ram:       | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_Padding2D_4_array_ram:    | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_Conv2D_4_array_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_input_0_array_0_ram:      | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_out_0_keep_V_ram:         | ram_reg    | 1 K x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_out_0_keep_V_ram:         | ram_reg    | 1 K x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name | RTL Object                                      | Inference      | Size (Depth x Width) | Primitives                    | 
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+
|inst        | out_0_id_V_U/network_out_0_id_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|inst        | out_0_dest_V_U/network_out_0_id_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+------------+-------------------------------------------------+----------------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_0_array_U/network_Padding2D_0_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_0_array_U/network_Conv2D_0_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_1_array_U/network_Conv2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MaxPooling2D_1_array_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_2_array_U/network_Padding2D_2_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_2_array_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_0_array_U/network_Conv2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_3_array_U/network_Padding2D_3_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_3_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_3_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_Conv2D_0_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Conv2D_4_array_U/network_Conv2D_4_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/input_0_array_0_U/network_input_0_array_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/out_0_keep_V_U/network_out_0_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/out_0_strb_V_U/network_out_0_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_228_fu_486/Conv2D_3_w_U/conv2d_fix16_228_Conv2D_3_w_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_1_fu_504/Conv2D_0_w_0_U/conv2d_fix16_1_Conv2D_0_w_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_2_fu_522/Conv2D_1_w_U/conv2d_fix16_2_Conv2D_1_w_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_3_fu_540/Conv2D_2_w_U/conv2d_fix16_3_Conv2D_2_w_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_conv2d_fix16_fu_558/Conv2D_4_w_0_U/conv2d_fix16_Conv2D_4_w_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1976.523 ; gain = 593.359 ; free physical = 383 ; free virtual = 5133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net Padding2D_4_array_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net UpSampling2D_1_array_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv2D_0_array_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1976.523 ; gain = 593.359 ; free physical = 407 ; free virtual = 5158
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1976.523 ; gain = 593.359 ; free physical = 407 ; free virtual = 5158
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1976.523 ; gain = 593.359 ; free physical = 401 ; free virtual = 5151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1976.523 ; gain = 593.359 ; free physical = 406 ; free virtual = 5156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1976.523 ; gain = 593.359 ; free physical = 406 ; free virtual = 5156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1976.523 ; gain = 593.359 ; free physical = 406 ; free virtual = 5156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   778|
|2     |DSP48E1    |     9|
|3     |DSP48E1_1  |     5|
|4     |DSP48E1_2  |     2|
|5     |DSP48E1_3  |     4|
|6     |DSP48E1_4  |     2|
|7     |DSP48E1_5  |     4|
|8     |DSP48E1_6  |     5|
|9     |DSP48E1_7  |     8|
|10    |LUT1       |   330|
|11    |LUT2       |  1259|
|12    |LUT3       |   498|
|13    |LUT4       |   554|
|14    |LUT5       |   213|
|15    |LUT6       |   260|
|16    |MUXF7      |     1|
|17    |RAM16X1S   |     2|
|18    |RAM256X1S  |     6|
|19    |RAMB18E1   |     5|
|20    |RAMB18E1_1 |     3|
|21    |RAMB18E1_2 |     1|
|22    |RAMB18E1_3 |     1|
|23    |RAMB18E1_4 |     1|
|24    |RAMB36E1   |    24|
|25    |RAMB36E1_1 |     6|
|26    |RAMB36E1_2 |     3|
|27    |RAMB36E1_3 |     1|
|28    |RAMB36E1_4 |     1|
|29    |FDRE       |  3498|
|30    |FDSE       |    15|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+------------------------------------------+------+
|      |Instance                                         |Module                                    |Cells |
+------+-------------------------------------------------+------------------------------------------+------+
|1     |top                                              |                                          |  7499|
|2     |  inst                                           |network                                   |  7499|
|3     |    Conv2D_0_array_U                             |network_Conv2D_0_array                    |    71|
|4     |      network_Conv2D_0_array_ram_U               |network_Conv2D_0_array_ram_17             |    71|
|5     |    Conv2D_1_array_U                             |network_Conv2D_1_array                    |    46|
|6     |      network_Conv2D_1_array_ram_U               |network_Conv2D_1_array_ram_16             |    46|
|7     |    Conv2D_2_array_U                             |network_MaxPooling2D_1_array              |    46|
|8     |      network_MaxPooling2D_1_array_ram_U         |network_MaxPooling2D_1_array_ram_15       |    46|
|9     |    Conv2D_3_array_U                             |network_MaxPooling2D_0_array              |    29|
|10    |      network_MaxPooling2D_0_array_ram_U         |network_MaxPooling2D_0_array_ram_14       |    29|
|11    |    Conv2D_4_array_U                             |network_Conv2D_4_array                    |    40|
|12    |      network_Conv2D_4_array_ram_U               |network_Conv2D_4_array_ram                |    40|
|13    |    MaxPooling2D_0_array_U                       |network_MaxPooling2D_0_array_0            |     2|
|14    |      network_MaxPooling2D_0_array_ram_U         |network_MaxPooling2D_0_array_ram          |     2|
|15    |    MaxPooling2D_1_array_U                       |network_MaxPooling2D_1_array_1            |     1|
|16    |      network_MaxPooling2D_1_array_ram_U         |network_MaxPooling2D_1_array_ram          |     1|
|17    |    Padding2D_0_array_U                          |network_Padding2D_0_array                 |     1|
|18    |      network_Padding2D_0_array_ram_U            |network_Padding2D_0_array_ram             |     1|
|19    |    Padding2D_1_array_U                          |network_Padding2D_1_array                 |     2|
|20    |      network_Padding2D_1_array_ram_U            |network_Padding2D_1_array_ram             |     2|
|21    |    Padding2D_2_array_U                          |network_Padding2D_2_array                 |     1|
|22    |      network_Padding2D_2_array_ram_U            |network_Padding2D_2_array_ram             |     1|
|23    |    Padding2D_3_array_U                          |network_Padding2D_3_array                 |     1|
|24    |      network_Padding2D_3_array_ram_U            |network_Padding2D_3_array_ram             |     1|
|25    |    Padding2D_4_array_U                          |network_Padding2D_4_array                 |     8|
|26    |      network_Padding2D_4_array_ram_U            |network_Padding2D_4_array_ram             |     8|
|27    |    UpSampling2D_0_array_U                       |network_Conv2D_1_array_2                  |     1|
|28    |      network_Conv2D_1_array_ram_U               |network_Conv2D_1_array_ram                |     1|
|29    |    UpSampling2D_1_array_U                       |network_Conv2D_0_array_3                  |     8|
|30    |      network_Conv2D_0_array_ram_U               |network_Conv2D_0_array_ram                |     8|
|31    |    grp_conv2d_fix16_1_fu_504                    |conv2d_fix16_1                            |   549|
|32    |      Conv2D_0_b_U                               |conv2d_fix16_1_Conv2D_0_b                 |    22|
|33    |        conv2d_fix16_1_Conv2D_0_b_rom_U          |conv2d_fix16_1_Conv2D_0_b_rom             |    22|
|34    |      Conv2D_0_w_0_U                             |conv2d_fix16_1_Conv2D_0_w_0               |    13|
|35    |        conv2d_fix16_1_Conv2D_0_w_0_rom_U        |conv2d_fix16_1_Conv2D_0_w_0_rom           |    13|
|36    |      network_mul_mul_14s_16s_30_1_1_U4          |network_mul_mul_14s_16s_30_1_1_12         |     1|
|37    |        network_mul_mul_14s_16s_30_1_1_DSP48_0_U |network_mul_mul_14s_16s_30_1_1_DSP48_0_13 |     1|
|38    |    grp_conv2d_fix16_228_fu_486                  |conv2d_fix16_228                          |   572|
|39    |      Conv2D_3_b_U                               |conv2d_fix16_228_Conv2D_3_b               |    24|
|40    |        conv2d_fix16_228_Conv2D_3_b_rom_U        |conv2d_fix16_228_Conv2D_3_b_rom           |    24|
|41    |      Conv2D_3_w_U                               |conv2d_fix16_228_Conv2D_3_w               |    17|
|42    |        conv2d_fix16_228_Conv2D_3_w_rom_U        |conv2d_fix16_228_Conv2D_3_w_rom           |    17|
|43    |      network_mul_mul_16s_13s_29_1_1_U81         |network_mul_mul_16s_13s_29_1_1_10         |    31|
|44    |        network_mul_mul_16s_13s_29_1_1_DSP48_1_U |network_mul_mul_16s_13s_29_1_1_DSP48_1_11 |    31|
|45    |    grp_conv2d_fix16_2_fu_522                    |conv2d_fix16_2                            |   569|
|46    |      Conv2D_1_b_U                               |conv2d_fix16_2_Conv2D_1_b                 |    22|
|47    |        conv2d_fix16_2_Conv2D_1_b_rom_U          |conv2d_fix16_2_Conv2D_1_b_rom             |    22|
|48    |      Conv2D_1_w_U                               |conv2d_fix16_2_Conv2D_1_w                 |    17|
|49    |        conv2d_fix16_2_Conv2D_1_w_rom_U          |conv2d_fix16_2_Conv2D_1_w_rom             |    17|
|50    |      network_mul_mul_16s_13s_29_1_1_U30         |network_mul_mul_16s_13s_29_1_1_8          |    31|
|51    |        network_mul_mul_16s_13s_29_1_1_DSP48_1_U |network_mul_mul_16s_13s_29_1_1_DSP48_1_9  |    31|
|52    |    grp_conv2d_fix16_3_fu_540                    |conv2d_fix16_3                            |   533|
|53    |      Conv2D_2_b_U                               |conv2d_fix16_3_Conv2D_2_b                 |    22|
|54    |        conv2d_fix16_3_Conv2D_2_b_rom_U          |conv2d_fix16_3_Conv2D_2_b_rom             |    22|
|55    |      Conv2D_2_w_U                               |conv2d_fix16_3_Conv2D_2_w                 |    16|
|56    |        conv2d_fix16_3_Conv2D_2_w_rom_U          |conv2d_fix16_3_Conv2D_2_w_rom             |    16|
|57    |      network_mul_mul_14s_16s_30_1_1_U56         |network_mul_mul_14s_16s_30_1_1            |     1|
|58    |        network_mul_mul_14s_16s_30_1_1_DSP48_0_U |network_mul_mul_14s_16s_30_1_1_DSP48_0    |     1|
|59    |    grp_conv2d_fix16_fu_558                      |conv2d_fix16                              |   513|
|60    |      Conv2D_4_w_0_U                             |conv2d_fix16_Conv2D_4_w_0                 |    13|
|61    |        conv2d_fix16_Conv2D_4_w_0_rom_U          |conv2d_fix16_Conv2D_4_w_0_rom             |    13|
|62    |      network_mul_mul_16s_13s_29_1_1_U106        |network_mul_mul_16s_13s_29_1_1            |    19|
|63    |        network_mul_mul_16s_13s_29_1_1_DSP48_1_U |network_mul_mul_16s_13s_29_1_1_DSP48_1    |    19|
|64    |    grp_max_pooling2d_fix16_1_fu_626             |max_pooling2d_fix16_1                     |   325|
|65    |    grp_max_pooling2d_fix16_fu_639               |max_pooling2d_fix16                       |   299|
|66    |    grp_padding2d_fix16_1_fu_600                 |padding2d_fix16_1                         |   527|
|67    |    grp_padding2d_fix16_2_fu_613                 |padding2d_fix16_2                         |   536|
|68    |    grp_padding2d_fix16_3_fu_587                 |padding2d_fix16_3                         |   542|
|69    |    grp_padding2d_fix16_4_fu_678                 |padding2d_fix16_4                         |   216|
|70    |    grp_padding2d_fix16_fu_574                   |padding2d_fix16                           |   619|
|71    |    grp_up_sampling2d_fix16_1_fu_665             |up_sampling2d_fix16_1                     |   245|
|72    |    grp_up_sampling2d_fix16_fu_652               |up_sampling2d_fix16                       |   267|
|73    |    input_0_array_0_U                            |network_input_0_array_0                   |    24|
|74    |      network_input_0_array_0_ram_U              |network_input_0_array_0_ram               |    24|
|75    |    network_AXILiteS_s_axi_U                     |network_AXILiteS_s_axi                    |    61|
|76    |    out_0_dest_V_U                               |network_out_0_id_V                        |    36|
|77    |      network_out_0_id_V_ram_U                   |network_out_0_id_V_ram_7                  |    36|
|78    |    out_0_id_V_U                                 |network_out_0_id_V_4                      |    12|
|79    |      network_out_0_id_V_ram_U                   |network_out_0_id_V_ram                    |    12|
|80    |    out_0_keep_V_U                               |network_out_0_keep_V                      |     5|
|81    |      network_out_0_keep_V_ram_U                 |network_out_0_keep_V_ram_6                |     5|
|82    |    out_0_strb_V_U                               |network_out_0_keep_V_5                    |     5|
|83    |      network_out_0_keep_V_ram_U                 |network_out_0_keep_V_ram                  |     5|
+------+-------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1976.523 ; gain = 593.359 ; free physical = 406 ; free virtual = 5156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 191 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1976.523 ; gain = 245.383 ; free physical = 479 ; free virtual = 5229
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1976.531 ; gain = 593.359 ; free physical = 479 ; free virtual = 5229
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1976.531 ; gain = 0.000 ; free physical = 426 ; free virtual = 5176
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 2 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
694 Infos, 228 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1976.531 ; gain = 593.484 ; free physical = 525 ; free virtual = 5276
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1976.531 ; gain = 0.000 ; free physical = 525 ; free virtual = 5276
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_network_0_0, cache-ID = c2a64eb0420d7d45
INFO: [Coretcl 2-1174] Renamed 82 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.535 ; gain = 0.000 ; free physical = 510 ; free virtual = 5270
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_network_0_0_utilization_synth.rpt -pb design_1_network_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 18:44:29 2019...
