vsim -gui -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera -sdftyp {/LCD_CTRL=C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_priliminary_univ_cell/LCD_CTRL_v.sdo} work.test
# vsim -gui -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive -L C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera -sdftyp "/LCD_CTRL=C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_priliminary_univ_cell/LCD_CTRL_v.sdo" work.test 
# Start time: 19:55:57 on Sep 06,2023
# Loading work.test
# Loading work.LCD_CTRL
# Loading work.hard_block
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_io_obuf
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_io_ibuf
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_clkctrl
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_mux41
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_ena_reg
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/cycloneive.cycloneive_lcell_comb
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera.dffeas
# Loading work.IROM
# Loading work.IRAM
# Loading instances from C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_priliminary_univ_cell/LCD_CTRL_v.sdo
# Loading instances from LCD_CTRL_v.sdo
# Loading C:/intelFPGA/20.1/modelsim_ase/altera/verilog/altera.PRIM_GDFF_LOW
# ** Warning: Design size of 11349 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_priliminary_univ_cell/LCD_CTRL_v.sdo
# Loading timing data from LCD_CTRL_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /test File: C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_priliminary_univ_cell/testfixture.v
add wave -position insertpoint sim:/test/LCD_CTRL/*
run -all
# All data have been generated successfully!
# 
# -------------------PASS-------------------
# 
# ** Note: $finish    : C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_priliminary_univ_cell/testfixture.v(148)
#    Time: 5427239 ps  Iteration: 0  Instance: /test
# 1
# Break in Module test at C:/Users/User/Desktop/IC self_learning/IC design contest/106/question/E_ICC2018_priliminary_univ_cell/testfixture.v line 148
quit -sim
# End time: 20:00:11 on Sep 06,2023, Elapsed time: 0:04:14
# Errors: 0, Warnings: 2
