{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 16:22:05 2024 " "Info: Processing started: Thu May 16 16:22:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off slot_machine -c slot_machine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off slot_machine -c slot_machine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "temp_T1 " "Warning: Node \"temp_T1\" is a latch" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp_T2 " "Warning: Node \"temp_T2\" is a latch" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp_A " "Warning: Node \"temp_A\" is a latch" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B2 " "Info: Assuming node \"B2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "B1 " "Info: Assuming node \"B1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector3~1 " "Info: Detected gated clock \"Selector3~1\" as buffer" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cur_state.s3 " "Info: Detected ripple clock \"cur_state.s3\" as buffer" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cur_state.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cur_state.s1 " "Info: Detected ripple clock \"cur_state.s1\" as buffer" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cur_state.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cur_state.s2 " "Info: Detected ripple clock \"cur_state.s2\" as buffer" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cur_state.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cur_state.s4 " "Info: Detected ripple clock \"cur_state.s4\" as buffer" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cur_state.s4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register temp_A register A~reg0 347.46 MHz 2.878 ns Internal " "Info: Clock \"clk\" has Internal fmax of 347.46 MHz between source register \"temp_A\" and destination register \"A~reg0\" (period= 2.878 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.155 ns + Longest register register " "Info: + Longest register to register delay is 0.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp_A 1 REG LCCOMB_X3_Y17_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp_A } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.155 ns A~reg0 2 REG LCFF_X3_Y17_N25 1 " "Info: 2: + IC(0.000 ns) + CELL(0.155 ns) = 0.155 ns; Loc. = LCFF_X3_Y17_N25; Fanout = 1; REG Node = 'A~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { temp_A A~reg0 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.155 ns ( 100.00 % ) " "Info: Total cell delay = 0.155 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { temp_A A~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.155 ns" { temp_A {} A~reg0 {} } { 0.000ns 0.000ns } { 0.000ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.194 ns - Smallest " "Info: - Smallest clock skew is -1.194 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.465 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns A~reg0 3 REG LCFF_X3_Y17_N25 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X3_Y17_N25; Fanout = 1; REG Node = 'A~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk~clkctrl A~reg0 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl A~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} A~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.659 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.712 ns) 2.860 ns cur_state.s1 2 REG LCFF_X3_Y17_N1 3 " "Info: 2: + IC(1.294 ns) + CELL(0.712 ns) = 2.860 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 3; REG Node = 'cur_state.s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { clk cur_state.s1 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.272 ns) 3.386 ns Selector3~1 3 COMB LCCOMB_X3_Y17_N10 1 " "Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 3.386 ns; Loc. = LCCOMB_X3_Y17_N10; Fanout = 1; COMB Node = 'Selector3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { cur_state.s1 Selector3~1 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.659 ns temp_A 4 REG LCCOMB_X3_Y17_N24 1 " "Info: 4: + IC(0.220 ns) + CELL(0.053 ns) = 3.659 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Selector3~1 temp_A } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.891 ns ( 51.68 % ) " "Info: Total cell delay = 1.891 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.768 ns ( 48.32 % ) " "Info: Total interconnect delay = 1.768 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk cur_state.s1 Selector3~1 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.659 ns" { clk {} clk~combout {} cur_state.s1 {} Selector3~1 {} temp_A {} } { 0.000ns 0.000ns 1.294ns 0.254ns 0.220ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl A~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} A~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk cur_state.s1 Selector3~1 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.659 ns" { clk {} clk~combout {} cur_state.s1 {} Selector3~1 {} temp_A {} } { 0.000ns 0.000ns 1.294ns 0.254ns 0.220ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 18 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { temp_A A~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.155 ns" { temp_A {} A~reg0 {} } { 0.000ns 0.000ns } { 0.000ns 0.155ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl A~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} A~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk cur_state.s1 Selector3~1 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.659 ns" { clk {} clk~combout {} cur_state.s1 {} Selector3~1 {} temp_A {} } { 0.000ns 0.000ns 1.294ns 0.254ns 0.220ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cur_state.s2 temp_A clk 161 ps " "Info: Found hold time violation between source  pin or register \"cur_state.s2\" and destination pin or register \"temp_A\" for clock \"clk\" (Hold time is 161 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.893 ns + Largest " "Info: + Largest clock skew is 0.893 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.659 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.712 ns) 2.860 ns cur_state.s1 2 REG LCFF_X3_Y17_N1 3 " "Info: 2: + IC(1.294 ns) + CELL(0.712 ns) = 2.860 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 3; REG Node = 'cur_state.s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { clk cur_state.s1 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.272 ns) 3.386 ns Selector3~1 3 COMB LCCOMB_X3_Y17_N10 1 " "Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 3.386 ns; Loc. = LCCOMB_X3_Y17_N10; Fanout = 1; COMB Node = 'Selector3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { cur_state.s1 Selector3~1 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.659 ns temp_A 4 REG LCCOMB_X3_Y17_N24 1 " "Info: 4: + IC(0.220 ns) + CELL(0.053 ns) = 3.659 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Selector3~1 temp_A } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.891 ns ( 51.68 % ) " "Info: Total cell delay = 1.891 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.768 ns ( 48.32 % ) " "Info: Total interconnect delay = 1.768 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk cur_state.s1 Selector3~1 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.659 ns" { clk {} clk~combout {} cur_state.s1 {} Selector3~1 {} temp_A {} } { 0.000ns 0.000ns 1.294ns 0.254ns 0.220ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.766 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.618 ns) 2.766 ns cur_state.s2 2 REG LCFF_X3_Y17_N5 5 " "Info: 2: + IC(1.294 ns) + CELL(0.618 ns) = 2.766 ns; Loc. = LCFF_X3_Y17_N5; Fanout = 5; REG Node = 'cur_state.s2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { clk cur_state.s2 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 53.22 % ) " "Info: Total cell delay = 1.472 ns ( 53.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.294 ns ( 46.78 % ) " "Info: Total interconnect delay = 1.294 ns ( 46.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk cur_state.s2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} cur_state.s2 {} } { 0.000ns 0.000ns 1.294ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk cur_state.s1 Selector3~1 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.659 ns" { clk {} clk~combout {} cur_state.s1 {} Selector3~1 {} temp_A {} } { 0.000ns 0.000ns 1.294ns 0.254ns 0.220ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk cur_state.s2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} cur_state.s2 {} } { 0.000ns 0.000ns 1.294ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.638 ns - Shortest register register " "Info: - Shortest register to register delay is 0.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cur_state.s2 1 REG LCFF_X3_Y17_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y17_N5; Fanout = 5; REG Node = 'cur_state.s2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cur_state.s2 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 0.280 ns Selector0~0 2 COMB LCCOMB_X3_Y17_N6 1 " "Info: 2: + IC(0.227 ns) + CELL(0.053 ns) = 0.280 ns; Loc. = LCCOMB_X3_Y17_N6; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { cur_state.s2 Selector0~0 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.154 ns) 0.638 ns temp_A 3 REG LCCOMB_X3_Y17_N24 1 " "Info: 3: + IC(0.204 ns) + CELL(0.154 ns) = 0.638 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Selector0~0 temp_A } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.207 ns ( 32.45 % ) " "Info: Total cell delay = 0.207 ns ( 32.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.431 ns ( 67.55 % ) " "Info: Total interconnect delay = 0.431 ns ( 67.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { cur_state.s2 Selector0~0 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.638 ns" { cur_state.s2 {} Selector0~0 {} temp_A {} } { 0.000ns 0.227ns 0.204ns } { 0.000ns 0.053ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 8 -1 0 } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk cur_state.s1 Selector3~1 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.659 ns" { clk {} clk~combout {} cur_state.s1 {} Selector3~1 {} temp_A {} } { 0.000ns 0.000ns 1.294ns 0.254ns 0.220ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk cur_state.s2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} cur_state.s2 {} } { 0.000ns 0.000ns 1.294ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { cur_state.s2 Selector0~0 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.638 ns" { cur_state.s2 {} Selector0~0 {} temp_A {} } { 0.000ns 0.227ns 0.204ns } { 0.000ns 0.053ns 0.154ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp_A C B2 3.160 ns register " "Info: tsu for register \"temp_A\" (data pin = \"C\", clock pin = \"B2\") is 3.160 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.186 ns + Longest pin register " "Info: + Longest pin to register delay is 5.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns C 1 PIN PIN_K21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K21; Fanout = 3; PIN Node = 'C'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.662 ns) + CELL(0.346 ns) 4.828 ns Selector0~0 2 COMB LCCOMB_X3_Y17_N6 1 " "Info: 2: + IC(3.662 ns) + CELL(0.346 ns) = 4.828 ns; Loc. = LCCOMB_X3_Y17_N6; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.008 ns" { C Selector0~0 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.154 ns) 5.186 ns temp_A 3 REG LCCOMB_X3_Y17_N24 1 " "Info: 3: + IC(0.204 ns) + CELL(0.154 ns) = 5.186 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Selector0~0 temp_A } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 25.45 % ) " "Info: Total cell delay = 1.320 ns ( 25.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.866 ns ( 74.55 % ) " "Info: Total interconnect delay = 3.866 ns ( 74.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { C Selector0~0 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.186 ns" { C {} C~combout {} Selector0~0 {} temp_A {} } { 0.000ns 0.000ns 3.662ns 0.204ns } { 0.000ns 0.820ns 0.346ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.557 ns + " "Info: + Micro setup delay of destination is 0.557 ns" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B2 destination 2.583 ns - Shortest register " "Info: - Shortest clock path from clock \"B2\" to destination register is 2.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns B2 1 CLK PIN_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N15; Fanout = 3; CLK Node = 'B2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.154 ns) 2.310 ns Selector3~1 2 COMB LCCOMB_X3_Y17_N10 1 " "Info: 2: + IC(1.376 ns) + CELL(0.154 ns) = 2.310 ns; Loc. = LCCOMB_X3_Y17_N10; Fanout = 1; COMB Node = 'Selector3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { B2 Selector3~1 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 2.583 ns temp_A 3 REG LCCOMB_X3_Y17_N24 1 " "Info: 3: + IC(0.220 ns) + CELL(0.053 ns) = 2.583 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Selector3~1 temp_A } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.987 ns ( 38.21 % ) " "Info: Total cell delay = 0.987 ns ( 38.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.596 ns ( 61.79 % ) " "Info: Total interconnect delay = 1.596 ns ( 61.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { B2 Selector3~1 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { B2 {} B2~combout {} Selector3~1 {} temp_A {} } { 0.000ns 0.000ns 1.376ns 0.220ns } { 0.000ns 0.780ns 0.154ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { C Selector0~0 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.186 ns" { C {} C~combout {} Selector0~0 {} temp_A {} } { 0.000ns 0.000ns 3.662ns 0.204ns } { 0.000ns 0.820ns 0.346ns 0.154ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { B2 Selector3~1 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.583 ns" { B2 {} B2~combout {} Selector3~1 {} temp_A {} } { 0.000ns 0.000ns 1.376ns 0.220ns } { 0.000ns 0.780ns 0.154ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk A A~reg0 6.504 ns register " "Info: tco from clock \"clk\" to destination pin \"A\" through register \"A~reg0\" is 6.504 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.465 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns A~reg0 3 REG LCFF_X3_Y17_N25 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X3_Y17_N25; Fanout = 1; REG Node = 'A~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clk~clkctrl A~reg0 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl A~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} A~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.945 ns + Longest register pin " "Info: + Longest register to pin delay is 3.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A~reg0 1 REG LCFF_X3_Y17_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y17_N25; Fanout = 1; REG Node = 'A~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A~reg0 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.801 ns) + CELL(2.144 ns) 3.945 ns A 2 PIN PIN_K2 0 " "Info: 2: + IC(1.801 ns) + CELL(2.144 ns) = 3.945 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'A'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.945 ns" { A~reg0 A } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 54.35 % ) " "Info: Total cell delay = 2.144 ns ( 54.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.801 ns ( 45.65 % ) " "Info: Total interconnect delay = 1.801 ns ( 45.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.945 ns" { A~reg0 A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.945 ns" { A~reg0 {} A {} } { 0.000ns 1.801ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clk clk~clkctrl A~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clk {} clk~combout {} clk~clkctrl {} A~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.945 ns" { A~reg0 A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.945 ns" { A~reg0 {} A {} } { 0.000ns 1.801ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp_A C clk -1.527 ns register " "Info: th for register \"temp_A\" (data pin = \"C\", clock pin = \"clk\") is -1.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.659 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.712 ns) 2.860 ns cur_state.s1 2 REG LCFF_X3_Y17_N1 3 " "Info: 2: + IC(1.294 ns) + CELL(0.712 ns) = 2.860 ns; Loc. = LCFF_X3_Y17_N1; Fanout = 3; REG Node = 'cur_state.s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { clk cur_state.s1 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.272 ns) 3.386 ns Selector3~1 3 COMB LCCOMB_X3_Y17_N10 1 " "Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 3.386 ns; Loc. = LCCOMB_X3_Y17_N10; Fanout = 1; COMB Node = 'Selector3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { cur_state.s1 Selector3~1 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 3.659 ns temp_A 4 REG LCCOMB_X3_Y17_N24 1 " "Info: 4: + IC(0.220 ns) + CELL(0.053 ns) = 3.659 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Selector3~1 temp_A } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.891 ns ( 51.68 % ) " "Info: Total cell delay = 1.891 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.768 ns ( 48.32 % ) " "Info: Total interconnect delay = 1.768 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk cur_state.s1 Selector3~1 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.659 ns" { clk {} clk~combout {} cur_state.s1 {} Selector3~1 {} temp_A {} } { 0.000ns 0.000ns 1.294ns 0.254ns 0.220ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.186 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns C 1 PIN PIN_K21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_K21; Fanout = 3; PIN Node = 'C'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.662 ns) + CELL(0.346 ns) 4.828 ns Selector0~0 2 COMB LCCOMB_X3_Y17_N6 1 " "Info: 2: + IC(3.662 ns) + CELL(0.346 ns) = 4.828 ns; Loc. = LCCOMB_X3_Y17_N6; Fanout = 1; COMB Node = 'Selector0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.008 ns" { C Selector0~0 } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.154 ns) 5.186 ns temp_A 3 REG LCCOMB_X3_Y17_N24 1 " "Info: 3: + IC(0.204 ns) + CELL(0.154 ns) = 5.186 ns; Loc. = LCCOMB_X3_Y17_N24; Fanout = 1; REG Node = 'temp_A'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { Selector0~0 temp_A } "NODE_NAME" } } { "slot_machine.vhd" "" { Text "C:/Users/abc89/OneDrive/ゅン/河揭/VHDL/HW3/slot_machine/slot_machine.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 25.45 % ) " "Info: Total cell delay = 1.320 ns ( 25.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.866 ns ( 74.55 % ) " "Info: Total interconnect delay = 3.866 ns ( 74.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { C Selector0~0 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.186 ns" { C {} C~combout {} Selector0~0 {} temp_A {} } { 0.000ns 0.000ns 3.662ns 0.204ns } { 0.000ns 0.820ns 0.346ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk cur_state.s1 Selector3~1 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.659 ns" { clk {} clk~combout {} cur_state.s1 {} Selector3~1 {} temp_A {} } { 0.000ns 0.000ns 1.294ns 0.254ns 0.220ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.186 ns" { C Selector0~0 temp_A } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.186 ns" { C {} C~combout {} Selector0~0 {} temp_A {} } { 0.000ns 0.000ns 3.662ns 0.204ns } { 0.000ns 0.820ns 0.346ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 16:22:05 2024 " "Info: Processing ended: Thu May 16 16:22:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
