Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu Oct 10 23:15:36 2024
| Host             : LAPTOP-C5LS8KIA running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.083        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.928        |
| Device Static (W)        | 0.154        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.0         |
| Junction Temperature (C) | 49.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.034 |        9 |       --- |             --- |
| Slice Logic              |     0.024 |     9266 |       --- |             --- |
|   LUT as Logic           |     0.022 |     3772 |     53200 |            7.09 |
|   CARRY4                 |     0.001 |      336 |     13300 |            2.53 |
|   Register               |    <0.001 |     3620 |    106400 |            3.40 |
|   LUT as Distributed RAM |    <0.001 |      142 |     17400 |            0.82 |
|   F7/F8 Muxes            |    <0.001 |       12 |     53200 |            0.02 |
|   Others                 |     0.000 |      541 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |     0.000 |        6 |     17400 |            0.03 |
| Signals                  |     0.030 |     7218 |       --- |             --- |
| Block RAM                |     0.058 |     15.5 |       140 |           11.07 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| DSPs                     |     0.005 |        5 |       220 |            2.27 |
| I/O                      |     0.135 |       25 |       125 |           20.00 |
| PS7                      |     1.534 |        1 |       --- |             --- |
| Static Power             |     0.154 |          |           |                 |
| Total                    |     2.082 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.172 |       0.153 |      0.019 |
| Vccaux    |       1.800 |     0.075 |       0.058 |      0.017 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.004 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.764 |       0.729 |      0.035 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.019 |       0.016 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                      | Constraint (ns) |
+------------------------+-------------------------------------------------------------+-----------------+
| cam_pclk               | cmos_pclk_i                                                 |            13.9 |
| clk_fpga_0             | u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             6.7 |
| clk_hdmiX5_clk_wiz_0_1 | hdmi_clk/inst/clk_hdmiX5_clk_wiz_0                          |             1.3 |
| clk_hdmi_clk_wiz_0_1   | hdmi_clk/inst/clk_hdmi_clk_wiz_0                            |             6.7 |
| clk_sensor_clk_wiz_0_1 | hdmi_clk/inst/clk_sensor_clk_wiz_0                          |            40.0 |
| clkfbout_clk_wiz_0_1   | hdmi_clk/inst/clkfbout_clk_wiz_0                            |            20.0 |
| sys_clk_50m            | i_clk_50m                                                   |            20.0 |
+------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top                      |     1.928 |
|   hdmi_clk               |     0.108 |
|     inst                 |     0.108 |
|   hdmi_out               |     0.144 |
|     encoder_b            |     0.001 |
|     encoder_g            |     0.001 |
|     encoder_r            |     0.001 |
|     serializer_b         |     0.001 |
|     serializer_clk       |     0.001 |
|     serializer_g         |     0.001 |
|     serializer_r         |     0.001 |
|   ikun_fdma_contrl       |     0.022 |
|     FDMA_READ.u_r_fifo   |     0.009 |
|       U0                 |     0.009 |
|     FDMA_WRITE.u_w_fifo  |     0.012 |
|       U0                 |     0.012 |
|   ikun_video_scale       |     0.100 |
|     u_resize_fifo        |     0.007 |
|       U0                 |     0.007 |
|     u_video_scale        |     0.092 |
|       ramRB              |     0.044 |
|   u_design_1             |     1.552 |
|     axi_interconnect_0   |     0.016 |
|       s00_couplers       |     0.016 |
|     processing_system7_0 |     1.535 |
|       inst               |     1.535 |
|   video_timing           |     0.001 |
+--------------------------+-----------+


