// Seed: 1244873632
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_1.id_15 = 0;
  logic id_3;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output wire id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5
    , id_19,
    input wire id_6,
    output tri0 id_7,
    output tri1 id_8,
    output tri0 id_9,
    output wire id_10,
    input supply1 id_11,
    input uwire id_12,
    input wand id_13,
    output tri0 id_14,
    output supply1 id_15,
    input uwire id_16,
    input tri id_17
    , id_20
);
  assign id_19 = id_6;
  or primCall (id_14, id_20, id_19, id_16, id_5, id_13, id_12, id_17, id_0, id_6);
  module_0 modCall_1 (
      id_20,
      id_20
  );
endmodule
