ncvlog: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncvlog	08.20-s015: Started on Apr 05, 2016 at 23:38:10 EDT
ncvlog
    -SV
    -linedebug
    -messages
    -incdir src
    src/exception_unit.v
    src/mips_mem.v
    src/regfile.v
    src/syscall_unit.v
    src/testbench.v
    src/mips_core.sv
    src/mips_decode.sv

file: src/exception_unit.v
	module worklib.exception_unit
		errors: 0, warnings: 0
file: src/mips_mem.v
	module worklib.mips_mem
		errors: 0, warnings: 0
file: src/regfile.v
	module worklib.regfile2_forward
		errors: 0, warnings: 0
	module worklib.btbsram
		errors: 0, warnings: 0
file: src/syscall_unit.v
	module worklib.syscall_unit
		errors: 0, warnings: 0
file: src/testbench.v
	module worklib.testbench
		errors: 0, warnings: 0
	module worklib.clock
		errors: 0, warnings: 0
file: src/mips_core.sv
   assign instruc_1.inst = inst_1;
                                |
ncvlog: *E,UNDIDN (src/mips_core.sv,190|32): 'inst_1': undeclared identifier [12.5(IEEE)].
   assign instruc_2.inst = inst_2;
                                |
ncvlog: *E,UNDIDN (src/mips_core.sv,191|32): 'inst_2': undeclared identifier [12.5(IEEE)].
   clk, inst_excpt, mem_excpt, inst_1, inst_2, mem_data_out, rst_b
                                    |
ncvlog: *E,UNDIDN (src/mips_core.sv,163|36): 'inst_1': undeclared identifier [12.5(IEEE)].
   clk, inst_excpt, mem_excpt, inst_1, inst_2, mem_data_out, rst_b
                                            |
ncvlog: *E,UNDIDN (src/mips_core.sv,163|44): 'inst_2': undeclared identifier [12.5(IEEE)].
   input  [31:0] inst, inst1, mem_data_out;
                    |
ncvlog: *E,NOPORT (src/mips_core.sv,172|20): input/output/inout 'inst' not declared in port list [12.3.2(IEEE)].
   input  [31:0] inst, inst1, mem_data_out;
                           |
ncvlog: *E,NOPORT (src/mips_core.sv,172|27): input/output/inout 'inst1' not declared in port list [12.3.2(IEEE)].
	module worklib.mips_core
		errors: 6, warnings: 0
	module worklib.mips_ALU
		errors: 0, warnings: 0
	module worklib.register
		errors: 0, warnings: 0
	module worklib.register2Input
		errors: 0, warnings: 0
	module worklib.cntlRegister
		errors: 0, warnings: 0
	module worklib.forwardData
		errors: 0, warnings: 0
	module worklib.stallDetector
		errors: 0, warnings: 0
	module worklib.countdownReg
		errors: 0, warnings: 0
	module worklib.adder
		errors: 0, warnings: 0
	module worklib.add_const
		errors: 0, warnings: 0
	module worklib.mux2to1
		errors: 0, warnings: 0
	module worklib.mux4to1
		errors: 0, warnings: 0
	module worklib.pcSelector
		errors: 0, warnings: 0
	module worklib.concat
		errors: 0, warnings: 0
          load_data = {dcd_imm, 16'b0};
                             |
ncvlog: *E,UNDIDN (src/mips_core.sv,1409|29): 'dcd_imm': undeclared identifier [12.5(IEEE)].
	module worklib.loader
		errors: 1, warnings: 0
      input logic [1:0] store_sel_1, store_sel_1,
                                               |
ncvlog: *E,DUPIDN (src/mips_core.sv,1440|47): identifier 'store_sel_1' previously declared [12.5(IEEE)].
      if (mem_write_en_1 != 4'd0) begin
                       |
ncvlog: *E,UNDIDN (src/mips_core.sv,1449|23): 'mem_write_en_1': undeclared identifier [12.5(IEEE)].
      else if (mem_write_en_2 != 4'd0) begin
                            |
ncvlog: *E,UNDIDN (src/mips_core.sv,1455|28): 'mem_write_en_2': undeclared identifier [12.5(IEEE)].
        store_sel = store_sel_2;
                              |
ncvlog: *E,UNDIDN (src/mips_core.sv,1458|30): 'store_sel_2': undeclared identifier [12.5(IEEE)].
      input logic [1:0] store_sel_1, store_sel_1,
                                               |
ncvlog: *E,NOPORT (src/mips_core.sv,1440|47): input/output/inout 'store_sel_1' not declared in port list [12.3.2(IEEE)].
	module worklib.storer
		errors: 5, warnings: 0
file: src/mips_decode.sv
	module worklib.mips_decode
		errors: 0, warnings: 0
TOOL:	ncvlog	08.20-s015: Exiting on Apr 05, 2016 at 23:38:10 EDT  (total: 00:00:00)
