Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3f60c093a43a437686766cbbfc6d61f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_metronome_behav xil_defaultlib.tb_metronome xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'sw' [Z:/My_Documents/ECE/ECE2029_Final/ECE2029_Final.srcs/sim_1/new/tb_metronome.v:33]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'sw' [Z:/My_Documents/ECE/ECE2029_Final/ECE2029_Final.srcs/sources_1/new/Metronome.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'C' [Z:/My_Documents/ECE/Lab4/Lab4.srcs/sources_1/new/bcd_disp.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slowclock
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_to_bcd
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder_2to4
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.bcd_disp
Compiling module xil_defaultlib.Metronome
Compiling module xil_defaultlib.tb_metronome
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_metronome_behav
