

================================================================
== Vitis HLS Report for 'runBench'
================================================================
* Date:           Mon Jan  9 22:05:44 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        ddrBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|        ?|  20.000 ns|         ?|    2|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_runBench_Pipeline_dataWrite1_fu_116  |runBench_Pipeline_dataWrite1  |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
        |grp_runBench_Pipeline_dataWrite_fu_124   |runBench_Pipeline_dataWrite   |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    278|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     130|    208|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    474|    -|
|Register         |        -|    -|     723|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     853|    960|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |grp_runBench_Pipeline_dataWrite_fu_124   |runBench_Pipeline_dataWrite   |        0|   0|  65|  104|    0|
    |grp_runBench_Pipeline_dataWrite1_fu_116  |runBench_Pipeline_dataWrite1  |        0|   0|  65|  104|    0|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |Total                                    |                              |        0|   0| 130|  208|    0|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln1069_fu_153_p2                 |         +|   0|  0|   71|          64|           7|
    |ap_block_state19                     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op64_writeresp_state18  |       and|   0|  0|    2|           1|           1|
    |grp_fu_132_p2                        |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln1069_fu_179_p2                |      icmp|   0|  0|  179|         512|           1|
    |ap_block_state1                      |        or|   0|  0|    2|           1|           1|
    |ap_block_state18                     |        or|   0|  0|    2|           1|           1|
    |ap_block_state27                     |        or|   0|  0|    2|           1|           1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                |          |   0|  0|  278|         613|          14|
    +-------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  125|         28|    1|         28|
    |ap_done              |    9|          2|    1|          2|
    |counterCmd1_blk_n    |    9|          2|    1|          2|
    |gmem_blk_n_AR        |    9|          2|    1|          2|
    |gmem_blk_n_AW        |    9|          2|    1|          2|
    |gmem_blk_n_B         |    9|          2|    1|          2|
    |gmem_blk_n_R         |    9|          2|    1|          2|
    |m_axi_gmem_AWADDR    |   25|          5|   64|        320|
    |m_axi_gmem_AWBURST   |   14|          3|    2|          6|
    |m_axi_gmem_AWCACHE   |   14|          3|    4|         12|
    |m_axi_gmem_AWID      |   14|          3|    1|          3|
    |m_axi_gmem_AWLEN     |   20|          4|   32|        128|
    |m_axi_gmem_AWLOCK    |   14|          3|    2|          6|
    |m_axi_gmem_AWPROT    |   14|          3|    3|          9|
    |m_axi_gmem_AWQOS     |   14|          3|    4|         12|
    |m_axi_gmem_AWREGION  |   14|          3|    4|         12|
    |m_axi_gmem_AWSIZE    |   14|          3|    3|          9|
    |m_axi_gmem_AWUSER    |   14|          3|    1|          3|
    |m_axi_gmem_AWVALID   |   20|          4|    1|          4|
    |m_axi_gmem_BREADY    |   20|          4|    1|          4|
    |m_axi_gmem_WDATA     |   14|          3|  512|       1536|
    |m_axi_gmem_WID       |   14|          3|    1|          3|
    |m_axi_gmem_WLAST     |   14|          3|    1|          3|
    |m_axi_gmem_WSTRB     |   14|          3|   64|        192|
    |m_axi_gmem_WUSER     |   14|          3|    1|          3|
    |m_axi_gmem_WVALID    |   14|          3|    1|          3|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  474|        102|  709|       2308|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+-----+----+-----+-----------+
    |                         Name                         |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                             |   27|   0|   27|          0|
    |ap_done_reg                                           |    1|   0|    1|          0|
    |gmem_addr_read_reg_246                                |  512|   0|  512|          0|
    |grp_runBench_Pipeline_dataWrite1_fu_116_ap_start_reg  |    1|   0|    1|          0|
    |grp_runBench_Pipeline_dataWrite_fu_124_ap_start_reg   |    1|   0|    1|          0|
    |icmp_ln1069_reg_251                                   |    1|   0|    1|          0|
    |icmp_ln30_1_reg_255                                   |    1|   0|    1|          0|
    |icmp_ln30_reg_236                                     |    1|   0|    1|          0|
    |reg_147                                               |   58|   0|   58|          0|
    |trunc_ln30_2_reg_259                                  |   31|   0|   31|          0|
    |trunc_ln30_reg_274                                    |   31|   0|   31|          0|
    |trunc_ln_reg_231                                      |   58|   0|   58|          0|
    +------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                 |  723|   0|  723|          0|
    +------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|      runBench|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|      runBench|  return value|
|m_axi_gmem_AWVALID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR           |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID             |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN            |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST          |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK           |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE          |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS            |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA            |  out|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB            |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID              |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER            |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR           |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID             |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN            |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST          |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK           |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE          |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT           |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS            |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA            |   in|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST            |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID              |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM         |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER            |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP            |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP            |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID              |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER            |   in|    1|       m_axi|          gmem|       pointer|
|mem                         |   in|   64|     ap_none|           mem|        scalar|
|counterCmd1_din             |  out|   64|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_num_data_valid  |   in|    2|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_fifo_cap        |   in|    2|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_full_n          |   in|    1|     ap_fifo|   counterCmd1|       pointer|
|counterCmd1_write           |  out|    1|     ap_fifo|   counterCmd1|       pointer|
|dataNum                     |   in|   32|     ap_none|       dataNum|        scalar|
|rw                          |   in|    1|     ap_none|            rw|        scalar|
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 20 27 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 18 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %counterCmd1, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16384, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rw_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rw" [ddrBench/src/ddrbenchmark.cpp:42]   --->   Operation 30 'read' 'rw_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dataNum_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataNum" [ddrBench/src/ddrbenchmark.cpp:42]   --->   Operation 31 'read' 'dataNum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mem" [ddrBench/src/ddrbenchmark.cpp:42]   --->   Operation 32 'read' 'mem_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %rw_read, void %if.then4, void %if.then" [ddrBench/src/ddrbenchmark.cpp:44]   --->   Operation 33 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.52ns)   --->   "%add_ln1069 = add i64 %mem_read, i64 64"   --->   Operation 34 'add' 'add_ln1069' <Predicate = (!rw_read)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln1069, i32 6, i32 63"   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (!rw_read)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'write' 'write_ln174' <Predicate = (rw_read)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp_sgt  i32 %dataNum_read, i32 0" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 37 'icmp' 'icmp_ln30' <Predicate = (rw_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %_Z9writeDataP7ap_uintILi512EEi.exit, void %for.body.lr.ph.i" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 38 'br' 'br_ln30' <Predicate = (rw_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1069 = sext i58 %trunc_ln"   --->   Operation 39 'sext' 'sext_ln1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln1069"   --->   Operation 40 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 1"   --->   Operation 41 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 42 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 1"   --->   Operation 42 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 43 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 1"   --->   Operation 43 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 44 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 1"   --->   Operation 44 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 45 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 1"   --->   Operation 45 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 46 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 1"   --->   Operation 46 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 47 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 1"   --->   Operation 47 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 48 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i64 %gmem_addr"   --->   Operation 48 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.90>
ST_10 : Operation 49 [1/1] (3.90ns)   --->   "%icmp_ln1069 = icmp_eq  i512 %gmem_addr_read, i512 1"   --->   Operation 49 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 3.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln1069, void %if.then5, void %if.end" [ddrBench/src/ddrbenchmark.cpp:49]   --->   Operation 50 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln30_1 = icmp_sgt  i32 %dataNum_read, i32 0" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 51 'icmp' 'icmp_ln30_1' <Predicate = (!icmp_ln1069)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_1, void %_Z9writeDataP7ap_uintILi512EEi.exit15, void %for.body.lr.ph.i6" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 52 'br' 'br_ln30' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %mem_read, i32 6, i32 63" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 53 'partselect' 'trunc_ln30_1' <Predicate = (!icmp_ln1069 & icmp_ln30_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = trunc i32 %dataNum_read" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 54 'trunc' 'trunc_ln30_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i58 %trunc_ln30_1" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 55 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i512 %gmem, i64 %sext_ln30_1" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 56 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i64 %gmem_addr_2, i32 %dataNum_read" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 57 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.05>
ST_12 : Operation 58 [2/2] (4.05ns)   --->   "%call_ln30 = call void @runBench_Pipeline_dataWrite1, i512 %gmem, i58 %trunc_ln30_1, i31 %trunc_ln30_2" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 58 'call' 'call_ln30' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln30 = call void @runBench_Pipeline_dataWrite1, i512 %gmem, i58 %trunc_ln30_1, i31 %trunc_ln30_2" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 59 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 60 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_addr_2" [ddrBench/src/ddrbenchmark.cpp:52]   --->   Operation 60 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 61 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_addr_2" [ddrBench/src/ddrbenchmark.cpp:52]   --->   Operation 61 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 62 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_addr_2" [ddrBench/src/ddrbenchmark.cpp:52]   --->   Operation 62 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 63 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_addr_2" [ddrBench/src/ddrbenchmark.cpp:52]   --->   Operation 63 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 64 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_addr_2" [ddrBench/src/ddrbenchmark.cpp:52]   --->   Operation 64 'writeresp' 'empty_26' <Predicate = (!icmp_ln1069 & icmp_ln30_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln52 = br void %_Z9writeDataP7ap_uintILi512EEi.exit15" [ddrBench/src/ddrbenchmark.cpp:52]   --->   Operation 65 'br' 'br_ln52' <Predicate = (!icmp_ln1069 & icmp_ln30_1)> <Delay = 0.00>
ST_18 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.end" [ddrBench/src/ddrbenchmark.cpp:52]   --->   Operation 66 'br' 'br_ln52' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_18 : Operation 67 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 19 <SV = 18> <Delay = 3.63>
ST_19 : Operation 68 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'write' 'write_ln174' <Predicate = (!rw_read)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end9"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!rw_read)> <Delay = 0.00>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [ddrBench/src/ddrbenchmark.cpp:57]   --->   Operation 70 'ret' 'ret_ln57' <Predicate = true> <Delay = 0.00>

State 20 <SV = 1> <Delay = 7.30>
ST_20 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %mem_read, i32 6, i32 63" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 71 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i58 %trunc_ln1" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 72 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 73 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512 %gmem, i64 %sext_ln30" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 73 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 74 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i64 %gmem_addr_1, i32 %dataNum_read" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 74 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 2> <Delay = 4.05>
ST_21 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %dataNum_read" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 75 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 76 [2/2] (4.05ns)   --->   "%call_ln30 = call void @runBench_Pipeline_dataWrite, i512 %gmem, i58 %trunc_ln1, i31 %trunc_ln30" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 76 'call' 'call_ln30' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 3> <Delay = 0.00>
ST_22 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln30 = call void @runBench_Pipeline_dataWrite, i512 %gmem, i58 %trunc_ln1, i31 %trunc_ln30" [ddrBench/src/ddrbenchmark.cpp:30]   --->   Operation 77 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 4> <Delay = 7.30>
ST_23 : Operation 78 [5/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_addr_1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 5> <Delay = 7.30>
ST_24 : Operation 79 [4/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_addr_1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 6> <Delay = 7.30>
ST_25 : Operation 80 [3/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_addr_1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 7> <Delay = 7.30>
ST_26 : Operation 81 [2/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_addr_1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 8> <Delay = 7.30>
ST_27 : Operation 82 [1/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i64 %gmem_addr_1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'writeresp' 'empty_24' <Predicate = (icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln174 = br void %_Z9writeDataP7ap_uintILi512EEi.exit" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'br' 'br_ln174' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_27 : Operation 84 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %counterCmd1, i64 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_27 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln48 = br void %if.end9" [ddrBench/src/ddrbenchmark.cpp:48]   --->   Operation 85 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counterCmd1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataNum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rw]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 0000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000]
rw_read           (read         ) [ 0111111111111111111111111111]
dataNum_read      (read         ) [ 0011111111110000000011000000]
mem_read          (read         ) [ 0011111111100000000010000000]
br_ln44           (br           ) [ 0000000000000000000000000000]
add_ln1069        (add          ) [ 0000000000000000000000000000]
trunc_ln          (partselect   ) [ 0010000000000000000000000000]
write_ln174       (write        ) [ 0000000000000000000000000000]
icmp_ln30         (icmp         ) [ 0100000000000000000011111111]
br_ln30           (br           ) [ 0000000000000000000000000000]
sext_ln1069       (sext         ) [ 0000000000000000000000000000]
gmem_addr         (getelementptr) [ 0001111111000000000000000000]
gmem_load_req     (readreq      ) [ 0000000000000000000000000000]
gmem_addr_read    (read         ) [ 0000000000100000000000000000]
icmp_ln1069       (icmp         ) [ 0000000000111111111000000000]
br_ln49           (br           ) [ 0000000000000000000000000000]
icmp_ln30_1       (icmp         ) [ 0000000000111111111000000000]
br_ln30           (br           ) [ 0000000000000000000000000000]
trunc_ln30_1      (partselect   ) [ 0000000000011100000000000000]
trunc_ln30_2      (trunc        ) [ 0000000000001100000000000000]
sext_ln30_1       (sext         ) [ 0000000000000000000000000000]
gmem_addr_2       (getelementptr) [ 0000000000001111111000000000]
empty_25          (writereq     ) [ 0000000000000000000000000000]
call_ln30         (call         ) [ 0000000000000000000000000000]
empty_26          (writeresp    ) [ 0000000000000000000000000000]
br_ln52           (br           ) [ 0000000000000000000000000000]
br_ln52           (br           ) [ 0000000000000000000000000000]
write_ln174       (write        ) [ 0000000000000000000000000000]
write_ln174       (write        ) [ 0000000000000000000000000000]
br_ln0            (br           ) [ 0000000000000000000000000000]
ret_ln57          (ret          ) [ 0000000000000000000000000000]
trunc_ln1         (partselect   ) [ 0000000000000000000001100000]
sext_ln30         (sext         ) [ 0000000000000000000000000000]
gmem_addr_1       (getelementptr) [ 0000000000000000000001111111]
empty             (writereq     ) [ 0000000000000000000000000000]
trunc_ln30        (trunc        ) [ 0000000000000000000000100000]
call_ln30         (call         ) [ 0000000000000000000000000000]
empty_24          (writeresp    ) [ 0000000000000000000000000000]
br_ln174          (br           ) [ 0000000000000000000000000000]
write_ln174       (write        ) [ 0000000000000000000000000000]
br_ln48           (br           ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="counterCmd1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counterCmd1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataNum">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataNum"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rw">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rw"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runBench_Pipeline_dataWrite1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runBench_Pipeline_dataWrite"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="rw_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rw_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="dataNum_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dataNum_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mem_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/1 write_ln174/18 write_ln174/19 write_ln174/27 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_readreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="gmem_addr_read_read_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="512" slack="0"/>
<pin id="99" dir="0" index="1" bw="512" slack="7"/>
<pin id="100" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_writeresp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="512" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="10"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/11 empty_26/14 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_writeresp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="512" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="1"/>
<pin id="113" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/20 empty_24/23 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_runBench_Pipeline_dataWrite1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="0"/>
<pin id="119" dir="0" index="2" bw="58" slack="2"/>
<pin id="120" dir="0" index="3" bw="31" slack="1"/>
<pin id="121" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_runBench_Pipeline_dataWrite_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="0" index="2" bw="58" slack="1"/>
<pin id="128" dir="0" index="3" bw="31" slack="0"/>
<pin id="129" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/21 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 icmp_ln30_1/10 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="58" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="1"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="7" slack="0"/>
<pin id="143" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_1/10 trunc_ln1/20 "/>
</bind>
</comp>

<comp id="147" class="1005" name="reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="58" slack="1"/>
<pin id="149" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30_1 trunc_ln1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln1069_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="58" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="0" index="3" bw="7" slack="0"/>
<pin id="164" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln1069_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="58" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1069/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="gmem_addr_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln1069_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="512" slack="1"/>
<pin id="181" dir="0" index="1" bw="512" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln30_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="10"/>
<pin id="186" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30_2/11 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln30_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="58" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/11 "/>
</bind>
</comp>

<comp id="191" class="1004" name="gmem_addr_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/11 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln30_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="58" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/20 "/>
</bind>
</comp>

<comp id="202" class="1004" name="gmem_addr_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/20 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln30_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2"/>
<pin id="211" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/21 "/>
</bind>
</comp>

<comp id="213" class="1005" name="rw_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="18"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rw_read "/>
</bind>
</comp>

<comp id="217" class="1005" name="dataNum_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dataNum_read "/>
</bind>
</comp>

<comp id="226" class="1005" name="mem_read_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mem_read "/>
</bind>
</comp>

<comp id="231" class="1005" name="trunc_ln_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="58" slack="1"/>
<pin id="233" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln30_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="8"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="240" class="1005" name="gmem_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="512" slack="1"/>
<pin id="242" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="gmem_addr_read_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="512" slack="1"/>
<pin id="248" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="251" class="1005" name="icmp_ln1069_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="8"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1069 "/>
</bind>
</comp>

<comp id="255" class="1005" name="icmp_ln30_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="8"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30_1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="trunc_ln30_2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="31" slack="1"/>
<pin id="261" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30_2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="gmem_addr_2_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="512" slack="3"/>
<pin id="266" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="gmem_addr_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="512" slack="3"/>
<pin id="271" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="trunc_ln30_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="31" slack="1"/>
<pin id="276" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="50" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="56" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="60" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="122"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="130"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="70" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="150"><net_src comp="138" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="157"><net_src comp="76" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="153" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="169" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="172" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="147" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="201"><net_src comp="138" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="124" pin=3"/></net>

<net id="216"><net_src comp="64" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="70" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="229"><net_src comp="76" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="234"><net_src comp="159" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="239"><net_src comp="132" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="172" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="249"><net_src comp="97" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="254"><net_src comp="179" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="132" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="184" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="267"><net_src comp="191" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="272"><net_src comp="202" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="277"><net_src comp="209" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="124" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {11 12 13 14 15 16 17 18 20 21 22 23 24 25 26 27 }
	Port: counterCmd1 | {1 18 19 27 }
 - Input state : 
	Port: runBench : gmem | {2 3 4 5 6 7 8 9 }
	Port: runBench : mem | {1 }
	Port: runBench : dataNum | {1 }
	Port: runBench : rw | {1 }
  - Chain level:
	State 1
		trunc_ln : 1
		br_ln30 : 1
	State 2
		gmem_addr : 1
		gmem_load_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		br_ln49 : 1
		br_ln30 : 1
	State 11
		gmem_addr_2 : 1
		empty_25 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		sext_ln30 : 1
		gmem_addr_1 : 2
		empty : 3
	State 21
		call_ln30 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   call   | grp_runBench_Pipeline_dataWrite1_fu_116 |   574   |    55   |
|          |  grp_runBench_Pipeline_dataWrite_fu_124 |   574   |    55   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |                grp_fu_132               |    0    |    18   |
|          |            icmp_ln1069_fu_179           |    0    |   179   |
|----------|-----------------------------------------|---------|---------|
|    add   |            add_ln1069_fu_153            |    0    |    71   |
|----------|-----------------------------------------|---------|---------|
|          |            rw_read_read_fu_64           |    0    |    0    |
|   read   |         dataNum_read_read_fu_70         |    0    |    0    |
|          |           mem_read_read_fu_76           |    0    |    0    |
|          |        gmem_addr_read_read_fu_97        |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   write  |             grp_write_fu_82             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|  readreq |            grp_readreq_fu_90            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
| writeresp|           grp_writeresp_fu_102          |    0    |    0    |
|          |           grp_writeresp_fu_109          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|partselect|                grp_fu_138               |    0    |    0    |
|          |             trunc_ln_fu_159             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |            sext_ln1069_fu_169           |    0    |    0    |
|   sext   |            sext_ln30_1_fu_187           |    0    |    0    |
|          |             sext_ln30_fu_198            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |           trunc_ln30_2_fu_184           |    0    |    0    |
|          |            trunc_ln30_fu_209            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |   1148  |   378   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| dataNum_read_reg_217 |   32   |
|  gmem_addr_1_reg_269 |   512  |
|  gmem_addr_2_reg_264 |   512  |
|gmem_addr_read_reg_246|   512  |
|   gmem_addr_reg_240  |   512  |
|  icmp_ln1069_reg_251 |    1   |
|  icmp_ln30_1_reg_255 |    1   |
|   icmp_ln30_reg_236  |    1   |
|   mem_read_reg_226   |   64   |
|        reg_147       |   58   |
|    rw_read_reg_213   |    1   |
| trunc_ln30_2_reg_259 |   31   |
|  trunc_ln30_reg_274  |   31   |
|   trunc_ln_reg_231   |   58   |
+----------------------+--------+
|         Total        |  2326  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|            grp_readreq_fu_90           |  p1  |   2  |  512 |  1024  ||    9    |
|          grp_writeresp_fu_102          |  p0  |   2  |   1  |    2   |
|          grp_writeresp_fu_102          |  p1  |   2  |  512 |  1024  ||    9    |
|          grp_writeresp_fu_109          |  p0  |   2  |   1  |    2   |
|          grp_writeresp_fu_109          |  p1  |   2  |  512 |  1024  ||    9    |
| grp_runBench_Pipeline_dataWrite_fu_124 |  p3  |   2  |  31  |   62   ||    9    |
|               grp_fu_132               |  p0  |   2  |  32  |   64   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |  3202  ||  11.116 ||    45   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1148  |   378  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    -   |   45   |
|  Register |    -   |  2326  |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |  3474  |   423  |
+-----------+--------+--------+--------+
