// Seed: 243478020
module module_0;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge id_2++) id_1 + id_2)
  else $display(1, 1);
  assign id_1 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[""] = id_2;
  nor primCall (id_1, id_2, id_3, id_4, id_5);
  module_0 modCall_1 ();
endmodule
module module_2 ();
  initial $display(1, 1, id_1, 1 + 1, 1 == id_1);
  reg  id_5;
  wire id_6;
  always @(*) begin : LABEL_0
    assign id_6 = id_2;
    id_5 = 'b0;
  end
  reg  id_7;
  wand id_8;
  assign module_0.id_1 = 0;
  wire id_9;
  wire id_10;
  initial begin : LABEL_0
    id_5 <= id_4;
  end
  assign id_7 = 1;
  supply0 id_11;
  wire id_12;
  assign id_4 = id_7;
  assign id_8 = 1 == 1;
  wire id_13;
endmodule
