$date
	Tue Nov 15 11:35:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PCLogic $end
$var wire 4 ! Rd [3:0] $end
$upscope $end
$scope module PCLogic $end
$var wire 1 " Branch $end
$upscope $end
$scope module PCLogic $end
$var wire 1 # RegW $end
$upscope $end
$scope module PCLogic $end
$var wire 1 $ PCS $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
z#
z"
bz !
$end
#1
