INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/new/cpu_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_debug
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sources_1/imports/vivado/lab10/lab10.srcs/sources_1/imports/lab10/idecode32-1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecode32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jerry/OneDrive/ProjectsFolder/cs202/vivado/final sim all pass dup/final_lab.srcs/sim_1/new/minisys_sim_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys_sim_debug
