$date
	Mon Feb 10 17:50:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fetch_tb $end
$scope module fetch_tb $end
$var wire 64 ! PC_i [63:0] $end
$var wire 4 " icode_o [3:0] $end
$var wire 1 # instr_valid $end
$var wire 1 $ need_regids $end
$var wire 1 % need_valC $end
$var wire 64 & valP_o [63:0] $end
$var wire 64 ' valC_o [63:0] $end
$var wire 3 ( stat_o [2:0] $end
$var wire 4 ) rB_o [3:0] $end
$var wire 4 * rA_o [3:0] $end
$var wire 64 + predPC_o [63:0] $end
$var wire 80 , instr [79:0] $end
$var wire 1 - imem_error $end
$var wire 4 . ifun_o [3:0] $end
$scope module instr_mem $end
$var wire 64 / raddr_i [63:0] $end
$var wire 81 0 rdata_o [80:0] $end
$var wire 1 - imem_error_o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010001101000101011001111000100110101011110011011110111100001111000100110000 0
b0 /
b0 .
0-
b10010001101000101011001111000100110101011110011011110111100001111000100110000 ,
b1010 +
b1111 *
b1 )
bx0 (
b1001000110100010101100111100010011010101111001101111011110000 '
b1010 &
1%
1$
z#
b11 "
b0 !
$end
#5000
b10000 '
b1 *
b10 )
b100 "
b100000001001001000000 ,
b10100 +
b100000001001001000000 0
b10100 &
b1010 !
b1010 /
#15000
b100000 '
b10 *
b101 )
b101 "
b1000000010010101010000 ,
b11110 +
b1000000010010101010000 0
b11110 &
b10100 !
b10100 /
#25000
0%
b0 '
b11 *
b110 "
b110000011100000011010101100000100111111011000010001111101000000011010101100000 ,
b100000 +
b110000011100000011010101100000100111111011000010001111101000000011010101100000 0
b100000 &
b11110 !
b11110 /
#35000
b1000 *
b1111 )
b1010 "
b11000001110000001101010110000010011111101100001000111110100000 ,
b100010 +
b11000001110000001101010110000010011111101100001000111110100000 0
b100010 &
b100000 !
b100000 /
#45000
b1001 *
b1011 "
b1100000111000000110101011000001001111110110000 ,
b100100 +
b1100000111000000110101011000001001111110110000 0
b100100 &
b100010 !
b100010 /
#50000
