// Seed: 2389768728
`resetall
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    input id_8
);
  type_15(
      (id_8), 1'b0
  );
  logic id_9;
  type_17(
      id_6, 1, id_3, id_4
  );
  logic id_10;
  assign id_10 = 1 - 1;
endmodule
