{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1603730706353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603730706366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603730706366 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "msx_UAReloaded EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"msx_UAReloaded\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603730706477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603730706532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603730706532 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 3 7 0 0 " "Implementing clock multiplication of 3, clock division of 7, and phase shift of 0 degrees (0 ps) for pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603730706589 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 12 7 0 0 " "Implementing clock multiplication of 12, clock division of 7, and phase shift of 0 degrees (0 ps) for pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603730706589 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] 12 7 -90 -2917 " "Implementing clock multiplication of 12, clock division of 7, and phase shift of -90 degrees (-2917 ps) for pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603730706589 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] 4 25 0 0 " "Implementing clock multiplication of 4, clock division of 25, and phase shift of 0 degrees (0 ps) for pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603730706589 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603730706589 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1603730706589 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1603730706899 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603730706908 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603730707249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603730707249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603730707249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603730707249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603730707249 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603730707249 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 28482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603730707277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 28484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603730707277 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603730707277 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603730707277 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603730707277 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603730707284 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1603730708514 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 97 " "No exact pin location assignment(s) for 2 pins of 97 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1603730709431 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1603730710924 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "msx_UAReloaded.sdc " "Synopsys Design Constraints File file not found: 'msx_UAReloaded.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1603730710942 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1603730710942 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1603730710998 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux0~1  from: datac  to: combout " "Cell: the_msx\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603730711067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|Mux1~1  from: datac  to: combout " "Cell: the_msx\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603730711067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603730711067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[1\]~10  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603730711067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[2\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603730711067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[3\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603730711067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[4\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603730711067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[5\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603730711067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[6\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603730711067 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datac  to: combout " "Cell: the_msx\|pio\|porta_r\[7\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603730711067 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1603730711067 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1603730711180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1603730711184 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1603730711188 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1603730711188 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  clock_50M_i " "  20.000  clock_50M_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clocks:clks\|clock_3m_s " "   1.000 clocks:clks\|clock_3m_s" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " "   1.000 jt51_wrapper:jt51\|jt51:jt51_inst\|p1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 keyboard:keyb\|extra_keys_s\[7\] " "   1.000 keyboard:keyb\|extra_keys_s\[7\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  keys_n_i\[0\] " "   1.000  keys_n_i\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  keys_n_i\[1\] " "   1.000  keys_n_i\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\] " "   1.000 msx:the_msx\|T80a:cpu\|T80:u0\|A\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  46.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  11.666 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 125.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  40.000 pll_1\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603730711188 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1603730711188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712429 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712429 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712429 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712429 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712430 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jt51_wrapper:jt51\|jt51:jt51_inst\|p1  " "Automatically promoted node jt51_wrapper:jt51\|jt51:jt51_inst\|p1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jt51_wrapper:jt51\|jt51:jt51_inst\|p1~0 " "Destination node jt51_wrapper:jt51\|jt51:jt51_inst\|p1~0" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 20945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603730712430 ""}  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:clks\|clock_3m_s  " "Automatically promoted node clocks:clks\|clock_3m_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyb\|extra_keys_s\[6\] " "Destination node keyboard:keyb\|extra_keys_s\[6\]" {  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyb\|por_o " "Destination node keyboard:keyb\|por_o" {  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyb\|extra_keys_s\[5\] " "Destination node keyboard:keyb\|extra_keys_s\[5\]" {  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|Mux0~0 " "Destination node clocks:clks\|Mux0~0" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 10223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|clock_3m_s~0 " "Destination node clocks:clks\|clock_3m_s~0" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 11027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:clks\|clock_out1_s " "Destination node clocks:clks\|clock_out1_s" {  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603730712430 ""}  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:clks\|Mux0  " "Automatically promoted node clocks:clks\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|req_inhibit_s " "Destination node msx:the_msx\|T80a:cpu\|req_inhibit_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 111 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|iorq_n_s " "Destination node msx:the_msx\|T80a:cpu\|iorq_n_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 114 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|rd_s " "Destination node msx:the_msx\|T80a:cpu\|rd_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|wr_n_s " "Destination node msx:the_msx\|T80a:cpu\|wr_n_s" {  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 200 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|M1_n " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|M1_n" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[0\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[0\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[1\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[1\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[3\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[3\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[4\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[4\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|T80a:cpu\|T80:u0\|A\[5\] " "Destination node msx:the_msx\|T80a:cpu\|T80:u0\|A\[5\]" {  } { { "../../src/cpu/t80.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd" 358 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1603730712431 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603730712431 ""}  } { { "../../src/clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|env_reset " "Destination node msx:the_msx\|YM2149:psg\|env_reset" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|env_vol\[1\]~7 " "Destination node msx:the_msx\|YM2149:psg\|env_vol\[1\]~7" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 398 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 14775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|env_inc~6 " "Destination node msx:the_msx\|YM2149:psg\|env_inc~6" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 115 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 20567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712432 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603730712432 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 7260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "midiIntf:midi\|port1_w_s  " "Automatically promoted node midiIntf:midi\|port1_w_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712432 ""}  } { { "../../src/peripheral/midiIntf.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/midiIntf.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|exp_slot:exp1\|exp_wr_s~0  " "Automatically promoted node msx:the_msx\|exp_slot:exp1\|exp_wr_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712432 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|exp_slot:exp3\|exp_wr_s~0  " "Automatically promoted node msx:the_msx\|exp_slot:exp3\|exp_wr_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712432 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|PIO:pio\|wr_cs_s  " "Automatically promoted node msx:the_msx\|PIO:pio\|wr_cs_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[0\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[0\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[1\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[1\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[2\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[2\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[3\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[3\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[4\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[4\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[5\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[5\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[6\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[6\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|PIO:pio\|porta_r\[7\]~_emulated " "Destination node msx:the_msx\|PIO:pio\|porta_r\[7\]~_emulated" {  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712432 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603730712432 ""}  } { { "../../src/peripheral/pio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[4\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[4\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[5\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[5\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[6\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[6\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|YM2149:psg\|reg_addr_q\[7\] " "Destination node msx:the_msx\|YM2149:psg\|reg_addr_q\[7\]" {  } { { "../../src/audio/YM2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603730712433 ""}  } { { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 7261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:keyb\|extra_keys_s\[7\]  " "Automatically promoted node keyboard:keyb\|extra_keys_s\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyb\|extra_keys_s\[7\]~4 " "Destination node keyboard:keyb\|extra_keys_s\[7\]~4" {  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603730712433 ""}  } { { "../../src/peripheral/keyboard.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "por_s~1  " "Automatically promoted node por_s~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|vertfreq_csw_o " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|vertfreq_csw_o" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 5669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_s " "Destination node reset_s" {  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[6\]~8 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[6\]~8" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[8\]~12 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[8\]~12" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~6 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[3\]~6" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\]~2 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[2\]~2" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[7\]~10 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_hor_vert:hor_vert_b\|cnt_vert_q\[7\]~10" {  } { { "../../src/video/vdp18/vdp18_hor_vert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[12\]~0 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[12\]~0" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 10683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[2\]~1 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[2\]~1" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 10685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[3\]~2 " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_cpuio:cpu_io_b\|palette_val_s\[3\]~2" {  } { { "../../src/video/vdp18/vdp18_cpuio.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 10973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1603730712433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603730712433 ""}  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 136 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 9730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_s  " "Automatically promoted node reset_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[3\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[3\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 5212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[2\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[2\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 5213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[1\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[1\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 5214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[0\] " "Destination node msx:the_msx\|vdp18_core:vdp\|vdp18_palette:\\von3:palette\|read_addr_q\[0\]" {  } { { "../../src/video/vdp18/vdp18_palette.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 5215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|vga_en_q " "Destination node msx:the_msx\|swioports:swiop\|vga_en_q" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|scanline_en_q " "Destination node msx:the_msx\|swioports:swiop\|scanline_en_q" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|ntsc_pal_q " "Destination node msx:the_msx\|swioports:swiop\|ntsc_pal_q" {  } { { "../../src/peripheral/swioports.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd" 194 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jt51_wrapper:jt51\|jt51:jt51_inst\|busy " "Destination node jt51_wrapper:jt51\|jt51:jt51_inst\|busy" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 284 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jt51_wrapper:jt51\|jt51:jt51_inst\|write_copy " "Destination node jt51_wrapper:jt51\|jt51:jt51_inst\|write_copy" {  } { { "../../src/audio/jt51/jt51.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v" 282 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 3376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[4\] " "Destination node msx:the_msx\|swioports:swiop\|fifo:ps2fifo\|data_o\[4\]" {  } { { "../../src/shared/fifo.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 4436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603730712434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1603730712434 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603730712434 ""}  } { { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "msx:the_msx\|T80a:cpu\|reset_s  " "Automatically promoted node msx:the_msx\|T80a:cpu\|reset_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603730712435 ""}  } { { "../../src/cpu/t80a.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 0 { 0 ""} 0 6477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603730712435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603730713967 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603730713983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603730713984 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603730714007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603730714036 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603730714067 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603730715392 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1603730715411 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 Embedded multiplier block " "Packed 87 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1603730715411 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603730715411 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1603730715522 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1603730715522 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1603730715522 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 14 19 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603730715523 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 19 22 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603730715523 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 28 14 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603730715523 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603730715523 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 9 32 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603730715523 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603730715523 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 35 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603730715523 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 33 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1603730715523 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1603730715523 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1603730715523 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[0\] VGA_CLOCK~output " "PLL \"pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLOCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../src/syn-UAReloaded/pll1/pll1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd" 173 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 315 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 75 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1603730715662 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[2\] sdram_clock_o~output " "PLL \"pll1:pll_1\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"sdram_clock_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/db/pll1_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../src/syn-UAReloaded/pll1/pll1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/pll1/pll1.vhd" 173 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 315 0 0 } } { "../../src/syn-UAReloaded/UAReloaded_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-UAReloaded/UAReloaded_top.vhd" 52 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1603730715664 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1603730716936 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1603730720068 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603730720267 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1603730720290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603730722703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603730726867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603730727017 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603730773734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:47 " "Fitter placement operations ending: elapsed time is 00:00:47" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603730773734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603730776053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.3% " "2e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1603730795962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X44_Y10 X54_Y20 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X44_Y10 to location X54_Y20" {  } { { "loc" "" { Generic "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X44_Y10 to location X54_Y20"} { { 12 { 0 ""} 44 10 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603730798081 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603730798081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:19 " "Fitter routing operations ending: elapsed time is 00:03:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603730977413 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 40.55 " "Total time spent on timing analysis during the Fitter is 40.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603730977894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603730977995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603730979294 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603730979300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603730981118 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603730984557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/output_files/msx_UAReloaded.fit.smsg " "Generated suppressed messages file D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/UAReloaded/output_files/msx_UAReloaded.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603730987196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5758 " "Peak virtual memory: 5758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603730989764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 11:49:49 2020 " "Processing ended: Mon Oct 26 11:49:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603730989764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:44 " "Elapsed time: 00:04:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603730989764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:18 " "Total CPU time (on all processors): 00:06:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603730989764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603730989764 ""}
