CPU_verilog
===========

use verilog to simulate a pipeline CPU
