--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf -ucf
Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.972ns.
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_1 (SLICE_X36Y13.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.470 - 0.439)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X16Y41.A5      net (fanout=2)        0.570   My_E190/XLXN_74
    SLICE_X16Y41.A       Tilo                  0.205   my_Master/Stack_Master/sel_in/Madd_adr1_xor<3>11
                                                       My_E190/XLXI_28
    SLICE_X36Y13.CE      net (fanout=7)        3.350   E190
    SLICE_X36Y13.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (0.948ns logic, 3.920ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.470 - 0.439)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X16Y41.A4      net (fanout=1)        0.400   My_E190/XLXN_76
    SLICE_X16Y41.A       Tilo                  0.205   my_Master/Stack_Master/sel_in/Madd_adr1_xor<3>11
                                                       My_E190/XLXI_28
    SLICE_X36Y13.CE      net (fanout=7)        3.350   E190
    SLICE_X36Y13.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (0.948ns logic, 3.750ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_2 (SLICE_X36Y13.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.470 - 0.439)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X16Y41.A5      net (fanout=2)        0.570   My_E190/XLXN_74
    SLICE_X16Y41.A       Tilo                  0.205   my_Master/Stack_Master/sel_in/Madd_adr1_xor<3>11
                                                       My_E190/XLXI_28
    SLICE_X36Y13.CE      net (fanout=7)        3.350   E190
    SLICE_X36Y13.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (0.931ns logic, 3.920ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.470 - 0.439)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X16Y41.A4      net (fanout=1)        0.400   My_E190/XLXN_76
    SLICE_X16Y41.A       Tilo                  0.205   my_Master/Stack_Master/sel_in/Madd_adr1_xor<3>11
                                                       My_E190/XLXI_28
    SLICE_X36Y13.CE      net (fanout=7)        3.350   E190
    SLICE_X36Y13.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (0.931ns logic, 3.750ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y13.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.848ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.470 - 0.439)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X16Y41.A5      net (fanout=2)        0.570   My_E190/XLXN_74
    SLICE_X16Y41.A       Tilo                  0.205   my_Master/Stack_Master/sel_in/Madd_adr1_xor<3>11
                                                       My_E190/XLXI_28
    SLICE_X36Y13.CE      net (fanout=7)        3.350   E190
    SLICE_X36Y13.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (0.928ns logic, 3.920ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.470 - 0.439)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X16Y41.A4      net (fanout=1)        0.400   My_E190/XLXN_76
    SLICE_X16Y41.A       Tilo                  0.205   my_Master/Stack_Master/sel_in/Madd_adr1_xor<3>11
                                                       My_E190/XLXI_28
    SLICE_X36Y13.CE      net (fanout=7)        3.350   E190
    SLICE_X36Y13.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (0.928ns logic, 3.750ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y13.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               D7seg_display/XLXI_34/XLXI_3 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: D7seg_display/XLXI_34/XLXI_3 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y13.BQ      Tcko                  0.200   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    SLICE_X36Y13.B5      net (fanout=2)        0.079   an_2_OBUF
    SLICE_X36Y13.CLK     Tah         (-Th)    -0.121   an_2_OBUF
                                                       an_2_OBUF_rt
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.321ns logic, 0.079ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X9Y40.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.CQ       Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X9Y40.C5       net (fanout=2)        0.057   Inst_debounce4/delay2<2>
    SLICE_X9Y40.CLK      Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_1 (SLICE_X9Y40.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          Inst_debounce4/delay3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to Inst_debounce4/delay3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X9Y40.B5       net (fanout=2)        0.072   Inst_debounce4/delay2<1>
    SLICE_X9Y40.CLK      Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<1>_rt
                                                       Inst_debounce4/delay3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.353ns logic, 0.072ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>/CLK
  Logical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0/CK
  Location pin: SLICE_X36Y23.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>/CLK
  Logical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1/CK
  Location pin: SLICE_X36Y23.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 758510616 paths analyzed, 5563 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.865ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2_3 (SLICE_X28Y50.DX), 17519 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.454ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.272 - 0.268)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.447   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X27Y56.A2      net (fanout=10)       0.839   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X27Y56.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003431
    SLICE_X26Y56.B3      net (fanout=4)        1.264   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
    SLICE_X26Y56.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y48.C4      net (fanout=2)        1.195   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y48.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X28Y50.B3      net (fanout=1)        0.788   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X28Y50.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X28Y50.D1      net (fanout=2)        0.449   N887
    SLICE_X28Y50.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X28Y50.DX      net (fanout=4)        1.014   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X28Y50.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      7.454ns (1.905ns logic, 5.549ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.362ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.272 - 0.268)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.447   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X27Y56.A2      net (fanout=10)       0.839   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X27Y56.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003431
    SLICE_X26Y56.B3      net (fanout=4)        1.264   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
    SLICE_X26Y56.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y48.C4      net (fanout=2)        1.195   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y48.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X28Y50.B3      net (fanout=1)        0.788   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X28Y50.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X28Y50.C4      net (fanout=2)        0.352   N887
    SLICE_X28Y50.CMUX    Tilo                  0.343   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_G
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X28Y50.DX      net (fanout=4)        1.014   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X28Y50.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      7.362ns (1.910ns logic, 5.452ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.171ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.272 - 0.268)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.447   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X27Y56.A2      net (fanout=10)       0.839   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X27Y56.AMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X26Y56.B2      net (fanout=4)        0.927   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X26Y56.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y48.C4      net (fanout=2)        1.195   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y48.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X28Y50.B3      net (fanout=1)        0.788   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X28Y50.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X28Y50.D1      net (fanout=2)        0.449   N887
    SLICE_X28Y50.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X28Y50.DX      net (fanout=4)        1.014   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X28Y50.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_3
    -------------------------------------------------  ---------------------------
    Total                                      7.171ns (1.959ns logic, 5.212ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2_1 (SLICE_X28Y50.AX), 17519 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.304ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.272 - 0.268)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.447   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X27Y56.A2      net (fanout=10)       0.839   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X27Y56.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003431
    SLICE_X26Y56.B3      net (fanout=4)        1.264   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
    SLICE_X26Y56.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y48.C4      net (fanout=2)        1.195   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y48.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X28Y50.B3      net (fanout=1)        0.788   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X28Y50.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X28Y50.D1      net (fanout=2)        0.449   N887
    SLICE_X28Y50.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X28Y50.AX      net (fanout=4)        0.864   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X28Y50.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.304ns (1.905ns logic, 5.399ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.212ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.272 - 0.268)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.447   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X27Y56.A2      net (fanout=10)       0.839   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X27Y56.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003431
    SLICE_X26Y56.B3      net (fanout=4)        1.264   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
    SLICE_X26Y56.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y48.C4      net (fanout=2)        1.195   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y48.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X28Y50.B3      net (fanout=1)        0.788   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X28Y50.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X28Y50.C4      net (fanout=2)        0.352   N887
    SLICE_X28Y50.CMUX    Tilo                  0.343   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_G
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X28Y50.AX      net (fanout=4)        0.864   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X28Y50.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.212ns (1.910ns logic, 5.302ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.021ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.272 - 0.268)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.447   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X27Y56.A2      net (fanout=10)       0.839   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X27Y56.AMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X26Y56.B2      net (fanout=4)        0.927   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X26Y56.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y48.C4      net (fanout=2)        1.195   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y48.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X28Y50.B3      net (fanout=1)        0.788   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X28Y50.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X28Y50.D1      net (fanout=2)        0.449   N887
    SLICE_X28Y50.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X28Y50.AX      net (fanout=4)        0.864   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X28Y50.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.021ns (1.959ns logic, 5.062ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2_2 (SLICE_X28Y50.BX), 17519 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.297ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.272 - 0.268)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.447   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X27Y56.A2      net (fanout=10)       0.839   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X27Y56.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003431
    SLICE_X26Y56.B3      net (fanout=4)        1.264   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
    SLICE_X26Y56.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y48.C4      net (fanout=2)        1.195   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y48.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X28Y50.B3      net (fanout=1)        0.788   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X28Y50.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X28Y50.D1      net (fanout=2)        0.449   N887
    SLICE_X28Y50.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X28Y50.BX      net (fanout=4)        0.857   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X28Y50.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_2
    -------------------------------------------------  ---------------------------
    Total                                      7.297ns (1.905ns logic, 5.392ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.205ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.272 - 0.268)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.447   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X27Y56.A2      net (fanout=10)       0.839   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X27Y56.A       Tilo                  0.259   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003431
    SLICE_X26Y56.B3      net (fanout=4)        1.264   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
    SLICE_X26Y56.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y48.C4      net (fanout=2)        1.195   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y48.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X28Y50.B3      net (fanout=1)        0.788   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X28Y50.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X28Y50.C4      net (fanout=2)        0.352   N887
    SLICE_X28Y50.CMUX    Tilo                  0.343   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_G
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X28Y50.BX      net (fanout=4)        0.857   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X28Y50.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_2
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (1.910ns logic, 5.295ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.014ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.272 - 0.268)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.447   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X27Y56.A2      net (fanout=10)       0.839   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X27Y56.AMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X26Y56.B2      net (fanout=4)        0.927   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X26Y56.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X31Y48.C4      net (fanout=2)        1.195   my_Master/HCU_Master/retbus<2>
    SLICE_X31Y48.C       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X28Y50.B3      net (fanout=1)        0.788   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X28Y50.B       Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X28Y50.D1      net (fanout=2)        0.449   N887
    SLICE_X28Y50.CMUX    Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X28Y50.BX      net (fanout=4)        0.857   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X28Y50.CLK     Tdick                 0.136   my_Master/HCU_Master/PC_adr_2_3
                                                       my_Master/HCU_Master/PC_adr_2_2
    -------------------------------------------------  ---------------------------
    Total                                      7.014ns (1.959ns logic, 5.055ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (SLICE_X10Y40.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_2 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.219ns (0.958 - 0.739)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_2 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.CMUX     Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_2
    SLICE_X10Y40.A5      net (fanout=1)        0.171   Inst_debounce4/delay3<2>
    SLICE_X10Y40.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXN_6
                                                       Inst_debounce4/outp<2>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.441ns logic, 0.171ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Paths for end point My_arbitre/it_homade_0 (SLICE_X17Y44.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_4 (FF)
  Destination:          My_arbitre/it_homade_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.227ns (0.953 - 0.726)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_4 to My_arbitre/it_homade_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.AQ      Tcko                  0.200   Inst_debounce4/delay2<4>
                                                       Inst_debounce4/delay2_4
    SLICE_X17Y44.A3      net (fanout=3)        0.265   Inst_debounce4/delay2<4>
    SLICE_X17Y44.CLK     Tah         (-Th)    -0.155   My_arbitre/state_FSM_FFd1
                                                       My_arbitre/Mmux_it_homade_i11
                                                       My_arbitre/it_homade_0
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.355ns logic, 0.265ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (SLICE_X10Y40.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 1)
  Clock Path Skew:      0.219ns (0.958 - 0.739)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.CQ       Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X10Y40.A3      net (fanout=2)        0.261   Inst_debounce4/delay2<2>
    SLICE_X10Y40.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXN_6
                                                       Inst_debounce4/outp<2>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.395ns logic, 0.261ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_17<7>/CLK
  Logical resource: my_Master/Stack_Master/ram0/Mram_ram2/CLK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_17<7>/CLK
  Logical resource: my_Master/Stack_Master/ram0/Mram_ram1/CLK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      8.433ns|            0|            0|            0|    758511091|
| TS_clk_gen_clk0               |     10.000ns|      4.972ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     16.865ns|          N/A|            0|            0|    758510616|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   16.865|    7.635|    6.215|    4.797|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758511091 paths, 0 nets, and 14350 connections

Design statistics:
   Minimum period:  16.865ns{1}   (Maximum frequency:  59.294MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 28 10:45:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 337 MB



