// Seed: 2129666897
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    output tri id_3,
    input tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri1 id_8
);
  assign id_3 = 1;
  logic [7:0] id_10;
  wire id_11, id_12;
  wire id_13;
  wire id_14;
  assign id_10[1] = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input uwire id_2,
    input wor id_3,
    input wand id_4,
    output supply0 id_5,
    input supply0 id_6
);
  supply1 id_8 = 1;
  wire id_9;
  id_10(
      .id_0(1), .id_1(), .id_2(1), .id_3(id_3), .id_4(1'd0)
  ); module_0(
      id_1, id_0, id_1, id_1, id_4, id_0, id_6, id_1, id_0
  );
endmodule
