Determining the location of the ModelSim executable...

Using: /opt/intelFPGA/20.1/modelsim_ase/bin

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off NiosDisplay -c NiosDisplay --vector_source="/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/Waveform.vwf" --testbench_file="/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Wed Oct 12 20:08:13 2022Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off NiosDisplay -c NiosDisplay --vector_source=/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/Waveform.vwf --testbench_file=/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/simulation/qsim/Waveform.vwf.vt
n writing test bench files
tput pin "red[3]" in vector source file when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/simulation/qsim/" NiosDisplay -c NiosDisplay

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Wed Oct 12 20:08:15 2022Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/simulation/qsim/ NiosDisplay -c NiosDisplayInfo (204019): Generated file NiosDisplay.vo in folder "/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 847 megabytes    Info: Processing ended: Wed Oct 12 20:08:17 2022    Info: Elapsed time: 00:00:02    Info: Total CPU time (on all processors): 00:00:02
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/simulation/qsim/NiosDisplay.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA/20.1/modelsim_ase/bin/vsim -c -do NiosDisplay.do

Reading pref.tcl
# 2020.1
# do NiosDisplay.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:08:18 on Oct 12,2022# vlog -work work NiosDisplay.vo 
# -- Compiling module niosdisplay
# 
# Top level modules:# 	niosdisplay
# End time: 20:08:19 on Oct 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:08:19 on Oct 12,2022# vlog -work work Waveform.vwf.vt 
# -- Compiling module niosdisplay_vlg_vec_tst
# # Top level modules:
# 	niosdisplay_vlg_vec_tst
# End time: 20:08:19 on Oct 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.niosdisplay_vlg_vec_tst # Start time: 20:08:19 on Oct 12,2022# Loading work.niosdisplay_vlg_vec_tst# Loading work.niosdisplay# Loading cyclonev_ver.cyclonev_io_obuf# Loading cyclonev_ver.cyclonev_io_ibuf# Loading cyclonev_ver.cyclonev_pll_refclk_select# Loading cyclonev_ver.cyclonev_fractional_pll# Loading cyclonev_ver.cyclonev_pll_reconfig# Loading cyclonev_ver.cyclonev_pll_output_counter# Loading cyclonev_ver.cyclonev_clkena# Loading cyclonev_ver.cyclonev_jtag# Loading cyclonev_ver.cyclonev_lcell_comb# Loading altera_ver.dffeas# Loading cyclonev_ver.cyclonev_ram_block# Loading sv_std.std# Loading altera_lnsim_ver.generic_m10k# Loading altera_lnsim_ver.altera_lnsim_functions# Loading altera_lnsim_ver.common_28nm_ram_block# Loading altera_lnsim_ver.common_28nm_ram_register# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator# Loading altera_lnsim_ver.altera_pll_reconfig_tasks# Loading altera_lnsim_ver.generic_device_pll# Loading altera_lnsim_ver.altera_generic_pll_functions# Loading altera_lnsim_ver.generic_pll# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i1'.  Expected 17, found 13.#    Time: 0 ps  Iteration: 0  Instance: /niosdisplay_vlg_vec_tst/i1 File: Waveform.vwf.vt Line: 49# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tms'.# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tck'.# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\u0|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT '.  Expected 15, found 14.#    Time: 0 ps  Iteration: 0  Instance: /niosdisplay_vlg_vec_tst/i1/\u0|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT  File: NiosDisplay.vo Line: 5300# ** Warning: (vsim-3722) NiosDisplay.vo(5300): [TFMPC] - Missing connection for port 'pllen'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for ''.  Expected , found .#    Time: 0 ps  Iteration: 0  Protected: /niosdisplay_vlg_vec_tst/i1/\u0|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\u0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL '.  Expected 24, found 23.#    Time: 0 ps  Iteration: 0  Instance: /niosdisplay_vlg_vec_tst/i1/\u0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL  File: NiosDisplay.vo Line: 5327# ** Warning: (vsim-3722) NiosDisplay.vo(5327): [TFMPC] - Missing connection for port 'vsspl'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cyclonev_pll_reconfig_encrypted_inst'.  Expected 33, found 32.#    Time: 0 ps  Iteration: 0  Instance: /niosdisplay_vlg_vec_tst/i1/\u0|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v Line: 3492# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port ''.# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /niosdisplay_vlg_vec_tst/i1/\u0|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_internal_jtag'.  Expected 21, found 14.#    Time: 0 ps  Iteration: 0  Instance: /niosdisplay_vlg_vec_tst/i1/altera_internal_jtag File: NiosDisplay.vo Line: 5547# ** Warning: (vsim-3722) NiosDisplay.vo(5547): [TFMPC] - Missing connection for port 'ntrst'.# ** Warning: (vsim-3722) NiosDisplay.vo(5547): [TFMPC] - Missing connection for port 'corectl'.# ** Warning: (vsim-3722) NiosDisplay.vo(5547): [TFMPC] - Missing connection for port 'ntdopinena'.# ** Warning: (vsim-3722) NiosDisplay.vo(5547): [TFMPC] - Missing connection for port 'tckcore'.# ** Warning: (vsim-3722) NiosDisplay.vo(5547): [TFMPC] - Missing connection for port 'tdicore'.# ** Warning: (vsim-3722) NiosDisplay.vo(5547): [TFMPC] - Missing connection for port 'tmscore'.# ** Warning: (vsim-3722) NiosDisplay.vo(5547): [TFMPC] - Missing connection for port 'tdocore'.# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: Design size of 32334 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#25
# # Warning: por to CB BFM is not connected, internal por is used.# # Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (niosdisplay_vlg_vec_tst.i1.\u0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = niosdisplay_vlg_vec_tst.i1.\u0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 540.0 mhz# Info: phase_shift = 0 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 925.925926# Info: output_clock_low_period = 925.925926# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (niosdisplay_vlg_vec_tst.i1.\u0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = niosdisplay_vlg_vec_tst.i1.\u0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 540.0 mhz# Info: phase_shift = 231 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 925.925926# Info: output_clock_low_period = 925.925926# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (niosdisplay_vlg_vec_tst.i1.\u0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = niosdisplay_vlg_vec_tst.i1.\u0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 540.0 mhz# Info: phase_shift = 462 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 925.925926# Info: output_clock_low_period = 925.925926# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (niosdisplay_vlg_vec_tst.i1.\u0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = niosdisplay_vlg_vec_tst.i1.\u0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 540.0 mhz# Info: phase_shift = 693 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 925.925926# Info: output_clock_low_period = 925.925926# # Warning: por to CB BFM is not connected, internal por is used.# 
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 126668 ps
# Simulation time: 126668 ps
# Simulation time: 126668 ps
# Simulation time: 126668 ps
# Simulation time: 126668 ps
# Simulation time: 126668 ps
# Simulation time: 126668 ps
# Simulation time: 126668 ps
# Simulation time: 678525 ps
# Simulation time: 678525 ps
# Simulation time: 678525 ps
# Simulation time: 678525 ps
# ** Note: $finish    : Waveform.vwf.vt(67)#    Time: 1 us  Iteration: 0  Instance: /niosdisplay_vlg_vec_tst
# End time: 20:09:12 on Oct 12,2022, Elapsed time: 0:00:53# Errors: 0, Warnings: 23
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/Waveform.vwf...

Reading /home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/simulation/qsim/NiosDisplay.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/martb/Desktop/SchoolSaxion/Jaar4/EmbeddedSystems/simulation/qsim/NiosDisplay_20221012200912.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.