TRACE::2022-05-15.16:29:14::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:14::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:14::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:17::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:17::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-15.16:29:18::SCWPlatform::Opened new HwDB with name nexysA7fpga_0
TRACE::2022-05-15.16:29:18::SCWWriter::formatted JSON is {
	"platformName":	"Project3_platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Project3_platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-05-15.16:29:18::SCWWriter::formatted JSON is {
	"platformName":	"Project3_platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Project3_platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Project3_platform2",
	"systems":	[{
			"systemName":	"Project3_platform2",
			"systemDesc":	"Project3_platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Project3_platform2"
		}]
}
TRACE::2022-05-15.16:29:18::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-05-15.16:29:18::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2022-05-15.16:29:18::SCWWriter::formatted JSON is {
	"platformName":	"Project3_platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Project3_platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Project3_platform2",
	"systems":	[{
			"systemName":	"Project3_platform2",
			"systemDesc":	"Project3_platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Project3_platform2"
		}]
}
TRACE::2022-05-15.16:29:18::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:18::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:18::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:18::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-15.16:29:18::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:18::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:18::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:18::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:18::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:18::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:18::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:18::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:18::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:18::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:18::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-15.16:29:18::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:18::SCWMssOS::mss does not exists at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:18::SCWMssOS::Creating sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:18::SCWMssOS::Adding the swdes entry, created swdb D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss with des name D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:18::SCWMssOS::updating the scw layer changes to swdes at   D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:18::SCWMssOS::Writing mss at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:18::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp
TRACE::2022-05-15.16:29:18::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-05-15.16:29:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-05-15.16:29:18::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp
TRACE::2022-05-15.16:29:18::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-05-15.16:29:22::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-15.16:29:22::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-05-15.16:29:22::SCWMssOS::Could not open the swdb for D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2022-05-15.16:29:22::SCWMssOS::Could not open the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-05-15.16:29:22::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-15.16:29:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-15.16:29:22::SCWMssOS::Writing the mss file completed D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::Commit changes completed.
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWWriter::formatted JSON is {
	"platformName":	"Project3_platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Project3_platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Project3_platform2",
	"systems":	[{
			"systemName":	"Project3_platform2",
			"systemDesc":	"Project3_platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Project3_platform2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"58d6e485d447ac316bfda62251df4e31",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-15.16:29:22::SCWPlatform::Started generating the artifacts platform Project3_platform2
TRACE::2022-05-15.16:29:22::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-15.16:29:22::SCWPlatform::Started generating the artifacts for system configuration Project3_platform2
LOG::2022-05-15.16:29:22::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-15.16:29:22::SCWSystem::Not a boot domain 
LOG::2022-05-15.16:29:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-15.16:29:22::SCWDomain::Generating domain artifcats
TRACE::2022-05-15.16:29:22::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-15.16:29:22::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp
TRACE::2022-05-15.16:29:22::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-15.16:29:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-15.16:29:22::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-05-15.16:29:22::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-15.16:29:22::SCWMssOS::Copying to export directory.
TRACE::2022-05-15.16:29:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-15.16:29:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-15.16:29:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-05-15.16:29:22::SCWSystem::Completed Processing the sysconfig Project3_platform2
LOG::2022-05-15.16:29:22::SCWPlatform::Completed generating the artifacts for system configuration Project3_platform2
TRACE::2022-05-15.16:29:22::SCWPlatform::Started preparing the platform 
TRACE::2022-05-15.16:29:22::SCWSystem::Writing the bif file for system config Project3_platform2
TRACE::2022-05-15.16:29:22::SCWSystem::dir created 
TRACE::2022-05-15.16:29:22::SCWSystem::Writing the bif 
TRACE::2022-05-15.16:29:22::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-15.16:29:22::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-15.16:29:22::SCWPlatform::Completed generating the platform
TRACE::2022-05-15.16:29:22::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-15.16:29:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-15.16:29:22::SCWMssOS::Commit changes completed.
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWWriter::formatted JSON is {
	"platformName":	"Project3_platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Project3_platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Project3_platform2",
	"systems":	[{
			"systemName":	"Project3_platform2",
			"systemDesc":	"Project3_platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Project3_platform2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"58d6e485d447ac316bfda62251df4e31",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-15.16:29:22::SCWPlatform::updated the xpfm file.
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-15.16:29:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-15.16:29:22::SCWMssOS::Commit changes completed.
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWWriter::formatted JSON is {
	"platformName":	"Project3_platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Project3_platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Project3_platform2",
	"systems":	[{
			"systemName":	"Project3_platform2",
			"systemDesc":	"Project3_platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Project3_platform2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"58d6e485d447ac316bfda62251df4e31",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-15.16:29:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-15.16:29:22::SCWMssOS::Commit changes completed.
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWWriter::formatted JSON is {
	"platformName":	"Project3_platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Project3_platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Project3_platform2",
	"systems":	[{
			"systemName":	"Project3_platform2",
			"systemDesc":	"Project3_platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Project3_platform2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"58d6e485d447ac316bfda62251df4e31",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-15.16:29:22::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-15.16:29:22::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-15.16:29:22::SCWMssOS::Commit changes completed.
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:22::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:22::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Opened existing hwdb nexysA7fpga_0
TRACE::2022-05-15.16:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:22::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:22::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:22::SCWWriter::formatted JSON is {
	"platformName":	"Project3_platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Project3_platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Project3_platform2",
	"systems":	[{
			"systemName":	"Project3_platform2",
			"systemDesc":	"Project3_platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Project3_platform2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"58d6e485d447ac316bfda62251df4e31",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-15.16:29:23::SCWPlatform::Clearing the existing platform
TRACE::2022-05-15.16:29:23::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-15.16:29:23::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:23::SCWSystem::Clearing the domains completed.
TRACE::2022-05-15.16:29:23::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:23::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-15.16:29:23::SCWPlatform::Opened new HwDB with name nexysA7fpga_1
TRACE::2022-05-15.16:29:23::SCWReader::Active system found as  Project3_platform2
TRACE::2022-05-15.16:29:23::SCWReader::Handling sysconfig Project3_platform2
TRACE::2022-05-15.16:29:23::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-15.16:29:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:23::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:23::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:23::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:23::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:23::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-15.16:29:23::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:23::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:23::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:23::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-15.16:29:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-15.16:29:23::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:23::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-15.16:29:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-15.16:29:23::SCWMssOS::Commit changes completed.
TRACE::2022-05-15.16:29:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-15.16:29:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-15.16:29:23::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:23::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:23::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:23::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:23::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:23::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:23::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:23::SCWReader::No isolation master present  
TRACE::2022-05-15.16:29:27::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:27::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:27::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:27::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:27::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:27::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:27::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:27::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:27::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:27::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:28::SCWMssOS::In reload Mss file.
TRACE::2022-05-15.16:29:28::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:28::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:28::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:28::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:28::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:28::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:28::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:28::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:28::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2022-05-15.16:29:28::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-05-15.16:29:28::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-05-15.16:29:28::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-15.16:29:28::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:28::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:28::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:28::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-15.16:29:28::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-15.16:29:28::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:28::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-15.16:29:28::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-15.16:29:28::SCWMssOS::Commit changes completed.
TRACE::2022-05-15.16:29:28::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:28::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:28::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:28::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:28::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:28::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:28::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:28::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:28::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:28::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:28::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:29::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:29::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:29::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:29::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:29::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:29::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:29::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:29::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-15.16:29:29::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:29::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:29::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:29::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-15.16:29:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-15.16:29:29::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-15.16:29:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-15.16:29:42::SCWMssOS::Commit changes completed.
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWWriter::formatted JSON is {
	"platformName":	"Project3_platform2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Project3_platform2",
	"platHandOff":	"D:/PortlandState/ECE_544/Labs/project_3/nexysA7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysA7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Project3_platform2",
	"systems":	[{
			"systemName":	"Project3_platform2",
			"systemDesc":	"Project3_platform2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Project3_platform2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"58d6e485d447ac316bfda62251df4e31",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"mdm_1",
							"libOptionNames":	["stdin"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-15.16:29:42::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-15.16:29:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-15.16:29:42::SCWMssOS::Commit changes completed.
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::In reload Mss file.
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-15.16:29:42::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-15.16:29:42::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-15.16:29:42::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Saving the mss changes D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-15.16:29:42::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-15.16:29:42::SCWMssOS::Commit changes completed.
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:29:42::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:29:42::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:29:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:29:42::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:29:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:29:42::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-15.16:29:42::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-15.16:29:42::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-15.16:29:42::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:29:42::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp
TRACE::2022-05-15.16:29:42::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2022-05-15.16:31:06::SCWPlatform::Started generating the artifacts platform Project3_platform2
TRACE::2022-05-15.16:31:06::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-15.16:31:06::SCWPlatform::Started generating the artifacts for system configuration Project3_platform2
LOG::2022-05-15.16:31:06::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-15.16:31:06::SCWSystem::Not a boot domain 
LOG::2022-05-15.16:31:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-15.16:31:06::SCWDomain::Generating domain artifcats
TRACE::2022-05-15.16:31:06::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-15.16:31:06::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-15.16:31:06::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:31:06::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:31:06::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:31:06::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:31:06::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:31:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:31:06::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:31:06::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:31:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:31:06::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:31:06::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2022-05-15.16:31:06::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-05-15.16:31:06::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-05-15.16:31:06::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-15.16:31:06::SCWMssOS::No sw design opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:31:06::SCWMssOS::mss exists loading the mss file  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:31:06::SCWMssOS::Opened the sw design from mss  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:31:06::SCWMssOS::Adding the swdes entry D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-05-15.16:31:06::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-15.16:31:06::SCWMssOS::Opened the sw design.  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:31:06::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp
TRACE::2022-05-15.16:31:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:31:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-15.16:31:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-15.16:31:06::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-05-15.16:31:06::SCWMssOS::doing bsp build ... 
TRACE::2022-05-15.16:31:06::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-05-15.16:31:06::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-15.16:31:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-05-15.16:31:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-05-15.16:31:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-05-15.16:31:06::SCWMssOS::-Wextra"

TRACE::2022-05-15.16:31:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-05-15.16:31:07::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-05-15.16:31:07::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-05-15.16:31:07::SCWMssOS::-Wextra"

TRACE::2022-05-15.16:31:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-05-15.16:31:07::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-15.16:31:07::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-05-15.16:31:07::SCWMssOS:: -Wextra"

TRACE::2022-05-15.16:31:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-05-15.16:31:07::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-15.16:31:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-05-15.16:31:07::SCWMssOS::all -Wextra"

TRACE::2022-05-15.16:31:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-05-15.16:31:07::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-05-15.16:31:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-05-15.16:31:07::SCWMssOS::ll -Wextra"

TRACE::2022-05-15.16:31:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/pmodHB3_v1_0/src"

TRACE::2022-05-15.16:31:07::SCWMssOS::make -C microblaze_0/libsrc/pmodHB3_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-05-15.16:31:07::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-05-15.16:31:07::SCWMssOS::ll -Wextra"

TRACE::2022-05-15.16:31:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-05-15.16:31:07::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-05-15.16:31:07::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-05-15.16:31:07::SCWMssOS:: -Wall -Wextra"

TRACE::2022-05-15.16:31:07::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-05-15.16:31:07::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-05-15.16:31:07::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-05-15.16:31:07::SCWMssOS::-Wall -Wextra"

TRACE::2022-05-15.16:31:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-05-15.16:31:08::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-05-15.16:31:08::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-05-15.16:31:08::SCWMssOS::l -Wextra"

TRACE::2022-05-15.16:31:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-05-15.16:31:08::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-15.16:31:08::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-05-15.16:31:08::SCWMssOS::all -Wextra"

TRACE::2022-05-15.16:31:08::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-05-15.16:31:08::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-15.16:31:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-05-15.16:31:08::SCWMssOS:: -Wextra"

TRACE::2022-05-15.16:31:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-05-15.16:31:09::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-15.16:31:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-05-15.16:31:09::SCWMssOS:: -Wextra"

TRACE::2022-05-15.16:31:09::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-05-15.16:31:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-05-15.16:31:09::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-05-15.16:31:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-05-15.16:31:09::SCWMssOS::-Wextra"

TRACE::2022-05-15.16:31:09::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-05-15.16:31:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/pmodHB3_v1_0/src"

TRACE::2022-05-15.16:31:09::SCWMssOS::make -C microblaze_0/libsrc/pmodHB3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-05-15.16:31:09::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-05-15.16:31:09::SCWMssOS::-Wextra"

TRACE::2022-05-15.16:31:09::SCWMssOS::"Compiling pmodHB3..."

ERROR::2022-05-15.16:31:09::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-05-15.16:31:09::SCWSystem::Error in Processing the domain standalone_domain
LOG::2022-05-15.16:32:16::SCWPlatform::Started generating the artifacts platform Project3_platform2
TRACE::2022-05-15.16:32:16::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-15.16:32:16::SCWPlatform::Started generating the artifacts for system configuration Project3_platform2
LOG::2022-05-15.16:32:16::SCWSystem::Checking the domain standalone_domain
LOG::2022-05-15.16:32:16::SCWSystem::Not a boot domain 
LOG::2022-05-15.16:32:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-05-15.16:32:16::SCWDomain::Generating domain artifcats
TRACE::2022-05-15.16:32:16::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-15.16:32:16::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-15.16:32:16::SCWPlatform::Trying to open the hw design at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:32:16::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:32:16::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:32:16::SCWPlatform::DSA directory D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:32:16::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:32:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:32:16::SCWPlatform::Trying to set the existing hwdb with name nexysA7fpga_1
TRACE::2022-05-15.16:32:16::SCWPlatform::Opened existing hwdb nexysA7fpga_1
TRACE::2022-05-15.16:32:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-15.16:32:16::SCWMssOS::Checking the sw design at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:32:16::SCWMssOS::DEBUG:  swdes dump  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-05-15.16:32:16::SCWMssOS::Sw design exists and opened at  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:32:16::SCWMssOS::Completed writing the mss file at D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp
TRACE::2022-05-15.16:32:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:32:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-15.16:32:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-15.16:32:16::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-05-15.16:32:16::SCWMssOS::doing bsp build ... 
TRACE::2022-05-15.16:32:16::SCWMssOS::System Command Ran  D: & cd  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp & make 
TRACE::2022-05-15.16:32:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-05-15.16:32:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-05-15.16:32:17::SCWMssOS::-Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_12/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-05-15.16:32:17::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-05-15.16:32:17::SCWMssOS::-Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_12/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-15.16:32:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-05-15.16:32:17::SCWMssOS:: -Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-15.16:32:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-05-15.16:32:17::SCWMssOS::all -Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-05-15.16:32:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-05-15.16:32:17::SCWMssOS::ll -Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/pmodHB3_v1_0/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/pmodHB3_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2022-05-15.16:32:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2022-05-15.16:32:17::SCWMssOS::ll -Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/PmodOLEDrgb_v1_0/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/PmodOLEDrgb_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2022-05-15.16:32:17::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2022-05-15.16:32:17::SCWMssOS:: -Wall -Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_3/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2022-05-15.16:32:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2022-05-15.16:32:17::SCWMssOS::-Wall -Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_7/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2022-05-15.16:32:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2022-05-15.16:32:17::SCWMssOS::l -Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_5/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2022-05-15.16:32:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2022-05-15.16:32:17::SCWMssOS::all -Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make include in microblaze_0/libsrc/wdttb_v5_1/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/wdttb_v5_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-15.16:32:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-05-15.16:32:17::SCWMssOS:: -Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2022-05-15.16:32:17::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2022-05-15.16:32:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2022-05-15.16:32:17::SCWMssOS:: -Wextra"

TRACE::2022-05-15.16:32:17::SCWMssOS::"Compiling nexys4IO..."

TRACE::2022-05-15.16:32:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PmodENC_v1_0/src"

TRACE::2022-05-15.16:32:18::SCWMssOS::make -C microblaze_0/libsrc/PmodENC_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-05-15.16:32:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-05-15.16:32:18::SCWMssOS::-Wextra"

TRACE::2022-05-15.16:32:18::SCWMssOS::"Compiling PmodENC..."

TRACE::2022-05-15.16:32:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/pmodHB3_v1_0/src"

TRACE::2022-05-15.16:32:18::SCWMssOS::make -C microblaze_0/libsrc/pmodHB3_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2022-05-15.16:32:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2022-05-15.16:32:18::SCWMssOS::-Wextra"

TRACE::2022-05-15.16:32:18::SCWMssOS::"Compiling pmodHB3..."

ERROR::2022-05-15.16:32:18::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2022-05-15.16:32:18::SCWSystem::Error in Processing the domain standalone_domain
TRACE::2022-05-15.16:40:54::SCWPlatform::Clearing the existing platform
TRACE::2022-05-15.16:40:54::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-15.16:40:54::SCWMssOS::Removing the swdes entry for  D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2022-05-15.16:40:54::SCWSystem::Clearing the domains completed.
TRACE::2022-05-15.16:40:54::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-15.16:40:54::SCWPlatform::DSA given D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:40:54::SCWPlatform::DSA absoulate path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:40:54::SCWPlatform:: Platform location is D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw
TRACE::2022-05-15.16:40:54::SCWPlatform:: Platform Path D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
TRACE::2022-05-15.16:40:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-05-15.16:40:54::SCWPlatform::Removing the HwDB with name D:/PortlandState/ECE_544/Labs/project_3/Vitis2/Project3_platform2/hw/nexysA7fpga.xsa
