Running: xsim.dir/uart_receiver_tb_time_impl/xsimk -simmode gui -wdb uart_receiver_tb_time_impl.wdb -simrunnum 0 -socket 48999
Design successfully loaded
Design Loading Memory Usage: 34704 KB (Peak: 34704 KB)
Design Loading CPU Usage: 20 ms
Simulation completed
Simulation Memory Usage: 116960 KB (Peak: 181976 KB)
Simulation CPU Usage: 9770 ms
