/* this file is automatic generate . Please do not edit it
       ./genpintab.awk gpio_pinmux.csv > <this file name> can generate this file*/
#define AOBUS_REG_ADDR_MASK(a)   AOBUS_REG_ADDR(((a)&0xffff))
#define REG (0x202c)
#define AO_REG (0x14)
#define P_GPIO_OEN_0 CBUS_REG_ADDR(0x200c)
#define P_GPIO_OEN_1 CBUS_REG_ADDR(0x200f)
#define P_GPIO_OEN_2 CBUS_REG_ADDR(0x2012)
#define P_GPIO_OEN_3 CBUS_REG_ADDR(0x2015)
#define P_GPIO_OEN_4 CBUS_REG_ADDR(0x2018)
#define P_GPIO_OEN_5 CBUS_REG_ADDR(0x201b)
#define P_GPIO_OUT_0 CBUS_REG_ADDR(0x200d)
#define P_GPIO_OUT_1 CBUS_REG_ADDR(0x2010)
#define P_GPIO_OUT_2 CBUS_REG_ADDR(0x2013)
#define P_GPIO_OUT_3 CBUS_REG_ADDR(0x2016)
#define P_GPIO_OUT_4 CBUS_REG_ADDR(0x2019)
#define P_GPIO_OUT_5 CBUS_REG_ADDR(0x201c)
#define P_GPIO_IN_0 CBUS_REG_ADDR(0x200e)
#define P_GPIO_IN_1 CBUS_REG_ADDR(0x2011)
#define P_GPIO_IN_2 CBUS_REG_ADDR(0x2014)
#define P_GPIO_IN_3 CBUS_REG_ADDR(0x2017)
#define P_GPIO_IN_4 CBUS_REG_ADDR(0x201a)
#define P_GPIO_IN_5 CBUS_REG_ADDR(0x201d)
#define P_GPIO_OEN_6 CBUS_REG_ADDR(0x2008)
#define P_GPIO_OUT_6 CBUS_REG_ADDR(0x2009)
#define P_GPIO_IN_6 CBUS_REG_ADDR(0x200a)
#define P_GPIO_OEN_AO AOBUS_REG_ADDR_MASK(0xc8100024)
#define P_GPIO_OUT_AO AOBUS_REG_ADDR_MASK(0xc8100026)
#define P_GPIO_IN_AO AOBUS_REG_ADDR_MASK(0xc8100028)
#define REG0 (REG+0)
#define P_PIN_MUX_REG_0 CBUS_REG_ADDR(REG0)
#define REG1 (REG+1)
#define P_PIN_MUX_REG_1 CBUS_REG_ADDR(REG1)
#define REG2 (REG+2)
#define P_PIN_MUX_REG_2 CBUS_REG_ADDR(REG2)
#define REG3 (REG+3)
#define P_PIN_MUX_REG_3 CBUS_REG_ADDR(REG3)
#define REG4 (REG+4)
#define P_PIN_MUX_REG_4 CBUS_REG_ADDR(REG4)
#define REG5 (REG+5)
#define P_PIN_MUX_REG_5 CBUS_REG_ADDR(REG5)
#define REG6 (REG+6)
#define P_PIN_MUX_REG_6 CBUS_REG_ADDR(REG6)
#define REG7 (REG+7)
#define P_PIN_MUX_REG_7 CBUS_REG_ADDR(REG7)
#define REG8 (REG+8)
#define P_PIN_MUX_REG_8 CBUS_REG_ADDR(REG8)
#define REG9 (REG+9)
#define P_PIN_MUX_REG_9 CBUS_REG_ADDR(REG9)
#define P_PIN_MUX_REG_AO AOBUS_REG_ADDR(AO_REG)
#define P_PIN_MUX_REG(base,bit) (bit+(base<<5))
#define P_PIN_MUX_REG_NUM (sizeof(p_pin_mux_reg_addr)/sizeof(p_pin_mux_reg_addr[0]))
static unsigned p_pin_mux_reg_addr[]={
	P_PIN_MUX_REG_0,
	P_PIN_MUX_REG_1,
	P_PIN_MUX_REG_2,
	P_PIN_MUX_REG_3,
	P_PIN_MUX_REG_4,
	P_PIN_MUX_REG_5,
	P_PIN_MUX_REG_6,
	P_PIN_MUX_REG_7,
	P_PIN_MUX_REG_8,
	P_PIN_MUX_REG_9,
	P_PIN_MUX_REG_AO,
};
#define P_GPIO_IN(base,bit) (bit+(base<<5))
#define P_GPIO_IN_NUM (sizeof(p_gpio_in_addr)/sizeof(p_gpio_in_addr[0]))
static unsigned p_gpio_in_addr[]={
	P_GPIO_IN_0,
	P_GPIO_IN_1,
	P_GPIO_IN_2,
	P_GPIO_IN_3,
	P_GPIO_IN_4,
	P_GPIO_IN_5,
	P_GPIO_IN_6,
	P_GPIO_IN_AO,
};
#define P_GPIO_OUT(base,bit) (bit+(base<<5))
#define P_GPIO_OUT_NUM (sizeof(p_gpio_out_addr)/sizeof(p_gpio_out_addr[0]))
static unsigned p_gpio_out_addr[]={
	P_GPIO_OUT_0,
	P_GPIO_OUT_1,
	P_GPIO_OUT_2,
	P_GPIO_OUT_3,
	P_GPIO_OUT_4,
	P_GPIO_OUT_5,
	P_GPIO_OUT_6,
	P_GPIO_OUT_AO,
};
#define P_GPIO_OEN(base,bit) (bit+(base<<5))
#define P_GPIO_OEN_NUM (sizeof(p_gpio_oen_addr)/sizeof(p_gpio_oen_addr[0]))
static unsigned p_gpio_oen_addr[]={
	P_GPIO_OEN_0,
	P_GPIO_OEN_1,
	P_GPIO_OEN_2,
	P_GPIO_OEN_3,
	P_GPIO_OEN_4,
	P_GPIO_OEN_5,
	P_GPIO_OEN_6,
	P_GPIO_OEN_AO,
};
#define NOT_EXIST -1
struct pad_sig {pad_t pad;sig_t sig;unsigned enable; unsigned disable;};
#define foreach_pad_sig_start(pad,sig) {int __i;for(__i=0;__i<sizeof(pad_sig_tab)/sizeof(pad_sig_tab[0]);__i++){ unsigned __pad=pad,__sig=sig;  
#define case_pad_equal(enable,disable) if(pad_sig_tab[__i].pad==__pad&&pad_sig_tab[__i].sig!=__sig){ enable=pad_sig_tab[__i].enable;disable=pad_sig_tab[__i].disable
#define case_sig_equal(enable,disable) if(pad_sig_tab[__i].pad!=__pad&&pad_sig_tab[__i].sig==__sig){enable=pad_sig_tab[__i].enable;disable=pad_sig_tab[__i].disable
#define case_both_equal(enable,disable) if(pad_sig_tab[__i].pad==__pad&&pad_sig_tab[__i].sig==__sig){enable=pad_sig_tab[__i].enable;disable=pad_sig_tab[__i].disable
#define case_end };
#define foreach_pad_sig_end };}
static struct pad_sig pad_sig_tab[]={
	{.pad=PAD_GPIOY_7,.sig=SIG_RMII_RX_CLK,.enable=P_PIN_MUX_REG(6,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_6,.sig=SIG_VID2_PLL_CLK,.enable=P_PIN_MUX_REG(5,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_7,.sig=SIG_FEC_D7_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_8,.sig=SIG_UART_TX_PMIC,.enable=P_PIN_MUX_REG(10,30),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_18,.sig=SIG_DEMOD_RF_AGC,.enable=P_PIN_MUX_REG(9,1),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_16,.sig=SIG_FEC_D0_OUT,.enable=P_PIN_MUX_REG(3,13),.disable=NOT_EXIST},
	{.pad=PAD_CARD_5,.sig=SIG_SDXC_CMD_B,.enable=P_PIN_MUX_REG(2,4),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_8,.sig=SIG_RMII_RX_DV,.enable=P_PIN_MUX_REG(6,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_17,.sig=SIG_TVAFE_TBUS_17,.enable=P_PIN_MUX_REG(6,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_1,.sig=SIG_TCON_1,.enable=P_PIN_MUX_REG(1,13),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_24,.sig=SIG_LCDIN_CLK,.enable=P_PIN_MUX_REG(0,7),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_5,.sig=SIG_PWM_B,.enable=P_PIN_MUX_REG(2,1),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_20,.sig=SIG_VGA_SCL1,.enable=P_PIN_MUX_REG(9,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_6,.sig=SIG_SDXC_D6_A,.enable=P_PIN_MUX_REG(5,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_5,.sig=SIG_PCM_IN,.enable=P_PIN_MUX_REG(3,29),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_16,.sig=SIG_LCDIN_B0,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_21,.sig=SIG_PWM_VS,.enable=P_PIN_MUX_REG(7,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_14,.sig=SIG_RMII_MDC,.enable=P_PIN_MUX_REG(6,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_13,.sig=SIG_ISO7816_CMD,.enable=P_PIN_MUX_REG(4,20),.disable=NOT_EXIST},
	{.pad=PAD_CARD_3,.sig=SIG_SD_D3_B,.enable=P_PIN_MUX_REG(2,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_26,.sig=SIG_DEMOD_TBUS_26,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_CARD_2,.sig=SIG_SDXC_D2_B,.enable=P_PIN_MUX_REG(2,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_10,.sig=SIG_FEC_D0_A,.enable=P_PIN_MUX_REG(7,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_1,.sig=SIG_FEC_D1_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_1,.sig=SIG_DEMOD_ADC_I_1,.enable=P_PIN_MUX_REG(8,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_28,.sig=SIG_TVAFE_TBUS_28,.enable=P_PIN_MUX_REG(6,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_11,.sig=SIG_PCM_IN,.enable=P_PIN_MUX_REG(4,24),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_23,.sig=SIG_SPI_SS3,.enable=P_PIN_MUX_REG(2,28),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_5,.sig=SIG_LCD_R5,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_7,.sig=SIG_LCDIN_R7,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_0,.sig=SIG_SDXC_D0_C,.enable=P_PIN_MUX_REG(4,30),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_10,.sig=SIG_LCD_G2,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_16,.sig=SIG_HDMIRX_CEC,.enable=P_PIN_MUX_REG(0,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_6,.sig=SIG_WD_GPIO,.enable=P_PIN_MUX_REG(10,19),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_10,.sig=SIG_LCDIN_G2,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_6,.sig=SIG_DEMOD_TBUS_6,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_6,.sig=SIG_PCM_FS,.enable=P_PIN_MUX_REG(3,28),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_4,.sig=SIG_UART_TX_B,.enable=P_PIN_MUX_REG(4,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_7,.sig=SIG_SDXC_D7_A,.enable=P_PIN_MUX_REG(5,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_14,.sig=SIG_STREAMIF_2,.enable=P_PIN_MUX_REG(7,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_5,.sig=SIG_I2C_SDA,.enable=P_PIN_MUX_REG(10,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_18,.sig=SIG_FEC_D2_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_22,.sig=SIG_DEMOD_TBUS_22,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_10,.sig=SIG_DEMOD_TBUS_10,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_8,.sig=SIG_SD_CLK_A,.enable=P_PIN_MUX_REG(8,1),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_0,.sig=SIG_TCON_0,.enable=P_PIN_MUX_REG(1,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_0,.sig=SIG_SD_D0_A,.enable=P_PIN_MUX_REG(8,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_19,.sig=SIG_PWM_D,.enable=P_PIN_MUX_REG(3,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_4,.sig=SIG_SDXC_D4_A,.enable=P_PIN_MUX_REG(5,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_2,.sig=SIG_LCD_R2,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_12,.sig=SIG_PCM_FS,.enable=P_PIN_MUX_REG(4,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_12,.sig=SIG_TVAFE_TBUS_12,.enable=P_PIN_MUX_REG(6,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_3,.sig=SIG_TCON_OEV2,.enable=P_PIN_MUX_REG(6,1),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_11,.sig=SIG_FEC_FAIL_A,.enable=P_PIN_MUX_REG(3,3),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_1,.sig=SIG_SDXC_D1_A,.enable=P_PIN_MUX_REG(5,13),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_28,.sig=SIG_ENET,.enable=P_PIN_MUX_REG(7,16),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_0,.sig=SIG_UART_TX,.enable=P_PIN_MUX_REG(10,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_9,.sig=SIG_MP2_CLK_OUT,.enable=P_PIN_MUX_REG(5,17),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_2,.sig=SIG_FEC_D2_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_13,.sig=SIG_HDMIRX_HPD_D,.enable=P_PIN_MUX_REG(0,14),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_5,.sig=SIG_UART_RX_PMIC,.enable=P_PIN_MUX_REG(10,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_8,.sig=SIG_FEC_CLK_A,.enable=P_PIN_MUX_REG(3,0),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_4,.sig=SIG_LCDIN_R4,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_15,.sig=SIG_LCDIN_G7,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_23,.sig=SIG_TVAFE_TBUS_23,.enable=P_PIN_MUX_REG(6,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_1,.sig=SIG_TVAFE_TBUS_1,.enable=P_PIN_MUX_REG(6,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_11,.sig=SIG_HDMIRX_SDA_C,.enable=P_PIN_MUX_REG(0,16),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_18,.sig=SIG_DEMOD_TBUS_18,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_8,.sig=SIG_I2C_SDA_B,.enable=P_PIN_MUX_REG(5,27),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_19,.sig=SIG_PWM_VS,.enable=P_PIN_MUX_REG(7,28),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_7,.sig=SIG_DEMOD_ADC_O_7,.enable=P_PIN_MUX_REG(8,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_10,.sig=SIG_RMII_RX_DATA2,.enable=P_PIN_MUX_REG(6,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_1,.sig=SIG_LCD_R1,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_8,.sig=SIG_TVAFE_TBUS_8,.enable=P_PIN_MUX_REG(6,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_4,.sig=SIG_I2C_SCK_SLAVE,.enable=P_PIN_MUX_REG(10,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_3,.sig=SIG_DEMOD_TBUS_3,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_1,.sig=SIG_UART_RX_C,.enable=P_PIN_MUX_REG(4,2),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_2,.sig=SIG_NAND_IO_2,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_29,.sig=SIG_ENET,.enable=P_PIN_MUX_REG(7,17),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_5,.sig=SIG_FEC_D5_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_24,.sig=SIG_VGA_SCL0,.enable=P_PIN_MUX_REG(9,6),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_12,.sig=SIG_NAND_ALE,.enable=P_PIN_MUX_REG(2,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_18,.sig=SIG_LCDIN_B2,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_12,.sig=SIG_CLK_OUT0,.enable=P_PIN_MUX_REG(9,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_14,.sig=SIG_SPI_SS1,.enable=P_PIN_MUX_REG(8,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_6,.sig=SIG_RMII_TX_DATA0,.enable=P_PIN_MUX_REG(6,13),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_23,.sig=SIG_LCD_B7,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_21,.sig=SIG_VGA_SDA1,.enable=P_PIN_MUX_REG(9,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_29,.sig=SIG_DEMOD_TBUS_29,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_0,.sig=SIG_TCON_STH2,.enable=P_PIN_MUX_REG(6,4),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_7,.sig=SIG_PCM_CK,.enable=P_PIN_MUX_REG(3,27),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_9,.sig=SIG_NAND_CE1,.enable=P_PIN_MUX_REG(2,24),.disable=NOT_EXIST},
	{.pad=PAD_CARD_7,.sig=SIG_TVAFE_TBUS_30,.enable=P_PIN_MUX_REG(6,23),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_13,.sig=SIG_NAND_CLE,.enable=P_PIN_MUX_REG(2,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_4,.sig=SIG_TCON_STV1,.enable=P_PIN_MUX_REG(9,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_2,.sig=SIG_HDMIRX_SCL_A,.enable=P_PIN_MUX_REG(0,25),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_9,.sig=SIG_I2C_SCK_B,.enable=P_PIN_MUX_REG(5,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_1,.sig=SIG_LCDIN_R1,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_6,.sig=SIG_NAND_IO_6,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_4,.sig=SIG_DEMOD_ADC_I_4,.enable=P_PIN_MUX_REG(8,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_19,.sig=SIG_TVAFE_TBUS_19,.enable=P_PIN_MUX_REG(6,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_4,.sig=SIG_HDMIRX_5V_B,.enable=P_PIN_MUX_REG(0,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_13,.sig=SIG_PCM_CK,.enable=P_PIN_MUX_REG(4,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_10,.sig=SIG_FEC_D_VALID_B,.enable=P_PIN_MUX_REG(3,7),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_25,.sig=SIG_DEMOD_TBUS_25,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_26,.sig=SIG_STREAMIF_14,.enable=P_PIN_MUX_REG(7,14),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_13,.sig=SIG_DEMOD_TBUS_13,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_6,.sig=SIG_FEC_D6_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_2,.sig=SIG_DEMOD_ADC_O_2,.enable=P_PIN_MUX_REG(8,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_3,.sig=SIG_HDMITX_SCL,.enable=P_PIN_MUX_REG(1,24),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_7,.sig=SIG_TCON_CLK0,.enable=P_PIN_MUX_REG(9,29),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_11,.sig=SIG_UART_RTS_PMIC,.enable=P_PIN_MUX_REG(10,27),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_0,.sig=SIG_JTAG_TDO_ARC,.enable=P_PIN_MUX_REG(10,16),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_23,.sig=SIG_LCDIN_B7,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_22,.sig=SIG_LCD_B6,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_15,.sig=SIG_TVAFE_TBUS_15,.enable=P_PIN_MUX_REG(6,21),.disable=NOT_EXIST},
	{.pad=PAD_CARD_4,.sig=SIG_HDMIRX_DTB_0,.enable=P_PIN_MUX_REG(1,4),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_8,.sig=SIG_FEC_CLK_B,.enable=P_PIN_MUX_REG(3,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_5,.sig=SIG_TVAFE_TBUS_5,.enable=P_PIN_MUX_REG(6,20),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_16,.sig=SIG_NAND_DQS,.enable=P_PIN_MUX_REG(2,27),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_6,.sig=SIG_I2C_SDA_SLAVE,.enable=P_PIN_MUX_REG(5,29),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_6,.sig=SIG_PWM_VS,.enable=P_PIN_MUX_REG(2,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_5,.sig=SIG_VGA_HS,.enable=P_PIN_MUX_REG(1,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_6,.sig=SIG_HDMIRX_SCL_B,.enable=P_PIN_MUX_REG(0,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_12,.sig=SIG_FEC_FAIL_OUT,.enable=P_PIN_MUX_REG(3,17),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_9,.sig=SIG_SDXC_CMD_A,.enable=P_PIN_MUX_REG(5,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_0,.sig=SIG_TCON_CPH1,.enable=P_PIN_MUX_REG(9,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_0,.sig=SIG_FEC_D0_B,.enable=P_PIN_MUX_REG(3,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_6,.sig=SIG_LCDIN_R6,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_9,.sig=SIG_I2C_SCK_SLAVE,.enable=P_PIN_MUX_REG(5,24),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_19,.sig=SIG_HDMIRX_AUDMEAS_CLK,.enable=P_PIN_MUX_REG(1,0),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_14,.sig=SIG_FEC_SOP_OUT,.enable=P_PIN_MUX_REG(3,15),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_26,.sig=SIG_TVAFE_TBUS_26,.enable=P_PIN_MUX_REG(6,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_26,.sig=SIG_VGA_VSYNC0,.enable=P_PIN_MUX_REG(9,4),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_5,.sig=SIG_PWM_VS,.enable=P_PIN_MUX_REG(7,30),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_3,.sig=SIG_RMII_TX_DATA3,.enable=P_PIN_MUX_REG(6,16),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_10,.sig=SIG_DEMOD_ADC_CLK_I,.enable=P_PIN_MUX_REG(8,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_1,.sig=SIG_UART_RX_A,.enable=P_PIN_MUX_REG(4,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_2,.sig=SIG_I2C_SDA_C,.enable=P_PIN_MUX_REG(4,17),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_20,.sig=SIG_DEMOD_TBUS_20,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_22,.sig=SIG_STREAMIF_10,.enable=P_PIN_MUX_REG(7,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_10,.sig=SIG_UART_CTS_PMIC,.enable=P_PIN_MUX_REG(10,28),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_2,.sig=SIG_UART_TX_PMIC,.enable=P_PIN_MUX_REG(10,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_1,.sig=SIG_DEMOD_TBUS_1,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_3,.sig=SIG_UART_RTS,.enable=P_PIN_MUX_REG(10,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_20,.sig=SIG_LCDIN_B4,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_3,.sig=SIG_FEC_D3_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_2,.sig=SIG_TCON_CPV1,.enable=P_PIN_MUX_REG(9,24),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_9,.sig=SIG_FEC_SOP_A,.enable=P_PIN_MUX_REG(3,1),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_6,.sig=SIG_IR_BLASTER,.enable=P_PIN_MUX_REG(10,31),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_12,.sig=SIG_RMII_RX_DATA0,.enable=P_PIN_MUX_REG(6,7),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_18,.sig=SIG_HDMIRX_PIX_CLK,.enable=P_PIN_MUX_REG(1,1),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_22,.sig=SIG_TVAFE_TBUS_22,.enable=P_PIN_MUX_REG(6,22),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_13,.sig=SIG_SPI_NOR_Q_A,.enable=P_PIN_MUX_REG(5,3),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_10,.sig=SIG_TVAFE_TBUS_10,.enable=P_PIN_MUX_REG(6,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_25,.sig=SIG_VGA_SDA0,.enable=P_PIN_MUX_REG(9,5),.disable=NOT_EXIST},
	{.pad=PAD_CARD_8,.sig=SIG_DEMOD_TBUS_31,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_2,.sig=SIG_HDMITX_SDA,.enable=P_PIN_MUX_REG(1,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_4,.sig=SIG_DDR_PLL_CLK,.enable=P_PIN_MUX_REG(5,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_12,.sig=SIG_HDMI_AUD_PLL,.enable=P_PIN_MUX_REG(5,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_3,.sig=SIG_LCDIN_R3,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_3,.sig=SIG_SD_D3_A,.enable=P_PIN_MUX_REG(8,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_27,.sig=SIG_STREAMIF_15,.enable=P_PIN_MUX_REG(7,15),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_0,.sig=SIG_NAND_IO_0,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_0,.sig=SIG_TCON_CPH3,.enable=P_PIN_MUX_REG(9,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_16,.sig=SIG_STREAMIF_4,.enable=P_PIN_MUX_REG(7,4),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_7,.sig=SIG_DEMOD_ADC_I_7,.enable=P_PIN_MUX_REG(8,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_25,.sig=SIG_LCDIN_HS,.enable=P_PIN_MUX_REG(0,8),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_20,.sig=SIG_STREAMIF_8,.enable=P_PIN_MUX_REG(7,8),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_0,.sig=SIG_HDMIRX_5V_A,.enable=P_PIN_MUX_REG(0,27),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_11,.sig=SIG_I2S_OUT_CH67,.enable=P_PIN_MUX_REG(8,29),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_16,.sig=SIG_I2S_IN_AO_CLK,.enable=P_PIN_MUX_REG(8,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_9,.sig=SIG_TVAFE_TBUS_9,.enable=P_PIN_MUX_REG(6,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_7,.sig=SIG_TCON_7,.enable=P_PIN_MUX_REG(1,19),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_2,.sig=SIG_RMII_TX_EN,.enable=P_PIN_MUX_REG(6,17),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_16,.sig=SIG_DEMOD_TBUS_16,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_11,.sig=SIG_SDXC_CLK_C,.enable=P_PIN_MUX_REG(4,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_4,.sig=SIG_FEC_D4_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_14,.sig=SIG_I2S_OUT_CH01,.enable=P_PIN_MUX_REG(8,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_5,.sig=SIG_DEMOD_ADC_O_5,.enable=P_PIN_MUX_REG(8,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_17,.sig=SIG_LCDIN_B1,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_8,.sig=SIG_LCDIN_G0,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_4,.sig=SIG_NAND_IO_4,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_13,.sig=SIG_RMII_MDIO,.enable=P_PIN_MUX_REG(6,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_0,.sig=SIG_REF_CLK_IN,.enable=P_PIN_MUX_REG(6,31),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_15,.sig=SIG_I2S_OUT_LR_CLK,.enable=P_PIN_MUX_REG(8,25),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_16,.sig=SIG_I2S_OUT_AO_CLK,.enable=P_PIN_MUX_REG(8,23),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_17,.sig=SIG_PWM_VS,.enable=P_PIN_MUX_REG(7,29),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_1,.sig=SIG_HDMIRX_HPD_A,.enable=P_PIN_MUX_REG(0,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_2,.sig=SIG_SD_D2_A,.enable=P_PIN_MUX_REG(8,3),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_1,.sig=SIG_UART_RX,.enable=P_PIN_MUX_REG(10,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_3,.sig=SIG_TVAFE_TBUS_3,.enable=P_PIN_MUX_REG(6,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_10,.sig=SIG_SPI_SS0,.enable=P_PIN_MUX_REG(8,16),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_8,.sig=SIG_LCD_G0,.enable=P_PIN_MUX_REG(0,3),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_27,.sig=SIG_DEMOD_TBUS_27,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_0,.sig=SIG_LCDIN_R0,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_6,.sig=SIG_CLK_OUT2,.enable=P_PIN_MUX_REG(10,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_6,.sig=SIG_PWM_A,.enable=P_PIN_MUX_REG(2,0),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_13,.sig=SIG_STREAMIF_1,.enable=P_PIN_MUX_REG(7,1),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_5,.sig=SIG_FEC_D_VALID_A,.enable=P_PIN_MUX_REG(7,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_13,.sig=SIG_I2S_OUT_CH23,.enable=P_PIN_MUX_REG(8,27),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_5,.sig=SIG_DEMOD_TBUS_5,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_23,.sig=SIG_STREAMIF_11,.enable=P_PIN_MUX_REG(7,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_21,.sig=SIG_SPI_SS1,.enable=P_PIN_MUX_REG(2,30),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_2,.sig=SIG_DEMOD_ADC_I_2,.enable=P_PIN_MUX_REG(8,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_29,.sig=SIG_TVAFE_TBUS_29,.enable=P_PIN_MUX_REG(6,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_9,.sig=SIG_FEC_SOP_B,.enable=P_PIN_MUX_REG(3,8),.disable=NOT_EXIST},
	{.pad=PAD_CARD_4,.sig=SIG_SD_CLK_B,.enable=P_PIN_MUX_REG(2,11),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_6,.sig=SIG_SDXC_D6_C,.enable=P_PIN_MUX_REG(4,28),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_23,.sig=SIG_FEC_D7_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_5,.sig=SIG_ADC_PLL,.enable=P_PIN_MUX_REG(5,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_13,.sig=SIG_LCD_G5,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_11,.sig=SIG_RMII_RX_DATA1,.enable=P_PIN_MUX_REG(6,8),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_1,.sig=SIG_SD_D1_A,.enable=P_PIN_MUX_REG(8,4),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_11,.sig=SIG_SPI_SCLK,.enable=P_PIN_MUX_REG(8,15),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_2,.sig=SIG_I2C_SCK,.enable=P_PIN_MUX_REG(10,8),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_23,.sig=SIG_DEMOD_TBUS_23,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_22,.sig=SIG_LCDIN_B6,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_17,.sig=SIG_LCD_B1,.enable=P_PIN_MUX_REG(0,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_5,.sig=SIG_HDMIRX_HPD_B,.enable=P_PIN_MUX_REG(0,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_11,.sig=SIG_DEMOD_TBUS_11,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_3,.sig=SIG_SDXC_D3_C,.enable=P_PIN_MUX_REG(4,29),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_11,.sig=SIG_HDMI_CH0_TMDS,.enable=P_PIN_MUX_REG(5,15),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_0,.sig=SIG_DEMOD_ADC_O_0,.enable=P_PIN_MUX_REG(8,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_3,.sig=SIG_TCON_3,.enable=P_PIN_MUX_REG(1,15),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_4,.sig=SIG_HDMITX_CEC,.enable=P_PIN_MUX_REG(1,25),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_15,.sig=SIG_SPI_SS2,.enable=P_PIN_MUX_REG(8,18),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_13,.sig=SIG_TVAFE_TBUS_13,.enable=P_PIN_MUX_REG(6,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_2,.sig=SIG_I2C_SDA_SLAVE,.enable=P_PIN_MUX_REG(4,15),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_11,.sig=SIG_FEC_FAIL_B,.enable=P_PIN_MUX_REG(3,6),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_10,.sig=SIG_SDXC_CMD_C,.enable=P_PIN_MUX_REG(4,27),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_5,.sig=SIG_LCDIN_R5,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_3,.sig=SIG_HDMIRX_SDA_A,.enable=P_PIN_MUX_REG(0,24),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_4,.sig=SIG_UART_TX_PMIC,.enable=P_PIN_MUX_REG(10,24),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_5,.sig=SIG_I2C_SDA_SLAVE,.enable=P_PIN_MUX_REG(10,1),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_0,.sig=SIG_TVAFE_TBUS_0,.enable=P_PIN_MUX_REG(6,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_7,.sig=SIG_LCD_R7,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_4,.sig=SIG_SDXC_D4_C,.enable=P_PIN_MUX_REG(4,28),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_8,.sig=SIG_HDMIRX_5V_C,.enable=P_PIN_MUX_REG(0,19),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_4,.sig=SIG_TCON_OEV3,.enable=P_PIN_MUX_REG(6,0),.disable=NOT_EXIST},
	{.pad=PAD_CARD_3,.sig=SIG_SDXC_D3_B,.enable=P_PIN_MUX_REG(2,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_2,.sig=SIG_UART_CTS,.enable=P_PIN_MUX_REG(10,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_12,.sig=SIG_LCD_G4,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_7,.sig=SIG_I2C_SCK_A,.enable=P_PIN_MUX_REG(5,30),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_0,.sig=SIG_UART_TX_C,.enable=P_PIN_MUX_REG(4,3),.disable=NOT_EXIST},
	{.pad=PAD_CARD_6,.sig=SIG_HDMIRX_DTB_2,.enable=P_PIN_MUX_REG(1,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_24,.sig=SIG_TVAFE_TBUS_24,.enable=P_PIN_MUX_REG(6,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_7,.sig=SIG_TVAFE_TBUS_7,.enable=P_PIN_MUX_REG(6,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_16,.sig=SIG_LCD_B0,.enable=P_PIN_MUX_REG(0,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_9,.sig=SIG_SD_CMD_A,.enable=P_PIN_MUX_REG(8,0),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_14,.sig=SIG_SPI_NOR_C_A,.enable=P_PIN_MUX_REG(5,2),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_1,.sig=SIG_SDXC_D1_C,.enable=P_PIN_MUX_REG(4,29),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_11,.sig=SIG_CLK_OUT2,.enable=P_PIN_MUX_REG(10,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_19,.sig=SIG_LCDIN_B3,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_CARD_0,.sig=SIG_SDXC_D0_B,.enable=P_PIN_MUX_REG(2,7),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_2,.sig=SIG_TCON_2,.enable=P_PIN_MUX_REG(1,14),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_19,.sig=SIG_DEMOD_TBUS_19,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_8,.sig=SIG_DEMOD_ADC_O_8,.enable=P_PIN_MUX_REG(8,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_3,.sig=SIG_FEC_D3_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_9,.sig=SIG_DEMOD_TBUS_9,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_4,.sig=SIG_LCD_R4,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_9,.sig=SIG_DEMOD_ADC_I_9,.enable=P_PIN_MUX_REG(8,10),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_12,.sig=SIG_SPI_NOR_D_A,.enable=P_PIN_MUX_REG(5,1),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_20,.sig=SIG_SPI_SS0,.enable=P_PIN_MUX_REG(2,31),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_7,.sig=SIG_REMOTE,.enable=P_PIN_MUX_REG(10,0),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_5,.sig=SIG_SDXC_D5_A,.enable=P_PIN_MUX_REG(5,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_24,.sig=SIG_STREAMIF_12,.enable=P_PIN_MUX_REG(7,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_20,.sig=SIG_TVAFE_TBUS_20,.enable=P_PIN_MUX_REG(6,22),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_10,.sig=SIG_NAND_CE2,.enable=P_PIN_MUX_REG(2,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_20,.sig=SIG_FEC_D4_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_3,.sig=SIG_NAND_IO_3,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_4,.sig=SIG_I2C_SCK,.enable=P_PIN_MUX_REG(10,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_4,.sig=SIG_FEC_FAIL_A,.enable=P_PIN_MUX_REG(7,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_3,.sig=SIG_SYS_PLL_DIV3,.enable=P_PIN_MUX_REG(5,23),.disable=NOT_EXIST},
	{.pad=PAD_CARD_1,.sig=SIG_SDXC_D1_B,.enable=P_PIN_MUX_REG(2,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_2,.sig=SIG_SDXC_D2_A,.enable=P_PIN_MUX_REG(5,13),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_15,.sig=SIG_ISO7816_DET,.enable=P_PIN_MUX_REG(4,18),.disable=NOT_EXIST},
	{.pad=PAD_CARD_8,.sig=SIG_TVAFE_TBUS_31,.enable=P_PIN_MUX_REG(6,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_23,.sig=SIG_VGA_HSYNC1,.enable=P_PIN_MUX_REG(9,7),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_1,.sig=SIG_HDMITX_HPD,.enable=P_PIN_MUX_REG(1,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_6,.sig=SIG_FEC_D6_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_5,.sig=SIG_DEMOD_ADC_I_5,.enable=P_PIN_MUX_REG(8,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_4,.sig=SIG_RMII_TX_DATA2,.enable=P_PIN_MUX_REG(6,15),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_19,.sig=SIG_DEMOD_IF_AGC,.enable=P_PIN_MUX_REG(9,0),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_27,.sig=SIG_VGA_HSYNC0,.enable=P_PIN_MUX_REG(9,3),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_19,.sig=SIG_SPDIF_OUT,.enable=P_PIN_MUX_REG(3,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_12,.sig=SIG_HDMIRX_5V_D,.enable=P_PIN_MUX_REG(0,15),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_3,.sig=SIG_UART_RTS_A,.enable=P_PIN_MUX_REG(4,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_7,.sig=SIG_I2C_SCK_SLAVE,.enable=P_PIN_MUX_REG(5,28),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_3,.sig=SIG_LCD_R3,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_15,.sig=SIG_NAND_REn_WR,.enable=P_PIN_MUX_REG(2,18),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_7,.sig=SIG_NAND_IO_7,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_11,.sig=SIG_SD_CLK_C,.enable=P_PIN_MUX_REG(6,24),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_14,.sig=SIG_DEMOD_TBUS_14,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_2,.sig=SIG_I2C_CLK_SLAVE,.enable=P_PIN_MUX_REG(10,4),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_3,.sig=SIG_DEMOD_ADC_O_3,.enable=P_PIN_MUX_REG(8,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_4,.sig=SIG_TVAFE_TBUS_4,.enable=P_PIN_MUX_REG(6,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_3,.sig=SIG_SDXC_D3_A,.enable=P_PIN_MUX_REG(5,13),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_0,.sig=SIG_FEC_D0_A,.enable=P_PIN_MUX_REG(3,4),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_22,.sig=SIG_FEC_D6_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_12,.sig=SIG_LCDIN_G4,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_15,.sig=SIG_HDMIRX_SDA_D,.enable=P_PIN_MUX_REG(0,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_16,.sig=SIG_TVAFE_TBUS_16,.enable=P_PIN_MUX_REG(6,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_20,.sig=SIG_PWM_VS,.enable=P_PIN_MUX_REG(7,27),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_0,.sig=SIG_SDXC_D0_A,.enable=P_PIN_MUX_REG(5,14),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_9,.sig=SIG_UART_RX_PMIC,.enable=P_PIN_MUX_REG(10,29),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_1,.sig=SIG_RMII_TX_CLK,.enable=P_PIN_MUX_REG(6,18),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_12,.sig=SIG_CLK_OUT3,.enable=P_PIN_MUX_REG(3,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_18,.sig=SIG_STREAMIF_6,.enable=P_PIN_MUX_REG(7,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_0,.sig=SIG_LCD_R0,.enable=P_PIN_MUX_REG(0,1),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_1,.sig=SIG_TCON_CPV2,.enable=P_PIN_MUX_REG(6,3),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_10,.sig=SIG_I2S_IN_CH01,.enable=P_PIN_MUX_REG(8,30),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_0,.sig=SIG_UART_TX_A,.enable=P_PIN_MUX_REG(4,13),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_7,.sig=SIG_FEC_D7_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_0,.sig=SIG_REF_CLK_OUT,.enable=P_PIN_MUX_REG(6,30),.disable=NOT_EXIST},
	{.pad=PAD_CARD_2,.sig=SIG_SD_D2_B,.enable=P_PIN_MUX_REG(2,13),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_2,.sig=SIG_TCON_STV2,.enable=P_PIN_MUX_REG(6,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_0,.sig=SIG_DEMOD_ADC_I_0,.enable=P_PIN_MUX_REG(8,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_18,.sig=SIG_SPDIF_IN,.enable=P_PIN_MUX_REG(3,24),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_27,.sig=SIG_TVAFE_TBUS_27,.enable=P_PIN_MUX_REG(6,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_21,.sig=SIG_LCDIN_B5,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_0,.sig=SIG_DEMOD_TBUS_0,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_25,.sig=SIG_STREAMIF_13,.enable=P_PIN_MUX_REG(7,13),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_10,.sig=SIG_HDMI_CEC,.enable=P_PIN_MUX_REG(10,17),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_1,.sig=SIG_FEC_D1_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_21,.sig=SIG_DEMOD_TBUS_21,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_7,.sig=SIG_DEMOD_TBUS_7,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_5,.sig=SIG_UART_RX_B,.enable=P_PIN_MUX_REG(4,8),.disable=NOT_EXIST},
	{.pad=PAD_CARD_4,.sig=SIG_SDXC_CLK_B,.enable=P_PIN_MUX_REG(2,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_15,.sig=SIG_STREAMIF_3,.enable=P_PIN_MUX_REG(7,3),.disable=NOT_EXIST},
	{.pad=PAD_CARD_1,.sig=SIG_SD_D1_B,.enable=P_PIN_MUX_REG(2,14),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_11,.sig=SIG_TVAFE_TBUS_11,.enable=P_PIN_MUX_REG(6,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_6,.sig=SIG_TCON_VCOM,.enable=P_PIN_MUX_REG(9,28),.disable=NOT_EXIST},
	{.pad=PAD_CARD_7,.sig=SIG_HDMIRX_DTB_3,.enable=P_PIN_MUX_REG(1,7),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_15,.sig=SIG_I2S_IN_LR_CLK,.enable=P_PIN_MUX_REG(8,24),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_5,.sig=SIG_TCON_STH1,.enable=P_PIN_MUX_REG(9,27),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_21,.sig=SIG_LCD_B5,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_4,.sig=SIG_FEC_D4_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_8,.sig=SIG_DEMOD_ADC_I_8,.enable=P_PIN_MUX_REG(8,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_9,.sig=SIG_LCDIN_G1,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_17,.sig=SIG_I2S_OUT_AM_CLK,.enable=P_PIN_MUX_REG(8,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_2,.sig=SIG_UART_CTS_A,.enable=P_PIN_MUX_REG(4,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_22,.sig=SIG_SPI_SS2,.enable=P_PIN_MUX_REG(2,29),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_11,.sig=SIG_NAND_RB1,.enable=P_PIN_MUX_REG(2,16),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_1,.sig=SIG_NAND_IO_1,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
	{.pad=PAD_CARD_0,.sig=SIG_SD_D0_B,.enable=P_PIN_MUX_REG(2,15),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_8,.sig=SIG_MP1_CLK_OUT,.enable=P_PIN_MUX_REG(5,18),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_17,.sig=SIG_SPI_NOR_CS_N_A,.enable=P_PIN_MUX_REG(5,0),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_17,.sig=SIG_DEMOD_TBUS_17,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_6,.sig=SIG_DEMOD_ADC_O_6,.enable=P_PIN_MUX_REG(8,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_2,.sig=SIG_TVAFE_TBUS_2,.enable=P_PIN_MUX_REG(6,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_1,.sig=SIG_TCON_OEV1,.enable=P_PIN_MUX_REG(9,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_14,.sig=SIG_LCDIN_G6,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_3,.sig=SIG_SD_D3_C,.enable=P_PIN_MUX_REG(6,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_12,.sig=SIG_STREAMIF_0,.enable=P_PIN_MUX_REG(7,0),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_4,.sig=SIG_DEMOD_TBUS_4,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_3,.sig=SIG_TCON_OEH,.enable=P_PIN_MUX_REG(9,25),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_20,.sig=SIG_LCD_B4,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_5,.sig=SIG_NAND_IO_5,.enable=P_PIN_MUX_REG(2,26),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_28,.sig=SIG_DEMOD_TBUS_28,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_12,.sig=SIG_ISO7816_RESET,.enable=P_PIN_MUX_REG(4,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_5,.sig=SIG_FEC_D5_B,.enable=P_PIN_MUX_REG(3,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_21,.sig=SIG_FEC_D5_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_0,.sig=SIG_TCON_CPH2,.enable=P_PIN_MUX_REG(9,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_3,.sig=SIG_I2C_SDA_SLAVE,.enable=P_PIN_MUX_REG(10,3),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_3,.sig=SIG_DEMOD_ADC_I_3,.enable=P_PIN_MUX_REG(8,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_6,.sig=SIG_HDMI_CEC,.enable=P_PIN_MUX_REG(10,14),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_18,.sig=SIG_TVAFE_TBUS_18,.enable=P_PIN_MUX_REG(6,22),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_2,.sig=SIG_SD_D2_C,.enable=P_PIN_MUX_REG(6,27),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_17,.sig=SIG_PWM_C,.enable=P_PIN_MUX_REG(3,25),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_14,.sig=SIG_NAND_WEn_CLK,.enable=P_PIN_MUX_REG(2,19),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_17,.sig=SIG_FEC_D1_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_3,.sig=SIG_I2C_SCK_SLAVE,.enable=P_PIN_MUX_REG(4,14),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_8,.sig=SIG_NAND_CE0,.enable=P_PIN_MUX_REG(2,25),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_16,.sig=SIG_SPI_RDYn,.enable=P_PIN_MUX_REG(8,17),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_7,.sig=SIG_MP0_CLK_OUT,.enable=P_PIN_MUX_REG(5,19),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_24,.sig=SIG_DEMOD_TBUS_24,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_12,.sig=SIG_DEMOD_TBUS_12,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_11,.sig=SIG_LCDIN_G3,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_1,.sig=SIG_DEMOD_ADC_O_1,.enable=P_PIN_MUX_REG(8,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_6,.sig=SIG_TCON_6,.enable=P_PIN_MUX_REG(1,18),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_10,.sig=SIG_HDMIRX_SCL_C,.enable=P_PIN_MUX_REG(0,17),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_22,.sig=SIG_VGA_VSYNC1,.enable=P_PIN_MUX_REG(9,8),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_27,.sig=SIG_LCDIN_DE,.enable=P_PIN_MUX_REG(0,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_19,.sig=SIG_STREAMIF_7,.enable=P_PIN_MUX_REG(7,7),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_14,.sig=SIG_TVAFE_TBUS_14,.enable=P_PIN_MUX_REG(6,21),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_4,.sig=SIG_PCM_OUT,.enable=P_PIN_MUX_REG(3,30),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_12,.sig=SIG_SPI_MOSI,.enable=P_PIN_MUX_REG(8,14),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_7,.sig=SIG_FEC_CLK_A,.enable=P_PIN_MUX_REG(7,18),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_1,.sig=SIG_SD_D1_C,.enable=P_PIN_MUX_REG(6,28),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_13,.sig=SIG_FEC_D_VALID_OUT,.enable=P_PIN_MUX_REG(3,16),.disable=NOT_EXIST},
	{.pad=PAD_CARD_5,.sig=SIG_HDMIRX_DTB_1,.enable=P_PIN_MUX_REG(1,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_6,.sig=SIG_I2C_SDA_A,.enable=P_PIN_MUX_REG(5,31),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_6,.sig=SIG_TVAFE_TBUS_6,.enable=P_PIN_MUX_REG(6,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_5,.sig=SIG_RMII_TX_DATA1,.enable=P_PIN_MUX_REG(6,14),.disable=NOT_EXIST},
	{.pad=PAD_CARD_5,.sig=SIG_SD_CMD_B,.enable=P_PIN_MUX_REG(2,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_19,.sig=SIG_FEC_D3_OUT,.enable=P_PIN_MUX_REG(3,12),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_2,.sig=SIG_FEC_D2_A,.enable=P_PIN_MUX_REG(3,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_12,.sig=SIG_I2S_OUT_CH45,.enable=P_PIN_MUX_REG(8,28),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_15,.sig=SIG_LCD_G7,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_25,.sig=SIG_TVAFE_TBUS_25,.enable=P_PIN_MUX_REG(6,23),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_8,.sig=SIG_DEMOD_TBUS_8,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_19,.sig=SIG_LCD_B3,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_7,.sig=SIG_SDXC_D7_C,.enable=P_PIN_MUX_REG(4,28),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_14,.sig=SIG_HDMIRX_SCL_D,.enable=P_PIN_MUX_REG(0,13),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_5,.sig=SIG_TCON_5,.enable=P_PIN_MUX_REG(1,17),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_9,.sig=SIG_DEMOD_ADC_O_9,.enable=P_PIN_MUX_REG(8,9),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_11,.sig=SIG_NAND_CE3,.enable=P_PIN_MUX_REG(2,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_6,.sig=SIG_FEC_SOP_A,.enable=P_PIN_MUX_REG(7,19),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_9,.sig=SIG_LCD_G1,.enable=P_PIN_MUX_REG(0,3),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_26,.sig=SIG_LCDIN_VS,.enable=P_PIN_MUX_REG(0,9),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_0,.sig=SIG_SD_D0_C,.enable=P_PIN_MUX_REG(6,29),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_10,.sig=SIG_FCLK_DIV5,.enable=P_PIN_MUX_REG(5,16),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_3,.sig=SIG_I2C_SCK_C,.enable=P_PIN_MUX_REG(4,16),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_8,.sig=SIG_I2C_SDA_SLAVE,.enable=P_PIN_MUX_REG(5,25),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_3,.sig=SIG_UART_RX_PMIC,.enable=P_PIN_MUX_REG(10,25),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_21,.sig=SIG_TVAFE_TBUS_21,.enable=P_PIN_MUX_REG(6,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_9,.sig=SIG_HDMIRX_HPD_C,.enable=P_PIN_MUX_REG(0,18),.disable=NOT_EXIST},
	{.pad=PAD_CARD_7,.sig=SIG_DEMOD_TBUS_30,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_2,.sig=SIG_DEMOD_TBUS_2,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_19,.sig=SIG_CLK_OUT1,.enable=P_PIN_MUX_REG(3,22),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_17,.sig=SIG_HDMIRX_TMDS_CLK,.enable=P_PIN_MUX_REG(1,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_8,.sig=SIG_SDXC_CLK_A,.enable=P_PIN_MUX_REG(5,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_15,.sig=SIG_FEC_CLK_OUT,.enable=P_PIN_MUX_REG(3,14),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_14,.sig=SIG_LCD_G6,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_14,.sig=SIG_ISO7816_DATA,.enable=P_PIN_MUX_REG(4,19),.disable=NOT_EXIST},
	{.pad=PAD_GPIOAO_3,.sig=SIG_I2C_SDA,.enable=P_PIN_MUX_REG(10,7),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_23,.sig=SIG_PWM_VS,.enable=P_PIN_MUX_REG(7,24),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_10,.sig=SIG_NAND_RB0,.enable=P_PIN_MUX_REG(2,17),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_9,.sig=SIG_RMII_RX_DATA3,.enable=P_PIN_MUX_REG(6,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_6,.sig=SIG_DEMOD_ADC_I_6,.enable=P_PIN_MUX_REG(8,10),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_18,.sig=SIG_LCD_B2,.enable=P_PIN_MUX_REG(0,4),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_5,.sig=SIG_SDXC_D5_C,.enable=P_PIN_MUX_REG(4,28),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_7,.sig=SIG_HDMIRX_SDA_B,.enable=P_PIN_MUX_REG(0,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_10,.sig=SIG_FEC_D_VALID_A,.enable=P_PIN_MUX_REG(3,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOX_4,.sig=SIG_TCON_4,.enable=P_PIN_MUX_REG(1,16),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_10,.sig=SIG_DEMOD_ADC_CLK_O,.enable=P_PIN_MUX_REG(8,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOP_6,.sig=SIG_VGA_VS,.enable=P_PIN_MUX_REG(1,20),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_2,.sig=SIG_LCDIN_R2,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_13,.sig=SIG_LCDIN_G5,.enable=P_PIN_MUX_REG(0,6),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_10,.sig=SIG_PCM_OUT,.enable=P_PIN_MUX_REG(4,25),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_6,.sig=SIG_LCD_R6,.enable=P_PIN_MUX_REG(0,0),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_2,.sig=SIG_SDXC_D2_C,.enable=P_PIN_MUX_REG(4,29),.disable=NOT_EXIST},
	{.pad=PAD_GPIOY_22,.sig=SIG_PWM_VS,.enable=P_PIN_MUX_REG(7,25),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_17,.sig=SIG_STREAMIF_5,.enable=P_PIN_MUX_REG(7,5),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_15,.sig=SIG_DEMOD_TBUS_15,.enable=P_PIN_MUX_REG(8,11),.disable=NOT_EXIST},
	{.pad=PAD_GPIOB_11,.sig=SIG_LCD_G3,.enable=P_PIN_MUX_REG(0,2),.disable=NOT_EXIST},
	{.pad=PAD_GPIOZ_13,.sig=SIG_SPI_MISO,.enable=P_PIN_MUX_REG(8,13),.disable=NOT_EXIST},
	{.pad=PAD_BOOT_10,.sig=SIG_SD_CMD_C,.enable=P_PIN_MUX_REG(6,25),.disable=NOT_EXIST},
	{.pad=PAD_GPIOW_4,.sig=SIG_DEMOD_ADC_O_4,.enable=P_PIN_MUX_REG(8,9),.disable=NOT_EXIST},
	{.pad=PAD_GPIOA_21,.sig=SIG_STREAMIF_9,.enable=P_PIN_MUX_REG(7,9),.disable=NOT_EXIST},
};
static const char * pad_name[]={
	[172]="GPIOAO_2",
	[136]="GPIOB_20",
	[66]="GPIOW_18",
	[173]="GPIOAO_3",
	[137]="GPIOB_21",
	[67]="GPIOW_19",
	[174]="GPIOAO_4",
	[138]="GPIOB_22",
	[175]="GPIOAO_5",
	[139]="GPIOB_23",
	[176]="GPIOAO_6",
	[177]="GPIOAO_7",
	[178]="GPIOAO_8",
	[179]="GPIOAO_9",
	[78]="GPIOX_10",
	[68]="GPIOX_0",
	[180]="GPIOAO_10",
	[79]="GPIOX_11",
	[69]="GPIOX_1",
	[181]="GPIOAO_11",
	[80]="GPIOX_12",
	[70]="GPIOX_2",
	[71]="GPIOX_3",
	[140]="GPIOA_0",
	[72]="GPIOX_4",
	[141]="GPIOA_1",
	[73]="GPIOX_5",
	[142]="GPIOA_2",
	[74]="GPIOX_6",
	[143]="GPIOA_3",
	[75]="GPIOX_7",
	[144]="GPIOA_4",
	[76]="GPIOX_8",
	[145]="GPIOA_5",
	[77]="GPIOX_9",
	[146]="GPIOA_6",
	[147]="GPIOA_7",
	[148]="GPIOA_8",
	[149]="GPIOA_9",
	[150]="GPIOA_10",
	[151]="GPIOA_11",
	[152]="GPIOA_12",
	[153]="GPIOA_13",
	[154]="GPIOA_14",
	[155]="GPIOA_15",
	[156]="GPIOA_16",
	[157]="GPIOA_17",
	[158]="GPIOA_18",
	[159]="GPIOA_19",
	[30]="GPIOY_10",
	[31]="GPIOY_11",
	[99]="GPIOP_0",
	[32]="GPIOY_12",
	[100]="GPIOP_1",
	[33]="GPIOY_13",
	[101]="GPIOP_2",
	[34]="GPIOY_14",
	[102]="GPIOP_3",
	[35]="GPIOY_15",
	[103]="GPIOP_4",
	[36]="GPIOY_16",
	[104]="GPIOP_5",
	[37]="GPIOY_17",
	[105]="GPIOP_6",
	[38]="GPIOY_18",
	[106]="GPIOP_7",
	[39]="GPIOY_19",
	[126]="GPIOB_10",
	[127]="GPIOB_11",
	[128]="GPIOB_12",
	[129]="GPIOB_13",
	[20]="GPIOY_0",
	[130]="GPIOB_14",
	[21]="GPIOY_1",
	[131]="GPIOB_15",
	[22]="GPIOY_2",
	[132]="GPIOB_16",
	[23]="GPIOY_3",
	[133]="GPIOB_17",
	[116]="GPIOB_0",
	[24]="GPIOY_4",
	[134]="GPIOB_18",
	[117]="GPIOB_1",
	[25]="GPIOY_5",
	[135]="GPIOB_19",
	[118]="GPIOB_2",
	[26]="GPIOY_6",
	[119]="GPIOB_3",
	[27]="GPIOY_7",
	[120]="GPIOB_4",
	[28]="GPIOY_8",
	[121]="GPIOB_5",
	[29]="GPIOY_9",
	[122]="GPIOB_6",
	[10]="GPIOZ_10",
	[123]="GPIOB_7",
	[11]="GPIOZ_11",
	[124]="GPIOB_8",
	[12]="GPIOZ_12",
	[125]="GPIOB_9",
	[13]="GPIOZ_13",
	[14]="GPIOZ_14",
	[15]="GPIOZ_15",
	[16]="GPIOZ_16",
	[81]="BOOT_0",
	[17]="GPIOZ_17",
	[82]="BOOT_1",
	[18]="GPIOZ_18",
	[83]="BOOT_2",
	[19]="GPIOZ_19",
	[84]="BOOT_3",
	[85]="BOOT_4",
	[86]="BOOT_5",
	[87]="BOOT_6",
	[88]="BOOT_7",
	[89]="BOOT_8",
	[90]="BOOT_9",
	[160]="GPIOA_20",
	[161]="GPIOA_21",
	[162]="GPIOA_22",
	[48]="GPIOW_0",
	[163]="GPIOA_23",
	[49]="GPIOW_1",
	[164]="GPIOA_24",
	[50]="GPIOW_2",
	[165]="GPIOA_25",
	[51]="GPIOW_3",
	[166]="GPIOA_26",
	[91]="BOOT_10",
	[52]="GPIOW_4",
	[167]="GPIOA_27",
	[92]="BOOT_11",
	[53]="GPIOW_5",
	[0]="GPIOZ_0",
	[168]="GPIOA_28",
	[93]="BOOT_12",
	[54]="GPIOW_6",
	[1]="GPIOZ_1",
	[169]="GPIOA_29",
	[107]="CARD_0",
	[94]="BOOT_13",
	[55]="GPIOW_7",
	[2]="GPIOZ_2",
	[108]="CARD_1",
	[95]="BOOT_14",
	[56]="GPIOW_8",
	[3]="GPIOZ_3",
	[109]="CARD_2",
	[96]="BOOT_15",
	[57]="GPIOW_9",
	[4]="GPIOZ_4",
	[110]="CARD_3",
	[97]="BOOT_16",
	[5]="GPIOZ_5",
	[111]="CARD_4",
	[98]="BOOT_17",
	[40]="GPIOY_20",
	[6]="GPIOZ_6",
	[112]="CARD_5",
	[41]="GPIOY_21",
	[7]="GPIOZ_7",
	[113]="CARD_6",
	[42]="GPIOY_22",
	[8]="GPIOZ_8",
	[114]="CARD_7",
	[43]="GPIOY_23",
	[9]="GPIOZ_9",
	[115]="CARD_8",
	[44]="GPIOY_24",
	[45]="GPIOY_25",
	[58]="GPIOW_10",
	[46]="GPIOY_26",
	[59]="GPIOW_11",
	[47]="GPIOY_27",
	[60]="GPIOW_12",
	[61]="GPIOW_13",
	[62]="GPIOW_14",
	[63]="GPIOW_15",
	[170]="GPIOAO_0",
	[64]="GPIOW_16",
	[171]="GPIOAO_1",
	[65]="GPIOW_17",
	[PAD_MAX_PADS]=NULL
};
static const char * sig_name[]={
	[71]="DEMOD_ADC_O_0",
	[33]="I2S_OUT_AM_CLK",
	[74]="DEMOD_ADC_O_1",
	[77]="DEMOD_ADC_O_2",
	[80]="DEMOD_ADC_O_3",
	[83]="DEMOD_ADC_O_4",
	[86]="DEMOD_ADC_O_5",
	[89]="DEMOD_ADC_O_6",
	[92]="DEMOD_ADC_O_7",
	[95]="DEMOD_ADC_O_8",
	[98]="DEMOD_ADC_O_9",
	[129]="SDXC_D5_A",
	[158]="SDXC_D5_C",
	[43]="RMII_TX_EN",
	[236]="DDR_PLL_CLK",
	[66]="VGA_SCL0",
	[189]="TCON_OEV1",
	[61]="VGA_SCL1",
	[46]="TCON_OEV2",
	[48]="TCON_OEV3",
	[139]="SDXC_CMD_A",
	[217]="SDXC_CMD_B",
	[167]="SDXC_CMD_C",
	[166]="NAND_RB0",
	[170]="NAND_RB1",
	[291]="FEC_D2_A",
	[230]="FEC_D2_B",
	[23]="SPI_MISO",
	[332]="ISO7816_CMD",
	[109]="HDMIRX_TMDS_CLK",
	[39]="REF_CLK_OUT",
	[225]="LCD_R0",
	[404]="I2C_SCK",
	[227]="LCD_R1",
	[229]="LCD_R2",
	[231]="LCD_R3",
	[234]="LCD_R4",
	[267]="LCD_B0",
	[237]="LCD_R5",
	[269]="LCD_B1",
	[240]="LCD_R6",
	[271]="LCD_B2",
	[243]="LCD_R7",
	[273]="LCD_B3",
	[275]="LCD_B4",
	[277]="LCD_B5",
	[279]="LCD_B6",
	[281]="LCD_B7",
	[121]="SD_D2_A",
	[210]="SD_D2_B",
	[151]="SD_D2_C",
	[378]="LCDIN_CLK",
	[280]="FEC_D6_OUT",
	[13]="SPI_SS0",
	[25]="SPI_SS1",
	[27]="SPI_SS2",
	[65]="SPI_SS3",
	[303]="FEC_D5_A",
	[238]="FEC_D5_B",
	[272]="FEC_D2_OUT",
	[195]="TCON_OEH",
	[29]="I2S_OUT_LR_CLK",
	[16]="SPI_SCLK",
	[204]="TCON_CLK0",
	[184]="TCON_CPH1",
	[200]="TCON_STH1",
	[185]="TCON_CPH2",
	[40]="TCON_STH2",
	[401]="UART_RX",
	[186]="TCON_CPH3",
	[35]="SPDIF_OUT",
	[140]="SD_CMD_A",
	[218]="SD_CMD_B",
	[56]="RMII_RX_DATA0",
	[168]="SD_CMD_C",
	[68]="VGA_VSYNC0",
	[55]="RMII_RX_DATA1",
	[63]="VGA_VSYNC1",
	[54]="RMII_RX_DATA2",
	[53]="RMII_RX_DATA3",
	[194]="HDMITX_SCL",
	[19]="SPI_MOSI",
	[60]="DEMOD_IF_AGC",
	[260]="HDMI_AUD_PLL",
	[133]="FEC_SOP_A",
	[250]="FEC_SOP_B",
	[127]="FEC_FAIL_A",
	[180]="NAND_DQS",
	[256]="FEC_FAIL_B",
	[110]="HDMIRX_PIX_CLK",
	[203]="TCON_VCOM",
	[38]="REF_CLK_IN",
	[117]="SDXC_D1_A",
	[207]="SDXC_D1_B",
	[15]="PCM_IN",
	[147]="SDXC_D1_C",
	[198]="VGA_HS",
	[175]="NAND_CLE",
	[1]="UART_RX_A",
	[5]="UART_RX_B",
	[50]="RMII_TX_DATA0",
	[187]="UART_RX_C",
	[49]="RMII_TX_DATA1",
	[47]="RMII_TX_DATA2",
	[45]="RMII_TX_DATA3",
	[51]="RMII_RX_CLK",
	[14]="I2S_IN_CH01",
	[283]="LCDIN_R0",
	[286]="LCDIN_R1",
	[290]="LCDIN_R2",
	[294]="LCDIN_R3",
	[58]="RMII_MDC",
	[298]="LCDIN_R4",
	[346]="LCDIN_B0",
	[405]="I2C_CLK_SLAVE",
	[302]="LCDIN_R5",
	[350]="LCDIN_B1",
	[306]="LCDIN_R6",
	[354]="LCDIN_B2",
	[310]="LCDIN_R7",
	[358]="LCDIN_B3",
	[362]="LCDIN_B4",
	[366]="LCDIN_B5",
	[370]="LCDIN_B6",
	[407]="UART_RX_PMIC",
	[8]="I2C_SCK_A",
	[374]="LCDIN_B7",
	[11]="I2C_SCK_B",
	[52]="RMII_RX_DV",
	[193]="I2C_SCK_C",
	[126]="SDXC_D4_A",
	[156]="SDXC_D4_C",
	[386]="LCDIN_VS",
	[322]="DEMOD_TBUS_10",
	[325]="DEMOD_TBUS_11",
	[330]="DEMOD_TBUS_12",
	[335]="DEMOD_TBUS_13",
	[340]="DEMOD_TBUS_14",
	[345]="DEMOD_TBUS_15",
	[408]="I2C_SDA",
	[349]="DEMOD_TBUS_16",
	[353]="DEMOD_TBUS_17",
	[357]="DEMOD_TBUS_18",
	[361]="DEMOD_TBUS_19",
	[414]="UART_CTS_PMIC",
	[415]="UART_RTS_PMIC",
	[246]="LCD_G0",
	[249]="LCD_G1",
	[252]="LCD_G2",
	[255]="LCD_G3",
	[258]="LCD_G4",
	[9]="I2C_SCK_SLAVE",
	[261]="LCD_G5",
	[263]="LCD_G6",
	[265]="LCD_G7",
	[24]="I2S_OUT_CH23",
	[17]="I2S_OUT_CH67",
	[282]="FEC_D7_OUT",
	[135]="SDXC_D7_A",
	[287]="FEC_D1_A",
	[228]="FEC_D1_B",
	[162]="SDXC_D7_C",
	[12]="PCM_OUT",
	[36]="PWM_VS",
	[321]="TVAFE_TBUS_10",
	[257]="HDMI_CH0_TMDS",
	[324]="TVAFE_TBUS_11",
	[274]="FEC_D3_OUT",
	[329]="TVAFE_TBUS_12",
	[334]="TVAFE_TBUS_13",
	[339]="TVAFE_TBUS_14",
	[344]="TVAFE_TBUS_15",
	[348]="TVAFE_TBUS_16",
	[352]="TVAFE_TBUS_17",
	[356]="TVAFE_TBUS_18",
	[360]="TVAFE_TBUS_19",
	[402]="UART_CTS",
	[262]="FEC_D_VALID_OUT",
	[239]="ADC_PLL",
	[118]="SD_D1_A",
	[208]="SD_D1_B",
	[148]="SD_D1_C",
	[191]="HDMITX_SDA",
	[299]="FEC_D4_A",
	[235]="FEC_D4_B",
	[79]="HDMIRX_SDA_A",
	[91]="HDMIRX_SDA_B",
	[103]="HDMIRX_SDA_C",
	[107]="HDMIRX_SDA_D",
	[108]="HDMIRX_CEC",
	[411]="IR_BLASTER",
	[130]="FEC_D_VALID_A",
	[253]="FEC_D_VALID_B",
	[32]="I2S_OUT_AO_CLK",
	[259]="FEC_FAIL_OUT",
	[233]="SYS_PLL_DIV3",
	[163]="NAND_CE0",
	[164]="NAND_CE1",
	[41]="RMII_TX_CLK",
	[165]="NAND_CE2",
	[169]="NAND_CE3",
	[410]="HDMI_CEC",
	[311]="FEC_D7_A",
	[244]="FEC_D7_B",
	[59]="DEMOD_RF_AGC",
	[18]="PCM_FS",
	[245]="MP0_CLK_OUT",
	[176]="SPI_NOR_Q_A",
	[137]="SDXC_CLK_A",
	[214]="SDXC_CLK_B",
	[171]="SDXC_CLK_C",
	[314]="LCDIN_G0",
	[317]="LCDIN_G1",
	[320]="LCDIN_G2",
	[248]="MP1_CLK_OUT",
	[323]="LCDIN_G3",
	[326]="LCDIN_G4",
	[331]="LCDIN_G5",
	[336]="LCDIN_G6",
	[341]="LCDIN_G7",
	[69]="VGA_HSYNC0",
	[64]="VGA_HSYNC1",
	[114]="SDXC_D0_A",
	[205]="SDXC_D0_B",
	[144]="SDXC_D0_C",
	[251]="MP2_CLK_OUT",
	[3]="UART_RTS_A",
	[181]="SPI_NOR_CS_N_A",
	[394]="ENET",
	[365]="DEMOD_TBUS_20",
	[369]="DEMOD_TBUS_21",
	[373]="DEMOD_TBUS_22",
	[377]="DEMOD_TBUS_23",
	[381]="DEMOD_TBUS_24",
	[174]="SPI_NOR_D_A",
	[385]="DEMOD_TBUS_25",
	[389]="DEMOD_TBUS_26",
	[393]="DEMOD_TBUS_27",
	[396]="DEMOD_TBUS_28",
	[398]="DEMOD_TBUS_29",
	[28]="I2S_IN_LR_CLK",
	[327]="ISO7816_RESET",
	[7]="I2C_SDA_SLAVE",
	[123]="SDXC_D3_A",
	[211]="SDXC_D3_B",
	[153]="SDXC_D3_C",
	[276]="FEC_D4_OUT",
	[364]="TVAFE_TBUS_20",
	[284]="TVAFE_TBUS_0",
	[368]="TVAFE_TBUS_21",
	[288]="TVAFE_TBUS_1",
	[372]="TVAFE_TBUS_22",
	[292]="TVAFE_TBUS_2",
	[376]="TVAFE_TBUS_23",
	[380]="TVAFE_TBUS_24",
	[296]="TVAFE_TBUS_3",
	[384]="TVAFE_TBUS_25",
	[300]="TVAFE_TBUS_4",
	[388]="TVAFE_TBUS_26",
	[304]="TVAFE_TBUS_5",
	[392]="TVAFE_TBUS_27",
	[308]="TVAFE_TBUS_6",
	[395]="TVAFE_TBUS_28",
	[312]="TVAFE_TBUS_7",
	[397]="TVAFE_TBUS_29",
	[315]="TVAFE_TBUS_8",
	[318]="TVAFE_TBUS_9",
	[268]="FEC_D0_OUT",
	[242]="VID2_PLL_CLK",
	[138]="SD_CLK_A",
	[215]="SD_CLK_B",
	[172]="SD_CLK_C",
	[192]="TCON_CPV1",
	[197]="TCON_STV1",
	[403]="UART_TX_PMIC",
	[42]="TCON_CPV2",
	[44]="TCON_STV2",
	[399]="UART_TX",
	[196]="HDMITX_CEC",
	[113]="TCON_0",
	[116]="TCON_1",
	[119]="TCON_2",
	[122]="TCON_3",
	[125]="TCON_4",
	[128]="TCON_5",
	[413]="REMOTE",
	[131]="TCON_6",
	[134]="TCON_7",
	[132]="SDXC_D6_A",
	[141]="FEC_D0_A",
	[226]="FEC_D0_B",
	[160]="SDXC_D6_C",
	[21]="CLK_OUT0",
	[112]="CLK_OUT1",
	[412]="CLK_OUT2",
	[76]="HDMIRX_SCL_A",
	[142]="CLK_OUT3",
	[88]="HDMIRX_SCL_B",
	[100]="HDMIRX_SCL_C",
	[106]="HDMIRX_SCL_D",
	[328]="STREAMIF_0",
	[333]="STREAMIF_1",
	[338]="STREAMIF_2",
	[343]="STREAMIF_3",
	[406]="UART_RTS",
	[347]="STREAMIF_4",
	[351]="STREAMIF_5",
	[355]="STREAMIF_6",
	[359]="STREAMIF_7",
	[363]="STREAMIF_8",
	[367]="STREAMIF_9",
	[34]="SPDIF_IN",
	[266]="FEC_CLK_OUT",
	[213]="HDMIRX_DTB_0",
	[216]="HDMIRX_DTB_1",
	[219]="HDMIRX_DTB_2",
	[220]="HDMIRX_DTB_3",
	[115]="SD_D0_A",
	[206]="SD_D0_B",
	[145]="SD_D0_C",
	[201]="VGA_VS",
	[22]="PCM_CK",
	[6]="I2C_SDA_A",
	[295]="FEC_D3_A",
	[10]="I2C_SDA_B",
	[232]="FEC_D3_B",
	[190]="I2C_SDA_C",
	[202]="PWM_A",
	[199]="PWM_B",
	[182]="PWM_C",
	[73]="HDMIRX_HPD_A",
	[37]="PWM_D",
	[85]="HDMIRX_HPD_B",
	[342]="ISO7816_DET",
	[97]="HDMIRX_HPD_C",
	[105]="HDMIRX_HPD_D",
	[124]="SD_D3_A",
	[212]="SD_D3_B",
	[154]="SD_D3_C",
	[30]="SPI_RDYn",
	[390]="LCDIN_DE",
	[285]="DEMOD_TBUS_0",
	[289]="DEMOD_TBUS_1",
	[307]="FEC_D6_A",
	[293]="DEMOD_TBUS_2",
	[241]="FEC_D6_B",
	[297]="DEMOD_TBUS_3",
	[301]="DEMOD_TBUS_4",
	[305]="DEMOD_TBUS_5",
	[309]="DEMOD_TBUS_6",
	[313]="DEMOD_TBUS_7",
	[316]="DEMOD_TBUS_8",
	[319]="DEMOD_TBUS_9",
	[382]="LCDIN_HS",
	[222]="DEMOD_TBUS_30",
	[224]="DEMOD_TBUS_31",
	[177]="NAND_WEn_CLK",
	[26]="I2S_OUT_CH01",
	[102]="DEMOD_ADC_CLK_I",
	[20]="I2S_OUT_CH45",
	[72]="DEMOD_ADC_I_0",
	[188]="HDMITX_HPD",
	[101]="DEMOD_ADC_CLK_O",
	[75]="DEMOD_ADC_I_1",
	[264]="FEC_SOP_OUT",
	[78]="DEMOD_ADC_I_2",
	[57]="RMII_MDIO",
	[81]="DEMOD_ADC_I_3",
	[84]="DEMOD_ADC_I_4",
	[87]="DEMOD_ADC_I_5",
	[90]="DEMOD_ADC_I_6",
	[93]="DEMOD_ADC_I_7",
	[400]="JTAG_TDO_ARC",
	[96]="DEMOD_ADC_I_8",
	[99]="DEMOD_ADC_I_9",
	[278]="FEC_D5_OUT",
	[136]="FEC_CLK_A",
	[247]="FEC_CLK_B",
	[221]="TVAFE_TBUS_30",
	[173]="NAND_ALE",
	[223]="TVAFE_TBUS_31",
	[337]="ISO7816_DATA",
	[178]="SPI_NOR_C_A",
	[270]="FEC_D1_OUT",
	[2]="UART_CTS_A",
	[31]="I2S_IN_AO_CLK",
	[0]="UART_TX_A",
	[4]="UART_TX_B",
	[183]="UART_TX_C",
	[120]="SDXC_D2_A",
	[209]="SDXC_D2_B",
	[150]="SDXC_D2_C",
	[143]="NAND_IO_0",
	[146]="NAND_IO_1",
	[149]="NAND_IO_2",
	[152]="NAND_IO_3",
	[155]="NAND_IO_4",
	[157]="NAND_IO_5",
	[159]="NAND_IO_6",
	[371]="STREAMIF_10",
	[161]="NAND_IO_7",
	[375]="STREAMIF_11",
	[379]="STREAMIF_12",
	[383]="STREAMIF_13",
	[387]="STREAMIF_14",
	[179]="NAND_REn_WR",
	[391]="STREAMIF_15",
	[111]="HDMIRX_AUDMEAS_CLK",
	[67]="VGA_SDA0",
	[62]="VGA_SDA1",
	[409]="WD_GPIO",
	[70]="HDMIRX_5V_A",
	[254]="FCLK_DIV5",
	[82]="HDMIRX_5V_B",
	[94]="HDMIRX_5V_C",
	[104]="HDMIRX_5V_D",
	[SIG_GPIOIN]="GPIOIN",
	[SIG_GPIOOUT]="GPIOOUT",
	[SIG_MAX_SIGS]=NULL
};
/* GPIO operation part */
static unsigned pad_gpio_bit[]={
	[PAD_GPIOW_16]=P_GPIO_OEN(5,16),
	[PAD_GPIOP_1]=P_GPIO_OEN(1,25),
	[PAD_BOOT_11]=P_GPIO_OEN(3,11),
	[PAD_BOOT_9]=P_GPIO_OEN(3,9),
	[PAD_GPIOAO_2]=P_GPIO_OEN(7,2),
	[PAD_GPIOY_5]=P_GPIO_OEN(2,5),
	[PAD_GPIOB_17]=P_GPIO_OEN(1,17),
	[PAD_GPIOZ_15]=P_GPIO_OEN(6,15),
	[PAD_GPIOB_3]=P_GPIO_OEN(1,3),
	[PAD_GPIOA_15]=P_GPIO_OEN(0,15),
	[PAD_CARD_8]=P_GPIO_IN(5,31),
	[PAD_GPIOX_11]=P_GPIO_OEN(4,11),
	[PAD_GPIOY_13]=P_GPIO_OEN(2,13),
	[PAD_GPIOA_23]=P_GPIO_OEN(0,23),
	[PAD_BOOT_2]=P_GPIO_OEN(3,2),
	[PAD_GPIOY_21]=P_GPIO_OEN(2,21),
	[PAD_GPIOZ_4]=P_GPIO_OEN(6,4),
	[PAD_GPIOB_10]=P_GPIO_OEN(1,10),
	[PAD_CARD_1]=P_GPIO_IN(5,24),
	[PAD_GPIOA_8]=P_GPIO_OEN(0,8),
	[PAD_BOOT_15]=P_GPIO_OEN(3,15),
	[PAD_GPIOW_4]=P_GPIO_OEN(5,4),
	[PAD_GPIOP_5]=P_GPIO_OEN(1,29),
	[PAD_GPIOAO_6]=P_GPIO_OEN(7,6),
	[PAD_GPIOB_7]=P_GPIO_OEN(1,7),
	[PAD_GPIOY_9]=P_GPIO_OEN(2,9),
	[PAD_GPIOA_19]=P_GPIO_OEN(0,19),
	[PAD_GPIOY_17]=P_GPIO_OEN(2,17),
	[PAD_GPIOZ_19]=P_GPIO_OEN(6,19),
	[PAD_GPIOA_27]=P_GPIO_OEN(0,27),
	[PAD_GPIOA_1]=P_GPIO_OEN(0,1),
	[PAD_GPIOX_3]=P_GPIO_OEN(4,3),
	[PAD_GPIOY_25]=P_GPIO_OEN(2,25),
	[PAD_GPIOW_13]=P_GPIO_OEN(5,13),
	[PAD_BOOT_6]=P_GPIO_OEN(3,6),
	[PAD_GPIOZ_8]=P_GPIO_OEN(6,8),
	[PAD_GPIOB_14]=P_GPIO_OEN(1,14),
	[PAD_GPIOZ_12]=P_GPIO_OEN(6,12),
	[PAD_GPIOB_0]=P_GPIO_OEN(1,0),
	[PAD_GPIOY_2]=P_GPIO_OEN(2,2),
	[PAD_GPIOA_12]=P_GPIO_OEN(0,12),
	[PAD_CARD_5]=P_GPIO_IN(5,28),
	[PAD_GPIOW_8]=P_GPIO_OEN(5,8),
	[PAD_GPIOY_10]=P_GPIO_OEN(2,10),
	[PAD_GPIOA_20]=P_GPIO_OEN(0,20),
	[PAD_GPIOB_22]=P_GPIO_OEN(1,22),
	[PAD_GPIOZ_1]=P_GPIO_OEN(6,1),
	[PAD_GPIOX_7]=P_GPIO_OEN(4,7),
	[PAD_GPIOW_17]=P_GPIO_OEN(5,17),
	[PAD_GPIOA_5]=P_GPIO_OEN(0,5),
	[PAD_BOOT_12]=P_GPIO_OEN(3,12),
	[PAD_GPIOW_1]=P_GPIO_OEN(5,1),
	[PAD_GPIOP_2]=P_GPIO_OEN(1,26),
	[PAD_GPIOAO_3]=P_GPIO_OEN(7,3),
	[PAD_GPIOY_6]=P_GPIO_OEN(2,6),
	[PAD_GPIOA_16]=P_GPIO_OEN(0,16),
	[PAD_GPIOB_18]=P_GPIO_OEN(1,18),
	[PAD_GPIOY_14]=P_GPIO_OEN(2,14),
	[PAD_GPIOZ_16]=P_GPIO_OEN(6,16),
	[PAD_GPIOA_24]=P_GPIO_OEN(0,24),
	[PAD_GPIOB_4]=P_GPIO_OEN(1,4),
	[PAD_GPIOX_0]=P_GPIO_OEN(4,0),
	[PAD_GPIOY_22]=P_GPIO_OEN(2,22),
	[PAD_GPIOX_12]=P_GPIO_OEN(4,12),
	[PAD_GPIOW_10]=P_GPIO_OEN(5,10),
	[PAD_BOOT_3]=P_GPIO_OEN(3,3),
	[PAD_GPIOZ_5]=P_GPIO_OEN(6,5),
	[PAD_GPIOB_11]=P_GPIO_OEN(1,11),
	[PAD_GPIOA_9]=P_GPIO_OEN(0,9),
	[PAD_CARD_2]=P_GPIO_IN(5,25),
	[PAD_GPIOW_5]=P_GPIO_OEN(5,5),
	[PAD_GPIOP_6]=P_GPIO_OEN(1,30),
	[PAD_BOOT_16]=P_GPIO_OEN(3,16),
	[PAD_GPIOAO_7]=P_GPIO_OEN(7,7),
	[PAD_GPIOB_8]=P_GPIO_OEN(1,8),
	[PAD_GPIOX_4]=P_GPIO_OEN(4,4),
	[PAD_GPIOW_14]=P_GPIO_OEN(5,14),
	[PAD_GPIOY_18]=P_GPIO_OEN(2,18),
	[PAD_GPIOA_28]=P_GPIO_OEN(0,28),
	[PAD_GPIOA_2]=P_GPIO_OEN(0,2),
	[PAD_BOOT_7]=P_GPIO_OEN(3,7),
	[PAD_GPIOY_26]=P_GPIO_OEN(2,26),
	[PAD_GPIOAO_0]=P_GPIO_OEN(7,0),
	[PAD_GPIOY_3]=P_GPIO_OEN(2,3),
	[PAD_GPIOZ_9]=P_GPIO_OEN(6,9),
	[PAD_GPIOA_13]=P_GPIO_OEN(0,13),
	[PAD_GPIOB_15]=P_GPIO_OEN(1,15),
	[PAD_GPIOY_11]=P_GPIO_OEN(2,11),
	[PAD_GPIOZ_13]=P_GPIO_OEN(6,13),
	[PAD_GPIOA_21]=P_GPIO_OEN(0,21),
	[PAD_GPIOB_23]=P_GPIO_OEN(1,23),
	[PAD_GPIOB_1]=P_GPIO_OEN(1,1),
	[PAD_CARD_6]=P_GPIO_IN(5,29),
	[PAD_GPIOW_9]=P_GPIO_OEN(5,9),
	[PAD_BOOT_0]=P_GPIO_OEN(3,0),
	[PAD_GPIOZ_2]=P_GPIO_OEN(6,2),
	[PAD_GPIOA_6]=P_GPIO_OEN(0,6),
	[PAD_GPIOX_8]=P_GPIO_OEN(4,8),
	[PAD_GPIOW_2]=P_GPIO_OEN(5,2),
	[PAD_GPIOW_18]=P_GPIO_OEN(5,18),
	[PAD_GPIOP_3]=P_GPIO_OEN(1,27),
	[PAD_BOOT_13]=P_GPIO_OEN(3,13),
	[PAD_GPIOAO_4]=P_GPIO_OEN(7,4),
	[PAD_GPIOB_5]=P_GPIO_OEN(1,5),
	[PAD_GPIOX_1]=P_GPIO_OEN(4,1),
	[PAD_GPIOY_7]=P_GPIO_OEN(2,7),
	[PAD_GPIOA_17]=P_GPIO_OEN(0,17),
	[PAD_GPIOB_19]=P_GPIO_OEN(1,19),
	[PAD_GPIOY_15]=P_GPIO_OEN(2,15),
	[PAD_GPIOZ_17]=P_GPIO_OEN(6,17),
	[PAD_GPIOA_25]=P_GPIO_OEN(0,25),
	[PAD_BOOT_4]=P_GPIO_OEN(3,4),
	[PAD_GPIOY_23]=P_GPIO_OEN(2,23),
	[PAD_GPIOW_11]=P_GPIO_OEN(5,11),
	[PAD_GPIOAO_10]=P_GPIO_OEN(7,10),
	[PAD_GPIOY_0]=P_GPIO_OEN(2,0),
	[PAD_GPIOZ_6]=P_GPIO_OEN(6,6),
	[PAD_GPIOA_10]=P_GPIO_OEN(0,10),
	[PAD_GPIOB_12]=P_GPIO_OEN(1,12),
	[PAD_GPIOZ_10]=P_GPIO_OEN(6,10),
	[PAD_GPIOB_20]=P_GPIO_OEN(1,20),
	[PAD_CARD_3]=P_GPIO_IN(5,26),
	[PAD_BOOT_17]=P_GPIO_OEN(3,17),
	[PAD_GPIOW_6]=P_GPIO_OEN(5,6),
	[PAD_GPIOP_7]=P_GPIO_OEN(1,31),
	[PAD_GPIOAO_8]=P_GPIO_OEN(7,8),
	[PAD_GPIOA_3]=P_GPIO_OEN(0,3),
	[PAD_GPIOB_9]=P_GPIO_OEN(1,9),
	[PAD_GPIOX_5]=P_GPIO_OEN(4,5),
	[PAD_GPIOW_15]=P_GPIO_OEN(5,15),
	[PAD_GPIOY_19]=P_GPIO_OEN(2,19),
	[PAD_GPIOA_29]=P_GPIO_OEN(0,29),
	[PAD_GPIOP_0]=P_GPIO_OEN(1,24),
	[PAD_BOOT_10]=P_GPIO_OEN(3,10),
	[PAD_BOOT_8]=P_GPIO_OEN(3,8),
	[PAD_GPIOY_27]=P_GPIO_OEN(2,27),
	[PAD_GPIOAO_1]=P_GPIO_OEN(7,1),
	[PAD_GPIOB_2]=P_GPIO_OEN(1,2),
	[PAD_GPIOY_4]=P_GPIO_OEN(2,4),
	[PAD_GPIOA_14]=P_GPIO_OEN(0,14),
	[PAD_GPIOB_16]=P_GPIO_OEN(1,16),
	[PAD_CARD_7]=P_GPIO_IN(5,30),
	[PAD_GPIOX_10]=P_GPIO_OEN(4,10),
	[PAD_GPIOY_12]=P_GPIO_OEN(2,12),
	[PAD_GPIOZ_14]=P_GPIO_OEN(6,14),
	[PAD_GPIOA_22]=P_GPIO_OEN(0,22),
	[PAD_GPIOY_20]=P_GPIO_OEN(2,20),
	[PAD_BOOT_1]=P_GPIO_OEN(3,1),
	[PAD_GPIOZ_3]=P_GPIO_OEN(6,3),
	[PAD_GPIOA_7]=P_GPIO_OEN(0,7),
	[PAD_CARD_0]=P_GPIO_OEN(5,23),
	[PAD_BOOT_14]=P_GPIO_OEN(3,14),
	[PAD_GPIOX_9]=P_GPIO_OEN(4,9),
	[PAD_GPIOW_3]=P_GPIO_OEN(5,3),
	[PAD_GPIOW_19]=P_GPIO_OEN(5,19),
	[PAD_GPIOP_4]=P_GPIO_OEN(1,28),
	[PAD_GPIOAO_5]=P_GPIO_OEN(7,5),
	[PAD_GPIOY_8]=P_GPIO_OEN(2,8),
	[PAD_GPIOZ_18]=P_GPIO_OEN(6,18),
	[PAD_GPIOA_0]=P_GPIO_OEN(0,0),
	[PAD_GPIOB_6]=P_GPIO_OEN(1,6),
	[PAD_GPIOX_2]=P_GPIO_OEN(4,2),
	[PAD_GPIOA_18]=P_GPIO_OEN(0,18),
	[PAD_GPIOW_12]=P_GPIO_OEN(5,12),
	[PAD_GPIOY_16]=P_GPIO_OEN(2,16),
	[PAD_GPIOA_26]=P_GPIO_OEN(0,26),
	[PAD_BOOT_5]=P_GPIO_OEN(3,5),
	[PAD_GPIOY_24]=P_GPIO_OEN(2,24),
	[PAD_GPIOAO_11]=P_GPIO_OEN(7,11),
	[PAD_GPIOZ_7]=P_GPIO_OEN(6,7),
	[PAD_GPIOY_1]=P_GPIO_OEN(2,1),
	[PAD_GPIOA_11]=P_GPIO_OEN(0,11),
	[PAD_GPIOB_13]=P_GPIO_OEN(1,13),
	[PAD_CARD_4]=P_GPIO_IN(5,27),
	[PAD_GPIOZ_11]=P_GPIO_OEN(6,11),
	[PAD_GPIOB_21]=P_GPIO_OEN(1,21),
	[PAD_GPIOW_7]=P_GPIO_OEN(5,7),
	[PAD_GPIOAO_9]=P_GPIO_OEN(7,9),
	[PAD_GPIOZ_0]=P_GPIO_OEN(6,0),
	[PAD_GPIOA_4]=P_GPIO_OEN(0,4),
	[PAD_GPIOX_6]=P_GPIO_OEN(4,6),
	[PAD_GPIOW_0]=P_GPIO_OEN(5,0)
};
