#Build: Fabric Compiler 2023.2-SP1, Build 147282, Jun 03 13:26 2024
#Install: D:\Pango\PDS_2023.2-SP1\bin
#Application name: pds_shell.exe
#OS: Windows 11 10.0.22631
#Hostname: WORK_BOIKOV
Generated by Fabric Compiler (version 2023.2-SP1 build 147282) at Mon Jun 10 17:51:36 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
place strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 4)] Port sfp_1_tx_dis has been placed at location V19, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 5)] Port txd has been placed at location P22, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 6)] Port xge_rx_data_err has been placed at location J24, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 7)] Port xgmii_tx_ready has been placed at location J22, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 14)] Port rxd has been placed at location P21, whose type is share pin.
C: ConstraintEditor-2001: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 15)] Object 'sfp_1_loss' is dangling, which has no connection. it will be ignored.
C: ConstraintEditor-2012: The U_HSSTHP_COMMON of HSSTHP_664_918 have a top priority when you constraints HSSTHP. Please check your constraint file.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_p' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_p' unspecified I/O constraint.
Found 0 error(s), 2 critical warning(s), 11 warning(s), out of 15 constraint(s)
Constraint check end.
Total time(hh:mm:ss) of constraint check : 00:00:00
Elaborate the liberty model.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Write file layers.txt end
Placement Logic Optimization "Enable".
LUT6D Packing Strategy "3".
Collected 4140 lut, soft packing 2044.
Mapping instance GRS_INST/grs_ccs to CCS_87_622.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_618.
Phase 1.1 Base clock placement started.
Mapping instance LinkMain/CLKBUFX_u1/clkbufc_inst to HCKB_357_2016.
Mapping instance LinkMain/CLKBUFX_u0/clkbufc_inst to HCKB_357_2017.
Mapping instance LinkMain/CLKBUFG_u/gopclkbufg to USCM_359_930.
Mapping instance Debug/u_gpll/gpll_inst to GPLL_7_769.
Mapping instance clkbufg_3/gopclkbufg to USCM_359_882.
Mapping instance Pll_50mhz/u_gpll/gpll_inst to GPLL_7_463.
Mapping instance clkbufg_5/gopclkbufg to USCM_359_885.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_618 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_359_888.
Base clock placement takes 0.02 sec.

Design Utilization : 3%.
Phase 1.2 1st GP placement started.
[GP] Placement Decongestion Mode 1.
[GP] Recovery Analysis in GP "Disable".
Init coarse delay table.
Read place coarse delay table takes 0.77 sec.
Build SRB system takes 1.39 sec.
[GP] Init timing API takes 6.88 sec.
[GP] Init GP graph takes 7.57 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 438.94102764 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 1378542.50, average node move: 201.66
[GP] SA handle 1 clusters.
[GP] SA init_cost=594624.407143 final_cost=540567.642857 final_cost/init_cost=0.909091 occupied region_num=1
[GP] SA Optimize take time: 0.001000 sec.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 64623, net size: 10194
[GP] Design graph total memory: 232.88031673 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.265 secs: WL=11526.63 OF=0.954166
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 1.116 secs: WL=15960.52 OF=0.927556
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 1.110 secs: WL=17711.38 OF=0.899577
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 1.125 secs: WL=19396.48 OF=0.863445
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 1.120 secs: WL=20842.25 OF=0.810851
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 1.086 secs: WL=21353.64 OF=0.743967
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 1.112 secs: WL=21341.76 OF=0.677884
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 1.123 secs: WL=22135.03 OF=0.623859
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 1.119 secs: WL=23506.30 OF=0.555591
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 1.123 secs: WL=24314.91 OF=0.498813
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 1.108 secs: WL=25238.32 OF=0.431292
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 1.099 secs: WL=26207.98 OF=0.363426
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 12 take 1.122 secs: WL=26993.60 OF=0.303499
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 13 take 1.107 secs: WL=27689.73 OF=0.247965
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 14 take 1.080 secs: WL=28336.16 OF=0.195367
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 15 take 1.088 secs: WL=28988.80 OF=0.145479
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 16 take 1.071 secs: WL=29831.85 OF=0.115146
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 17 take 1.191 secs: WL=30976.48 OF=0.086525
[GP] Best WL=30941.298980 OF=0.085620, take 19.067000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 331028.20, average node move: 48.42
[GP] Placer use memory: 40.19067001 MB
[GP] GP graph memory: 451.92070198 MB
Wirelength after clock region global placement is 30602 and checksum is 1FCC8B5184DA4B41.
1st GP placement takes 8.17 sec.

Wirelength after Pre Global Placement is 30602 and checksum is 1FCC8B5184DA4B41.
Pre global placement takes 8.69 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Debug/u_buf1/opit_2 on IOLHR_16_1692.
Placed fixed group with base inst LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadp on SPAD_663_1837.
Placed fixed group with base inst fan_obuf/opit_1 on IOLHR_16_6.
Placed fixed group with base inst fpga_rst_n_ibuf/opit_1 on IOLHR_16_786.
Placed fixed group with base inst i_clk_50_ibuf/opit_1 on IOLHR_16_774.
Placed fixed group with base inst rxd_ibuf/opit_1 on IOLHR_16_954.
Placed fixed group with base inst sfp_1_tx_dis_obuf/opit_1 on IOLHR_16_684.
Placed fixed group with base inst txd_obuf/opit_1 on IOLHR_16_948.
Placed fixed group with base inst xge_rx_data_err_obuf/opit_1 on IOLHR_16_1206.
Placed fixed group with base inst xgmii_tx_ready_obuf/opit_1 on IOLHR_16_1158.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane on HSSTHP_664_1836.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL/gatehsst_hpll on HSSTHP_664_1836.
Placed fixed instance Debug/u_gpll/gpll_inst on GPLL_7_769.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_622.
Placed fixed instance LinkMain/CLKBUFG_u/gopclkbufg on USCM_359_930.
Placed fixed instance LinkMain/CLKBUFX_u0/clkbufc_inst on HCKB_357_2017.
Placed fixed instance LinkMain/CLKBUFX_u1/clkbufc_inst on HCKB_357_2016.
Placed fixed instance Pll_50mhz/u_gpll/gpll_inst on GPLL_7_463.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_359_882.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_359_888.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_359_885.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_618.
Placed fixed instance BKCL_auto_0 on BKCL_1_1564.
Placed fixed instance BKCL_auto_1 on BKCL_1_952.
Placed fixed instance BKCL_auto_2 on BKCL_1_646.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
DRC Placement Start.
DRC final successful.
DRC Placement Process takes 0.02 sec.
DRC Placement End.
DRCP end, takes 0.021 secs.
Process placement takes 0.19 sec.

Phase 2.3 IO placement started.
The average distance in IO place is 0.000000.
IO placement takes 0.00 sec.

Phase 2.4 Post Process placement started.
Post Process placement takes 0.00 sec.

Planning Before Place "Enable".
PBM start.
First map gop timing takes 0.03 sec
PBM of GP end, takes 0.12 sec.
Design Utilization : 3%.
Phase 2.5 2nd GP placement started.
Wirelength before global placement is 30602 and checksum is 7A4316B0D4FD5060.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.40 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 446.58136940 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 262494.51, average node move: 38.41
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 64416, net size: 10194
[GP] Design graph total memory: 239.00314140 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.260 secs: WL=17026.53 OF=0.911262
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 1.080 secs: WL=19071.93 OF=0.852000
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 1.070 secs: WL=20016.80 OF=0.806569
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 1.076 secs: WL=20207.35 OF=0.778037
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 1.077 secs: WL=20751.54 OF=0.733112
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 1.072 secs: WL=21383.21 OF=0.693192
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 1.083 secs: WL=22284.30 OF=0.642619
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 1.086 secs: WL=23349.79 OF=0.586239
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 1.064 secs: WL=24764.74 OF=0.518507
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 1.078 secs: WL=26206.28 OF=0.456203
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 1.094 secs: WL=26936.14 OF=0.391831
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 1.085 secs: WL=27421.32 OF=0.329351
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 12 take 1.080 secs: WL=27714.09 OF=0.265418
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 13 take 1.090 secs: WL=28199.57 OF=0.209123
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 14 take 1.091 secs: WL=29098.33 OF=0.153957
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 15 take 1.222 secs: WL=30554.06 OF=0.110279
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 16 take 0.887 secs: WL=30870.47 OF=0.087027
[GP] Best WL=30870.471143 OF=0.087027, take 17.306000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 53149.09, average node move: 7.78
[GP] Placer use memory: 49.51151657 MB
[GP] GP graph memory: 452.34893227 MB
2nd GP placement takes 6.78 sec.

Wirelength after global placement is 30627 and checksum is 69B06AFCEECD784D.
Global placement takes 7.30 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Early Place Macro "Global".
Auto Dispose Macro Object "Enable".
Wirelength after macro cell placement is 30627 and checksum is F036AF007CB82A60.
Macro cell placement takes 0.16 sec.

PBM start.
PBM of PostGP end, takes 0.00 sec.
Design Utilization : 3%.
Phase 3.2 3rd GP placement started.
Wirelength before post global placement is 30627 and checksum is F036AF007CB82A60.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.40 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 446.16211510 MB
[GP] Read position from netlist take 0 msec
[GP] Place thread size: 4
[GP] Node size: 64398, net size: 10194
[GP] Design graph total memory: 238.58388710 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.362 secs: WL=31283.96 OF=0.085523
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 0.881 secs: WL=30367.36 OF=0.107452
[GP] Best WL=30706.660231 OF=0.093336, take 1.387000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 3407.51, average node move: 0.50
[GP] Placer use memory: 45.92850113 MB
[GP] GP graph memory: 451.92967796 MB
3rd GP placement takes 0.98 sec.

Wirelength after post global placement is 30528 and checksum is 66ABBF19C7B37271.
I: Soft packing 2070 LUT6D, real packing 2061(99.57%) LUT6D.
The total number of packing LUT6D is 2061.
Worst slack after packing LUT6D is 2213.
Wirelength after packing LUT6D is 30552 and checksum is 6A7DA804DB1A7BB8.
Packing LUT6D takes 0.58 sec.
Post global placement takes 2.23 sec.

Optimize timing started.
Start lp timing optimize, WNS: 2213, TNS: 0.
End lp timing optimize, WNS: 2213, TNS: 0.
Timing driven place optimize takes 0.06 sec.
Wirelength after timing drive place optimize is 30552 and checksum is 6A7DA804DB1A7BB8.
Phase 4 Legalization started.
The average distance in LP is 0.324275.
Wirelength after legalization is 34763 and checksum is AAA31F522031BEE6.
Legalization takes 0.38 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Design Cells Duplication "Enable".
Recovery Analysis in RP "Disable".
Worst slack before Replication Place is 2055, TNS before Replication Place is 0. 
Replication placement takes 0.11 sec.

Wirelength after replication placement is 34763 and checksum is AAA31F522031BEE6.
Recovery Analysis in DP "Disable".
RefinePlacement Mode "Swap".
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 2055, TNS before detailed placement is 0. 
RefinePlacement Iteration "20".
Worst slack after detailed placement is 2055, TNS after detailed placement is 0. 
Swapping placement takes 0.12 sec.

Wirelength after detailed placement is 34763 and checksum is AAA31F522031BEE6.
Timing-driven detailed placement takes 0.23 sec.

Worst slack is 2059, TNS after placement is 0.

Congestion analysis started.
Congestion analysis takes 0.12 sec.



Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 840           | 0                  
| Use of BKCL                 | 4        | 7             | 58                 
| Use of BKCLHP               | 0        | 3             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 1415     | 42050         | 4                  
|   FF                        | 6411     | 336400        | 2                  
|   LUT                       | 3286     | 168200        | 2                  
|   LUT-FF pairs              | 2208     | 168200        | 2                  
|   LUT-CONST                 | 0        | 168200        | 0                  
| Use of CLMS                 | 544      | 18850         | 3                  
|   FF                        | 2602     | 150800        | 2                  
|   LUT                       | 1289     | 75400         | 2                  
|   LUT-FF pairs              | 914      | 75400         | 2                  
|   LUT-CONST                 | 0        | 75400         | 0                  
|   Distributed RAM           | 8        | 75400         | 1                  
| Use of DDRPHY_CPD           | 0        | 17            | 0                  
| Use of DDRPHY_CPD_HP        | 0        | 3             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 10            | 0                  
| Use of DDR_PHY              | 0        | 28            | 0                  
| Use of DDR_PHY_R            | 0        | 12            | 0                  
| Use of DRM                  | 8        | 480           | 2                  
| Use of GCLK_INBUF_SYN       | 0        | 40            | 0                  
| Use of GPLL                 | 2        | 10            | 20                 
| Use of GSEB                 | 0        | 746           | 0                  
| Use of HARD0                | 0        | 36600         | 0                  
| Use of HCKB                 | 2        | 168           | 2                  
|  HCKB dataused              | 2        | 168           | 2                  
|  HCKB-BYPASS                | 0        | 168           | 0                  
| Use of HSSTHP               | 1        | 4             | 25                 
|   HSST_LANE                 | 1        | 16            | 7                  
|   HSST_PLL                  | 1        | 4             | 25                 
| Use of HSSTHP_BUFDS         | 1        | 8             | 13                 
| Use of IO                   | 12       | 500           | 3                  
|   IOBD                      | 5        | 168           | 3                  
|   IOBDHP                    | 1        | 72            | 2                  
|   IOBS                      | 6        | 182           | 4                  
|   IOBSHP                    | 0        | 78            | 0                  
| Use of IOCKB                | 0        | 40            | 0                  
| Use of IOLHP                | 1        | 150           | 1                  
| Use of IOLHP_FIFO           | 0        | 12            | 0                  
|  IOLHP_FIFO-BYPASS          | 0        | 12            | 0                  
| Use of IOLHR                | 10       | 350           | 3                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 20            | 0                  
| Use of PCIEGEN3             | 0        | 1             | 0                  
| Use of PPLL                 | 0        | 10            | 0                  
| Use of RCKB                 | 0        | 40            | 0                  
|  RCKB dataused              | 0        | 40            | 0                  
|  RCKB-BYPASS                | 0        | 40            | 0                  
| Use of RESCAL               | 0        | 3             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SPAD                 | 2        | 16            | 13                 
| Use of TSERDES              | 0        | 56            | 0                  
| Use of USCM                 | 4        | 32            | 13                 
|  USCM dataused              | 1        | 32            | 4                  
|  USCM-BYPASS                | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Action place: Export DB successfully.
Placement done.
Total placement takes 20.84 sec.
Finished placement.
Design 'Main' has been placed successfully.
Action place: Real time elapsed is 0h:1m:12s
Action place: CPU time elapsed is 0h:0m:25s
Action place: Process CPU time elapsed is 0h:0m:49s
Action place: Peak memory pool usage is 3,161 MB

Current time: Mon Jun 10 17:52:47 2024
