

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Wed Nov 12 17:48:58 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.402 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cur = alloca i32 1"   --->   Operation 8 'alloca' 'cur' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ra_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ra_1_reload"   --->   Operation 10 'read' 'ra_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cur_9_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %cur_9"   --->   Operation 11 'read' 'cur_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %cur_9_read, i9 %cur"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond4.i.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cur_5 = load i9 %cur" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 16 'load' 'cur_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %cur_5" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 17 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln27" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 18 'getelementptr' 'parent_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 19 'load' 'parent_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 6.40>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 21 'load' 'reuse_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 22 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 23 'load' 'parent_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 24 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln27" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 24 'icmp' 'addr_cmp' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.80ns)   --->   "%cur_6 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %parent_load" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 25 'select' 'cur_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i16 %cur_6" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 26 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.07ns)   --->   "%icmp_ln27 = icmp_eq  i16 %cur_6, i16 %ra_1_reload_read" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 27 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %while.body8.i.i, void %while.cond.i12.i.preheader.exitStub" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 28 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 29 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.25ns)   --->   "%store_ln29 = store i16 %ra_1_reload_read, i9 %parent_addr" [obj_detect.cpp:29->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 30 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %ra_1_reload_read, i16 %reuse_reg"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln27 = store i64 %zext_ln27, i64 %reuse_addr_reg" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 32 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln27 = store i9 %trunc_ln27, i9 %cur" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 33 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln27 = br void %while.cond4.i.i" [obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190]   --->   Operation 34 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'alloca' operation ('cur') [6]  (0.000 ns)
	'load' operation ('cur', obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190) on local variable 'cur' [15]  (0.000 ns)
	'getelementptr' operation ('parent_addr', obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190) [18]  (0.000 ns)
	'load' operation ('parent_load', obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190) on array 'parent' [21]  (3.254 ns)

 <State 2>: 6.402ns
The critical path consists of the following:
	'load' operation ('reuse_addr_reg_load') on local variable 'reuse_addr_reg' [20]  (0.000 ns)
	'icmp' operation ('addr_cmp', obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190) [22]  (3.520 ns)
	'select' operation ('cur', obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190) [23]  (0.805 ns)
	'icmp' operation ('icmp_ln27', obj_detect.cpp:27->obj_detect.cpp:38->obj_detect.cpp:190) [25]  (2.077 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln29', obj_detect.cpp:29->obj_detect.cpp:38->obj_detect.cpp:190) of variable 'ra_1_reload_read' on array 'parent' [29]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
