{
  "Top": "gesture_model",
  "RtlTop": "gesture_model",
  "RtlPrefix": "",
  "RtlSubPrefix": "gesture_model_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=syn",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/prince\/Documents\/capstone\/Gesture-AI\/vitis_test",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": ["set_directive_top gesture_model -name gesture_model"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "gesture_model"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "15110",
    "Latency": "23078"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "gesture_model",
    "Version": "1.0",
    "DisplayName": "Gesture_model",
    "Revision": "2113712232",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_gesture_model_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/nnet\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_batch_normalization_0.vhd",
      "impl\/vhdl\/gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batch_normalization_1.vhd",
      "impl\/vhdl\/gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_control_s_axi.vhd",
      "impl\/vhdl\/gesture_model_conv1d_0.vhd",
      "impl\/vhdl\/gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_dense_0.vhd",
      "impl\/vhdl\/gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_biases_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_10_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_11_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_12_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_13_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_14_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_15_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_122_3.vhd",
      "impl\/vhdl\/gesture_model_dense_1_Pipeline_VITIS_LOOP_126_4.vhd",
      "impl\/vhdl\/gesture_model_dense_out_0_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1.vhd",
      "impl\/vhdl\/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1.vhd",
      "impl\/vhdl\/gesture_model_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/gesture_model_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/gesture_model_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/gesture_model_frp_fifoout.vhd",
      "impl\/vhdl\/gesture_model_frp_pipeline_valid.vhd",
      "impl\/vhdl\/gesture_model_input_V_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_input_V_0_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_Loop_VITIS_LOOP_79_1_proc.vhd",
      "impl\/vhdl\/gesture_model_Loop_VITIS_LOOP_149_1_proc8.vhd",
      "impl\/vhdl\/gesture_model_Loop_VITIS_LOOP_166_3_proc9.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_16s_7s_24s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_max_pooling1d_0.vhd",
      "impl\/vhdl\/gesture_model_mul_mul_16s_8s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_mul_mul_16s_9s_24_4_1.vhd",
      "impl\/vhdl\/gesture_model_output_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gesture_model_output_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/gesture_model_regslice_both.vhd",
      "impl\/vhdl\/gesture_model_sdiv_24ns_16s_16_28_1.vhd",
      "impl\/vhdl\/gesture_model_sdiv_24ns_16s_24_28_1.vhd",
      "impl\/vhdl\/gesture_model.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_batch_normalization_0.v",
      "impl\/verilog\/gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batch_normalization_1.v",
      "impl\/verilog\/gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_control_s_axi.v",
      "impl\/verilog\/gesture_model_conv1d_0.v",
      "impl\/verilog\/gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_dense_0.v",
      "impl\/verilog\/gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_biases_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_biases_V_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_0_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_1_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_2_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_3_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_4_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_5_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_6_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_7_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_8_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_8_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_9_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_9_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_10_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_10_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_11_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_11_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_12_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_12_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_13_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_13_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_14_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_14_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_15_ROM_AUTO_1R.dat",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_111_1_dense_1_weights_V_15_ROM_AUTO_1R.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_122_3.v",
      "impl\/verilog\/gesture_model_dense_1_Pipeline_VITIS_LOOP_126_4.v",
      "impl\/verilog\/gesture_model_dense_out_0_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1.v",
      "impl\/verilog\/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1.v",
      "impl\/verilog\/gesture_model_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/gesture_model_flow_control_loop_pipe.v",
      "impl\/verilog\/gesture_model_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/gesture_model_frp_fifoout.v",
      "impl\/verilog\/gesture_model_frp_pipeline_valid.v",
      "impl\/verilog\/gesture_model_hls_deadlock_detection_unit.v",
      "impl\/verilog\/gesture_model_hls_deadlock_detector.vh",
      "impl\/verilog\/gesture_model_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/gesture_model_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/gesture_model_hls_deadlock_report_unit.vh",
      "impl\/verilog\/gesture_model_input_V_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_input_V_0_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_Loop_VITIS_LOOP_79_1_proc.v",
      "impl\/verilog\/gesture_model_Loop_VITIS_LOOP_149_1_proc8.v",
      "impl\/verilog\/gesture_model_Loop_VITIS_LOOP_166_3_proc9.v",
      "impl\/verilog\/gesture_model_mac_muladd_16s_7s_24s_24_4_1.v",
      "impl\/verilog\/gesture_model_mac_muladd_16s_8s_24ns_24_4_1.v",
      "impl\/verilog\/gesture_model_mac_muladd_16s_9s_24ns_24_4_1.v",
      "impl\/verilog\/gesture_model_mac_muladd_24s_9ns_15s_24_4_1.v",
      "impl\/verilog\/gesture_model_mac_muladd_24s_10ns_16s_24_4_1.v",
      "impl\/verilog\/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_max_pooling1d_0.v",
      "impl\/verilog\/gesture_model_mul_mul_16s_8s_24_4_1.v",
      "impl\/verilog\/gesture_model_mul_mul_16s_9s_24_4_1.v",
      "impl\/verilog\/gesture_model_output_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gesture_model_output_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/gesture_model_regslice_both.v",
      "impl\/verilog\/gesture_model_sdiv_24ns_16s_16_28_1.v",
      "impl\/verilog\/gesture_model_sdiv_24ns_16s_24_28_1.v",
      "impl\/verilog\/gesture_model.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/gesture_model_v1_0\/data\/gesture_model.mdd",
      "impl\/misc\/drivers\/gesture_model_v1_0\/data\/gesture_model.tcl",
      "impl\/misc\/drivers\/gesture_model_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/gesture_model_v1_0\/src\/xgesture_model.c",
      "impl\/misc\/drivers\/gesture_model_v1_0\/src\/xgesture_model.h",
      "impl\/misc\/drivers\/gesture_model_v1_0\/src\/xgesture_model_hw.h",
      "impl\/misc\/drivers\/gesture_model_v1_0\/src\/xgesture_model_linux.c",
      "impl\/misc\/drivers\/gesture_model_v1_0\/src\/xgesture_model_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip.tcl",
      "impl\/misc\/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/gesture_model.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 19 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:input_stream:output_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "input_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "input_stream_",
      "ports": [
        "input_stream_TDATA",
        "input_stream_TREADY",
        "input_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "input_stream"
        }]
    },
    "output_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "output_stream_",
      "ports": [
        "output_stream_TDATA",
        "output_stream_TREADY",
        "output_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "output_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "gesture_model",
      "Instances": [
        {
          "ModuleName": "Loop_VITIS_LOOP_149_1_proc8",
          "InstanceName": "Loop_VITIS_LOOP_149_1_proc8_U0"
        },
        {
          "ModuleName": "conv1d_0",
          "InstanceName": "conv1d_0_U0"
        },
        {
          "ModuleName": "batch_normalization_0",
          "InstanceName": "batch_normalization_0_U0"
        },
        {
          "ModuleName": "max_pooling1d_0",
          "InstanceName": "max_pooling1d_0_U0"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_79_1_proc",
          "InstanceName": "Loop_VITIS_LOOP_79_1_proc_U0"
        },
        {
          "ModuleName": "dense_0",
          "InstanceName": "dense_0_U0"
        },
        {
          "ModuleName": "batch_normalization_1",
          "InstanceName": "batch_normalization_1_U0"
        },
        {
          "ModuleName": "dense_1",
          "InstanceName": "dense_1_U0",
          "Instances": [
            {
              "ModuleName": "dense_1_Pipeline_VITIS_LOOP_111_1",
              "InstanceName": "grp_dense_1_Pipeline_VITIS_LOOP_111_1_fu_233"
            },
            {
              "ModuleName": "dense_1_Pipeline_VITIS_LOOP_122_3",
              "InstanceName": "grp_dense_1_Pipeline_VITIS_LOOP_122_3_fu_291"
            },
            {
              "ModuleName": "dense_1_Pipeline_VITIS_LOOP_126_4",
              "InstanceName": "grp_dense_1_Pipeline_VITIS_LOOP_126_4_fu_298"
            }
          ]
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_166_3_proc9",
          "InstanceName": "Loop_VITIS_LOOP_166_3_proc9_U0"
        }
      ]
    },
    "Info": {
      "Loop_VITIS_LOOP_149_1_proc8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv1d_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "batch_normalization_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "max_pooling1d_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_79_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "batch_normalization_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_1_Pipeline_VITIS_LOOP_111_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_1_Pipeline_VITIS_LOOP_122_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_1_Pipeline_VITIS_LOOP_126_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_166_3_proc9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gesture_model": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_VITIS_LOOP_149_1_proc8": {
        "Latency": {
          "LatencyBest": "122",
          "LatencyAvg": "122",
          "LatencyWorst": "122",
          "PipelineII": "122",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.054"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_149_1",
            "TripCount": "120",
            "Latency": "120",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv1d_0": {
        "Latency": {
          "LatencyBest": "3782",
          "LatencyAvg": "3782",
          "LatencyWorst": "3782",
          "PipelineII": "3782",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.131"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_1_VITIS_LOOP_28_2",
            "TripCount": "1888",
            "Latency": "3780",
            "PipelineII": "2",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "188",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "392",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "batch_normalization_0": {
        "Latency": {
          "LatencyBest": "1942",
          "LatencyAvg": "1942",
          "LatencyWorst": "1942",
          "PipelineII": "1942",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.272"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_45_1_VITIS_LOOP_47_2",
            "TripCount": "1888",
            "Latency": "1940",
            "PipelineII": "1",
            "PipelineDepth": "54"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "2152",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2936",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "max_pooling1d_0": {
        "Latency": {
          "LatencyBest": "946",
          "LatencyAvg": "946",
          "LatencyWorst": "946",
          "PipelineII": "946",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.933"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_57_1_VITIS_LOOP_59_2",
            "TripCount": "944",
            "Latency": "944",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "223",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_79_1_proc": {
        "Latency": {
          "LatencyBest": "946",
          "LatencyAvg": "946",
          "LatencyWorst": "946",
          "PipelineII": "946",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.191"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_79_1_VITIS_LOOP_81_2",
            "TripCount": "944",
            "Latency": "944",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "46",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "261",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_0": {
        "Latency": {
          "LatencyBest": "15109",
          "LatencyAvg": "15109",
          "LatencyWorst": "15109",
          "PipelineII": "15109",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.603"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_1_VITIS_LOOP_93_2",
            "TripCount": "15104",
            "Latency": "15107",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "7",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "1",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "269",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "408",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "batch_normalization_1": {
        "Latency": {
          "LatencyBest": "70",
          "LatencyAvg": "70",
          "LatencyWorst": "70",
          "PipelineII": "70",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.272"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_1",
            "TripCount": "16",
            "Latency": "68",
            "PipelineII": "1",
            "PipelineDepth": "54"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "1772",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2605",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_1_Pipeline_VITIS_LOOP_111_1": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "40",
          "LatencyWorst": "40",
          "PipelineII": "40",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.207"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_111_1",
            "TripCount": "20",
            "Latency": "38",
            "PipelineII": "1",
            "PipelineDepth": "20"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "16",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "648",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_1_Pipeline_VITIS_LOOP_122_3": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "37",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.910"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_122_3",
            "TripCount": "20",
            "Latency": "35",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "280",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1620",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_1_Pipeline_VITIS_LOOP_126_4": {
        "Latency": {
          "LatencyBest": "64",
          "LatencyAvg": "64",
          "LatencyWorst": "64",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.272"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_126_4",
            "TripCount": "20",
            "Latency": "62",
            "PipelineII": "1",
            "PipelineDepth": "44"
          }],
        "Area": {
          "FF": "1805",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2685",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_1": {
        "Latency": {
          "LatencyBest": "154",
          "LatencyAvg": "154",
          "LatencyWorst": "154",
          "PipelineII": "154",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.272"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "42",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "11",
          "FF": "4127",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "7429",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_166_3_proc9": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "23",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.216"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_166_3",
            "TripCount": "20",
            "Latency": "21",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "76",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "gesture_model": {
        "Latency": {
          "LatencyBest": "23078",
          "LatencyAvg": "23078",
          "LatencyWorst": "23078",
          "PipelineII": "15110",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.272"
        },
        "Area": {
          "BRAM_18K": "21",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "4",
          "DSP": "48",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "13",
          "FF": "8786",
          "AVAIL_FF": "141120",
          "UTIL_FF": "6",
          "LUT": "14462",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "20",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-08-30 03:12:01 +08",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
