Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sun Oct 30 16:42:26 2016
| Host         : DESKTOP-U392PMO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file preprocessing_top_timing_summary_routed.rpt -rpx preprocessing_top_timing_summary_routed.rpx
| Design       : preprocessing_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.162        0.000                      0                   32        0.122        0.000                      0                   32        2.633        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
pll_inst/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_pll1        {0.000 4.762}        9.524           105.000         
  clk_out3_pll1        {0.000 50.000}       100.000         10.000          
  clkfbout_pll1        {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_pll1              6.993        0.000                      0                   16        0.131        0.000                      0                   16        3.782        0.000                       0                    20  
  clk_out3_pll1             97.917        0.000                      0                    9        0.122        0.000                      0                    9       49.500        0.000                       0                    12  
  clkfbout_pll1                                                                                                                                                          2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_pll1  clk_out1_pll1        1.549        0.000                      0                    1        0.375        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out3_pll1      clk_out1_pll1            1.162        0.000                      0                    6        0.524        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll_inst/inst/clk_in1
  To Clock:  pll_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll1
  To Clock:  clk_out1_pll1

Setup :            0  Failing Endpoints,  Worst Slack        6.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/sck_gate_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out1_pll1 rise@9.524ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.891ns (36.990%)  route 1.518ns (63.010%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.363ns = ( 6.161 - 9.524 ) 
    Source Clock Delay      (SCD):    -3.786ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.849    -5.711    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.824    -3.786    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.478    -3.308 r  inst/counter_reg[2]/Q
                         net (fo=6, routed)           0.835    -2.473    inst/counter_reg__0[2]
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.295    -2.178 f  inst/sck_gate_i_2/O
                         net (fo=1, routed)           0.683    -1.495    inst/sck_gate1_in
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.118    -1.377 r  inst/sck_gate_i_1/O
                         net (fo=1, routed)           0.000    -1.377    inst/sck_gate_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  inst/sck_gate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      9.524     9.524 r  
    Y9                   IBUF                         0.000     9.524 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.705    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     2.735 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686     4.421    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.512 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.648     6.161    inst/clk_out1
    SLICE_X1Y32          FDRE                                         r  inst/sck_gate_reg/C
                         clock pessimism             -0.445     5.716    
                         clock uncertainty           -0.147     5.569    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)        0.047     5.616    inst/sck_gate_reg
  -------------------------------------------------------------------
                         required time                          5.616    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out1_pll1 rise@9.524ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.799ns (42.322%)  route 1.089ns (57.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 6.159 - 9.524 ) 
    Source Clock Delay      (SCD):    -3.786ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.849    -5.711    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.824    -3.786    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.478    -3.308 r  inst/counter_reg[2]/Q
                         net (fo=6, routed)           1.089    -2.219    inst/counter_reg__0[2]
    SLICE_X0Y31          LUT3 (Prop_lut3_I2_O)        0.321    -1.898 r  inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.898    inst/p_0_in[2]
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      9.524     9.524 r  
    Y9                   IBUF                         0.000     9.524 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.705    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     2.735 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686     4.421    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.512 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.646     6.159    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[2]/C
                         clock pessimism             -0.421     5.738    
                         clock uncertainty           -0.147     5.591    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.118     5.709    inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          5.709    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  7.607    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out1_pll1 rise@9.524ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.773ns (43.652%)  route 0.998ns (56.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.363ns = ( 6.161 - 9.524 ) 
    Source Clock Delay      (SCD):    -3.786ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.849    -5.711    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.824    -3.786    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.478    -3.308 r  inst/counter_reg[2]/Q
                         net (fo=6, routed)           0.998    -2.310    inst/counter_reg__0[2]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.295    -2.015 r  inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -2.015    inst/p_0_in[3]
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      9.524     9.524 r  
    Y9                   IBUF                         0.000     9.524 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.705    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     2.735 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686     4.421    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.512 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.648     6.161    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[3]/C
                         clock pessimism             -0.445     5.716    
                         clock uncertainty           -0.147     5.569    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)        0.077     5.646    inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 pll_inst/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            pll_inst/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out1_pll1 rise@9.524ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.456ns (52.790%)  route 0.408ns (47.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.103ns = ( 4.421 - 9.524 ) 
    Source Clock Delay      (SCD):    -5.203ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.396    -6.164    pll_inst/inst/clk_out1_pll1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    -6.032 r  pll_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829    -5.203    pll_inst/inst/clk_out1_pll1_en_clk
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456    -4.747 r  pll_inst/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.408    -4.339    pll_inst/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  pll_inst/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      9.524     9.524 r  
    Y9                   IBUF                         0.000     9.524 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.705    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     2.735 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686     4.421    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  pll_inst/inst/clkout1_buf/I0
                         clock pessimism             -0.771     3.650    
                         clock uncertainty           -0.147     3.503    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     3.329    pll_inst/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          3.329    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.676ns  (required time - arrival time)
  Source:                 inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out1_pll1 rise@9.524ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.799ns (44.467%)  route 0.998ns (55.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.363ns = ( 6.161 - 9.524 ) 
    Source Clock Delay      (SCD):    -3.786ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.849    -5.711    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.824    -3.786    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.478    -3.308 r  inst/counter_reg[2]/Q
                         net (fo=6, routed)           0.998    -2.310    inst/counter_reg__0[2]
    SLICE_X0Y32          LUT5 (Prop_lut5_I0_O)        0.321    -1.989 r  inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.989    inst/p_0_in[4]
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      9.524     9.524 r  
    Y9                   IBUF                         0.000     9.524 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.705    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     2.735 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686     4.421    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.512 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.648     6.161    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[4]/C
                         clock pessimism             -0.445     5.716    
                         clock uncertainty           -0.147     5.569    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)        0.118     5.687    inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          5.687    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  7.676    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out1_pll1 rise@9.524ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.405%)  route 1.030ns (61.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.363ns = ( 6.161 - 9.524 ) 
    Source Clock Delay      (SCD):    -3.784ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.849    -5.711    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.826    -3.784    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.518    -3.266 r  inst/counter_reg[3]/Q
                         net (fo=5, routed)           1.030    -2.236    inst/counter_reg__0[3]
    SLICE_X0Y32          LUT6 (Prop_lut6_I0_O)        0.124    -2.112 r  inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -2.112    inst/p_0_in[5]
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      9.524     9.524 r  
    Y9                   IBUF                         0.000     9.524 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.705    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     2.735 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686     4.421    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.512 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.648     6.161    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[5]/C
                         clock pessimism             -0.421     5.740    
                         clock uncertainty           -0.147     5.593    
    SLICE_X0Y32          FDCE (Setup_fdce_C_D)        0.081     5.674    inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          5.674    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 inst/cnv2_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/cnv3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out1_pll1 rise@9.524ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.362ns = ( 6.162 - 9.524 ) 
    Source Clock Delay      (SCD):    -3.783ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.849    -5.711    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.827    -3.783    inst/clk_out1
    SLICE_X0Y33          SRL16E                                       r  inst/cnv2_reg_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628    -2.155 r  inst/cnv2_reg_srl2/Q
                         net (fo=1, routed)           0.000    -2.155    inst/cnv2_reg_srl2_n_0
    SLICE_X0Y33          FDRE                                         r  inst/cnv3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      9.524     9.524 r  
    Y9                   IBUF                         0.000     9.524 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.705    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     2.735 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686     4.421    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.512 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.649     6.162    inst/clk_out1
    SLICE_X0Y33          FDRE                                         r  inst/cnv3_reg/C
                         clock pessimism             -0.421     5.741    
                         clock uncertainty           -0.147     5.594    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.077     5.671    inst/cnv3_reg
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             8.128ns  (required time - arrival time)
  Source:                 inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out1_pll1 rise@9.524ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.642ns (48.404%)  route 0.684ns (51.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 6.159 - 9.524 ) 
    Source Clock Delay      (SCD):    -3.786ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.849    -5.711    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.824    -3.786    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.518    -3.268 r  inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.684    -2.584    inst/counter_reg__0[0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124    -2.460 r  inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -2.460    inst/p_0_in[1]
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      9.524     9.524 r  
    Y9                   IBUF                         0.000     9.524 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.705    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     2.735 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686     4.421    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.512 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.646     6.159    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[1]/C
                         clock pessimism             -0.421     5.738    
                         clock uncertainty           -0.147     5.591    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.077     5.668    inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  8.128    

Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out1_pll1 rise@9.524ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.642ns (48.698%)  route 0.676ns (51.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 6.159 - 9.524 ) 
    Source Clock Delay      (SCD):    -3.786ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.849    -5.711    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.824    -3.786    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.518    -3.268 f  inst/counter_reg[0]/Q
                         net (fo=8, routed)           0.676    -2.592    inst/counter_reg__0[0]
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.124    -2.468 r  inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -2.468    inst/p_0_in[0]
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      9.524     9.524 r  
    Y9                   IBUF                         0.000     9.524 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.705    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     2.735 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686     4.421    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     4.512 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.646     6.159    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[0]/C
                         clock pessimism             -0.421     5.738    
                         clock uncertainty           -0.147     5.591    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)        0.081     5.672    inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          5.672    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.148ns  (required time - arrival time)
  Source:                 pll_inst/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            pll_inst/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out1_pll1 rise@9.524ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.467%)  route 0.545ns (56.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.681ns = ( 4.843 - 9.524 ) 
    Source Clock Delay      (SCD):    -5.203ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.285ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.396    -6.164    pll_inst/inst/clk_out1_pll1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132    -6.032 r  pll_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829    -5.203    pll_inst/inst/clk_out1_pll1_en_clk
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.419    -4.784 r  pll_inst/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.545    -4.239    pll_inst/inst/seq_reg1[2]
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      9.524     9.524 r  
    Y9                   IBUF                         0.000     9.524 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.705    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     2.735 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.257     3.992    pll_inst/inst/clk_out1_pll1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     4.073 r  pll_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770     4.843    pll_inst/inst/clk_out1_pll1_en_clk
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.522     4.321    
                         clock uncertainty           -0.147     4.174    
    SLICE_X48Y46         FDRE (Setup_fdre_C_D)       -0.265     3.909    pll_inst/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  8.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            pll_inst/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out1_pll1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out1_pll1_en_clk
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -1.100 r  pll_inst/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -1.035    pll_inst/inst/seq_reg1[0]
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.458    -1.761    pll_inst/inst/clk_out1_pll1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.718 r  pll_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.224    pll_inst/inst/clk_out1_pll1_en_clk
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.017    -1.241    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.075    -1.166    pll_inst/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.166    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            pll_inst/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out1_pll1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out1_pll1_en_clk
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.128    -1.113 r  pll_inst/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.065    -1.048    pll_inst/inst/seq_reg1[6]
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.458    -1.761    pll_inst/inst/clk_out1_pll1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.718 r  pll_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.224    pll_inst/inst/clk_out1_pll1_en_clk
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.017    -1.241    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.247    pll_inst/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.247    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.617    -0.768    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDCE (Prop_fdce_C_Q)         0.148    -0.620 r  inst/counter_reg[4]/Q
                         net (fo=4, routed)           0.100    -0.520    inst/counter_reg__0[4]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.098    -0.422 r  inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    inst/p_0_in[5]
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.885    -0.725    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[5]/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.121    -0.647    inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            pll_inst/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out1_pll1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out1_pll1_en_clk
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.128    -1.113 r  pll_inst/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.994    pll_inst/inst/seq_reg1[1]
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.458    -1.761    pll_inst/inst/clk_out1_pll1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.718 r  pll_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.224    pll_inst/inst/clk_out1_pll1_en_clk
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.017    -1.241    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.017    -1.224    pll_inst/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.224    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inst/sck_gate_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/sck_gate_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.617    -0.768    inst/clk_out1
    SLICE_X1Y32          FDRE                                         r  inst/sck_gate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  inst/sck_gate_reg/Q
                         net (fo=2, routed)           0.156    -0.471    inst/sck_gate_reg_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I1_O)        0.042    -0.429 r  inst/sck_gate_i_1/O
                         net (fo=1, routed)           0.000    -0.429    inst/sck_gate_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  inst/sck_gate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.885    -0.725    inst/clk_out1
    SLICE_X1Y32          FDRE                                         r  inst/sck_gate_reg/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.105    -0.663    inst/sck_gate_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.891%)  route 0.181ns (46.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.616    -0.769    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.605 r  inst/counter_reg[1]/Q
                         net (fo=7, routed)           0.181    -0.423    inst/counter_reg__0[1]
    SLICE_X0Y32          LUT5 (Prop_lut5_I2_O)        0.048    -0.375 r  inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    inst/p_0_in[4]
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.885    -0.725    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[4]/C
                         clock pessimism             -0.029    -0.754    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.131    -0.623    inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.616    -0.769    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.605 r  inst/counter_reg[1]/Q
                         net (fo=7, routed)           0.175    -0.430    inst/counter_reg__0[1]
    SLICE_X0Y31          LUT3 (Prop_lut3_I1_O)        0.043    -0.387 r  inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.387    inst/p_0_in[2]
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.884    -0.726    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[2]/C
                         clock pessimism             -0.043    -0.769    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.131    -0.638    inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.536%)  route 0.181ns (46.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.616    -0.769    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.605 r  inst/counter_reg[1]/Q
                         net (fo=7, routed)           0.181    -0.423    inst/counter_reg__0[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I0_O)        0.045    -0.378 r  inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    inst/p_0_in[3]
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.885    -0.725    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[3]/C
                         clock pessimism             -0.029    -0.754    
    SLICE_X0Y32          FDCE (Hold_fdce_C_D)         0.120    -0.634    inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.616    -0.769    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.605 r  inst/counter_reg[1]/Q
                         net (fo=7, routed)           0.175    -0.430    inst/counter_reg__0[1]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.045    -0.385 r  inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.385    inst/p_0_in[1]
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.884    -0.726    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[1]/C
                         clock pessimism             -0.043    -0.769    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.120    -0.649    inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            pll_inst/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out1_pll1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.259%)  route 0.164ns (53.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.639ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out1_pll1
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out1_pll1_en_clk
    SLICE_X48Y46         FDRE                                         r  pll_inst/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141    -1.100 r  pll_inst/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.164    -0.936    pll_inst/inst/seq_reg1[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  pll_inst/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  pll_inst/inst/clkout1_buf/I0
                         clock pessimism              0.276    -1.363    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.204    pll_inst/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.204    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll1
Waveform(ns):       { 0.000 4.762 }
Period(ns):         9.524
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         9.524       7.369      BUFGCTRL_X0Y0   pll_inst/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         9.524       7.369      BUFHCE_X0Y0     pll_inst/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.524       8.275      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.524       8.524      SLICE_X0Y33     inst/cnv3_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         9.524       8.524      SLICE_X0Y31     inst/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         9.524       8.524      SLICE_X0Y31     inst/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         9.524       8.524      SLICE_X0Y31     inst/counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         9.524       8.524      SLICE_X0Y32     inst/counter_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         9.524       8.524      SLICE_X0Y32     inst/counter_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         9.524       8.524      SLICE_X0Y32     inst/counter_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.524       150.476    PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.762       3.782      SLICE_X0Y33     inst/cnv2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.762       3.782      SLICE_X0Y33     inst/cnv2_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.762       4.262      SLICE_X48Y46    pll_inst/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.762       4.262      SLICE_X48Y46    pll_inst/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.762       4.262      SLICE_X48Y46    pll_inst/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.762       4.262      SLICE_X48Y46    pll_inst/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.762       4.262      SLICE_X48Y46    pll_inst/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.762       4.262      SLICE_X48Y46    pll_inst/inst/seq_reg1_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.762       4.262      SLICE_X48Y46    pll_inst/inst/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.762       4.262      SLICE_X48Y46    pll_inst/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.762       3.782      SLICE_X0Y33     inst/cnv2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.762       3.782      SLICE_X0Y33     inst/cnv2_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.762       4.262      SLICE_X0Y31     inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.762       4.262      SLICE_X0Y31     inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         4.762       4.262      SLICE_X0Y31     inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.762       4.262      SLICE_X0Y33     inst/cnv3_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.762       4.262      SLICE_X0Y33     inst/cnv3_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.762       4.262      SLICE_X0Y31     inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.762       4.262      SLICE_X0Y31     inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.762       4.262      SLICE_X0Y31     inst/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll1
  To Clock:  clk_out3_pll1

Setup :            0  Failing Endpoints,  Worst Slack       97.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.917ns  (required time - arrival time)
  Source:                 pll_inst/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll1 rise@100.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.789%)  route 0.562ns (55.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.103ns = ( 94.897 - 100.000 ) 
    Source Clock Delay      (SCD):    -5.203ns
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.396    -6.164    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -6.032 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.829    -5.203    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -4.747 r  pll_inst/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.562    -4.185    pll_inst/inst/seq_reg3[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  pll_inst/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    93.211 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.686    94.897    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  pll_inst/inst/clkout3_buf/I0
                         clock pessimism             -0.771    94.126    
                         clock uncertainty           -0.220    93.906    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174    93.732    pll_inst/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                         93.732    
                         arrival time                           4.185    
  -------------------------------------------------------------------
                         slack                                 97.917    

Slack (MET) :             98.485ns  (required time - arrival time)
  Source:                 pll_inst/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll1 rise@100.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.693%)  route 0.611ns (59.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.681ns = ( 95.319 - 100.000 ) 
    Source Clock Delay      (SCD):    -5.203ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.396    -6.164    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -6.032 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.829    -5.203    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419    -4.784 r  pll_inst/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.611    -4.173    pll_inst/inst/seq_reg3[4]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    93.211 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.257    94.468    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    94.549 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.770    95.319    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[5]/C
                         clock pessimism             -0.522    94.797    
                         clock uncertainty           -0.220    94.577    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.266    94.311    pll_inst/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         94.311    
                         arrival time                           4.173    
  -------------------------------------------------------------------
                         slack                                 98.485    

Slack (MET) :             98.485ns  (required time - arrival time)
  Source:                 pll_inst/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll1 rise@100.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.676%)  route 0.611ns (59.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.681ns = ( 95.319 - 100.000 ) 
    Source Clock Delay      (SCD):    -5.203ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.396    -6.164    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -6.032 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.829    -5.203    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419    -4.784 r  pll_inst/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.611    -4.173    pll_inst/inst/seq_reg3[2]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    93.211 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.257    94.468    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    94.549 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.770    95.319    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[3]/C
                         clock pessimism             -0.522    94.797    
                         clock uncertainty           -0.220    94.577    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.265    94.312    pll_inst/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         94.312    
                         arrival time                           4.173    
  -------------------------------------------------------------------
                         slack                                 98.485    

Slack (MET) :             98.508ns  (required time - arrival time)
  Source:                 pll_inst/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll1 rise@100.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.458%)  route 0.617ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.681ns = ( 95.319 - 100.000 ) 
    Source Clock Delay      (SCD):    -5.203ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.396    -6.164    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -6.032 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.829    -5.203    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419    -4.784 r  pll_inst/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.617    -4.167    pll_inst/inst/seq_reg3[1]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    93.211 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.257    94.468    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    94.549 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.770    95.319    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.522    94.797    
                         clock uncertainty           -0.220    94.577    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.237    94.340    pll_inst/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         94.340    
                         arrival time                           4.167    
  -------------------------------------------------------------------
                         slack                                 98.508    

Slack (MET) :             98.627ns  (required time - arrival time)
  Source:                 pll_inst/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll1 rise@100.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.681ns = ( 95.319 - 100.000 ) 
    Source Clock Delay      (SCD):    -5.203ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.396    -6.164    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -6.032 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.829    -5.203    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -4.747 r  pll_inst/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.657    -4.090    pll_inst/inst/seq_reg3[5]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    93.211 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.257    94.468    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    94.549 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.770    95.319    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.522    94.797    
                         clock uncertainty           -0.220    94.577    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.040    94.537    pll_inst/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         94.537    
                         arrival time                           4.090    
  -------------------------------------------------------------------
                         slack                                 98.627    

Slack (MET) :             98.641ns  (required time - arrival time)
  Source:                 pll_inst/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll1 rise@100.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.603%)  route 0.640ns (58.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.681ns = ( 95.319 - 100.000 ) 
    Source Clock Delay      (SCD):    -5.203ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.396    -6.164    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -6.032 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.829    -5.203    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -4.747 r  pll_inst/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.640    -4.107    pll_inst/inst/seq_reg3[3]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    93.211 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.257    94.468    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    94.549 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.770    95.319    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.522    94.797    
                         clock uncertainty           -0.220    94.577    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.043    94.534    pll_inst/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         94.534    
                         arrival time                           4.107    
  -------------------------------------------------------------------
                         slack                                 98.641    

Slack (MET) :             98.712ns  (required time - arrival time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll1 rise@100.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.580ns (52.845%)  route 0.518ns (47.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.361ns = ( 96.639 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.782ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.849    -5.711    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -5.610 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.828    -3.782    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456    -3.326 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.518    -2.808    inst/syn
    SLICE_X1Y34          LUT1 (Prop_lut1_I0_O)        0.124    -2.684 r  inst/syn_i_1/O
                         net (fo=1, routed)           0.000    -2.684    inst/syn_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    93.211 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.686    94.897    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    94.989 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.650    96.639    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
                         clock pessimism             -0.421    96.218    
                         clock uncertainty           -0.220    95.998    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.029    96.027    inst/syn_reg
  -------------------------------------------------------------------
                         required time                         96.027    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                 98.712    

Slack (MET) :             98.937ns  (required time - arrival time)
  Source:                 pll_inst/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll1 rise@100.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.681ns = ( 95.319 - 100.000 ) 
    Source Clock Delay      (SCD):    -5.203ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.396    -6.164    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -6.032 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.829    -5.203    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419    -4.784 r  pll_inst/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -4.627    pll_inst/inst/seq_reg3[6]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    93.211 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.257    94.468    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    94.549 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.770    95.319    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.522    94.797    
                         clock uncertainty           -0.220    94.577    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.267    94.310    pll_inst/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         94.310    
                         arrival time                           4.627    
  -------------------------------------------------------------------
                         slack                                 98.937    

Slack (MET) :             99.087ns  (required time - arrival time)
  Source:                 pll_inst/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_pll1 rise@100.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.681ns = ( 95.319 - 100.000 ) 
    Source Clock Delay      (SCD):    -5.203ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306     1.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -7.560 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.396    -6.164    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -6.032 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.829    -5.203    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456    -4.747 r  pll_inst/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190    -4.557    pll_inst/inst/seq_reg3[0]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    93.211 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.257    94.468    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    94.549 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.770    95.319    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.522    94.797    
                         clock uncertainty           -0.220    94.577    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.047    94.530    pll_inst/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         94.530    
                         arrival time                           4.557    
  -------------------------------------------------------------------
                         slack                                 99.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -1.100 r  pll_inst/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.044    pll_inst/inst/seq_reg3[0]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.458    -1.761    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.718 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.224    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.017    -1.241    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.075    -1.166    pll_inst/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          1.166    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.128    -1.113 r  pll_inst/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.058    pll_inst/inst/seq_reg3[6]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.458    -1.761    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.718 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.224    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.017    -1.241    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.247    pll_inst/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          1.247    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.745%)  route 0.181ns (49.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.619    -0.766    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.625 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.181    -0.444    inst/syn
    SLICE_X1Y34          LUT1 (Prop_lut1_I0_O)        0.045    -0.399 r  inst/syn_i_1/O
                         net (fo=1, routed)           0.000    -0.399    inst/syn_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.887    -0.723    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
                         clock pessimism             -0.043    -0.766    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.091    -0.675    inst/syn_reg
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -1.100 r  pll_inst/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.864    pll_inst/inst/seq_reg3[3]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.458    -1.761    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.718 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.224    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.017    -1.241    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.076    -1.165    pll_inst/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          1.165    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.108%)  route 0.239ns (62.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -1.100 r  pll_inst/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.239    -0.861    pll_inst/inst/seq_reg3[5]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.458    -1.761    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.718 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.224    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.017    -1.241    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.078    -1.163    pll_inst/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          1.163    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.829%)  route 0.202ns (61.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.128    -1.113 r  pll_inst/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.202    -0.912    pll_inst/inst/seq_reg3[1]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.458    -1.761    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.718 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.224    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.017    -1.241    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.017    -1.224    pll_inst/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          1.224    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.639ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -1.100 r  pll_inst/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.886    pll_inst/inst/seq_reg3[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  pll_inst/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  pll_inst/inst/clkout3_buf/I0
                         clock pessimism              0.276    -1.363    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.204    pll_inst/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          1.204    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.746%)  route 0.230ns (64.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.128    -1.113 r  pll_inst/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.230    -0.883    pll_inst/inst/seq_reg3[2]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.458    -1.761    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.718 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.224    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[3]/C
                         clock pessimism             -0.017    -1.241    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.247    pll_inst/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          1.247    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 pll_inst/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pll_inst/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.490%)  route 0.233ns (64.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.413    -1.530    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.510 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.269    -1.241    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.128    -1.113 r  pll_inst/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.881    pll_inst/inst/seq_reg3[4]
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.458    -1.761    pll_inst/inst/clk_out3_pll1
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.718 r  pll_inst/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.494    -1.224    pll_inst/inst/clk_out3_pll1_en_clk
    SLICE_X49Y46         FDRE                                         r  pll_inst/inst/seq_reg3_reg[5]/C
                         clock pessimism             -0.017    -1.241    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.247    pll_inst/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          1.247    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  0.367    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_pll1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   pll_inst/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         100.000     97.845     BUFHCE_X0Y1     pll_inst/inst/clkout3_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X1Y34     inst/syn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y34     inst/syn_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y34     inst/syn_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y34     inst/syn_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X1Y34     inst/syn_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y46    pll_inst/inst/seq_reg3_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll1
  To Clock:  clkfbout_pll1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_pll1
  To Clock:  clk_out1_pll1

Setup :            0  Failing Endpoints,  Worst Slack        1.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/cnv2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk_out1_pll1 rise@104.762ns - clk_out3_pll1 rise@100.000ns)
  Data Path Delay:        2.474ns  (logic 0.456ns (18.430%)  route 2.018ns (81.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.362ns = ( 101.400 - 104.762 ) 
    Source Clock Delay      (SCD):    -3.782ns = ( 96.218 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306   101.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    92.440 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.849    94.289    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    94.390 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.828    96.218    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456    96.674 r  inst/syn_reg/Q
                         net (fo=5, routed)           2.018    98.692    inst/syn
    SLICE_X0Y33          SRL16E                                       r  inst/cnv2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                    104.762   104.762 r  
    Y9                   IBUF                         0.000   104.762 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   105.943    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    97.973 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686    99.659    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    99.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.649   101.400    inst/clk_out1
    SLICE_X0Y33          SRL16E                                       r  inst/cnv2_reg_srl2/CLK
                         clock pessimism             -0.771   100.628    
                         clock uncertainty           -0.340   100.289    
    SLICE_X0Y33          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047   100.242    inst/cnv2_reg_srl2
  -------------------------------------------------------------------
                         required time                        100.242    
                         arrival time                         -98.692    
  -------------------------------------------------------------------
                         slack                                  1.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/cnv2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out1_pll1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.141ns (12.431%)  route 0.993ns (87.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.619    -0.766    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  inst/syn_reg/Q
                         net (fo=5, routed)           0.993     0.368    inst/syn
    SLICE_X0Y33          SRL16E                                       r  inst/cnv2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.886    -0.724    inst/clk_out1
    SLICE_X0Y33          SRL16E                                       r  inst/cnv2_reg_srl2/CLK
                         clock pessimism              0.276    -0.448    
                         clock uncertainty            0.340    -0.109    
    SLICE_X0Y33          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.007    inst/cnv2_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_pll1
  To Clock:  clk_out1_pll1

Setup :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk_out1_pll1 rise@104.762ns - clk_out3_pll1 rise@100.000ns)
  Data Path Delay:        2.547ns  (logic 0.580ns (22.775%)  route 1.967ns (77.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.363ns = ( 101.399 - 104.762 ) 
    Source Clock Delay      (SCD):    -3.782ns = ( 96.218 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306   101.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    92.440 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.849    94.289    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    94.390 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.828    96.218    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456    96.674 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.813    97.487    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124    97.611 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           1.153    98.765    inst/counter[5]_i_2_n_0
    SLICE_X0Y32          FDCE                                         f  inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                    104.762   104.762 r  
    Y9                   IBUF                         0.000   104.762 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   105.943    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    97.973 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686    99.659    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    99.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.648   101.399    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[4]/C
                         clock pessimism             -0.771   100.627    
                         clock uncertainty           -0.340   100.288    
    SLICE_X0Y32          FDCE (Recov_fdce_C_CLR)     -0.361    99.927    inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         99.927    
                         arrival time                         -98.765    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk_out1_pll1 rise@104.762ns - clk_out3_pll1 rise@100.000ns)
  Data Path Delay:        2.526ns  (logic 0.580ns (22.958%)  route 1.946ns (77.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 101.397 - 104.762 ) 
    Source Clock Delay      (SCD):    -3.782ns = ( 96.218 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306   101.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    92.440 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.849    94.289    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    94.390 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.828    96.218    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456    96.674 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.813    97.487    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124    97.611 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           1.133    98.744    inst/counter[5]_i_2_n_0
    SLICE_X0Y31          FDCE                                         f  inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                    104.762   104.762 r  
    Y9                   IBUF                         0.000   104.762 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   105.943    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    97.973 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686    99.659    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    99.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.646   101.397    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[2]/C
                         clock pessimism             -0.771   100.625    
                         clock uncertainty           -0.340   100.286    
    SLICE_X0Y31          FDCE (Recov_fdce_C_CLR)     -0.361    99.925    inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         99.925    
                         arrival time                         -98.744    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk_out1_pll1 rise@104.762ns - clk_out3_pll1 rise@100.000ns)
  Data Path Delay:        2.547ns  (logic 0.580ns (22.775%)  route 1.967ns (77.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.363ns = ( 101.399 - 104.762 ) 
    Source Clock Delay      (SCD):    -3.782ns = ( 96.218 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306   101.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    92.440 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.849    94.289    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    94.390 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.828    96.218    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456    96.674 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.813    97.487    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124    97.611 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           1.153    98.765    inst/counter[5]_i_2_n_0
    SLICE_X0Y32          FDCE                                         f  inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                    104.762   104.762 r  
    Y9                   IBUF                         0.000   104.762 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   105.943    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    97.973 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686    99.659    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    99.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.648   101.399    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[3]/C
                         clock pessimism             -0.771   100.627    
                         clock uncertainty           -0.340   100.288    
    SLICE_X0Y32          FDCE (Recov_fdce_C_CLR)     -0.319    99.969    inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         99.969    
                         arrival time                         -98.765    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk_out1_pll1 rise@104.762ns - clk_out3_pll1 rise@100.000ns)
  Data Path Delay:        2.547ns  (logic 0.580ns (22.775%)  route 1.967ns (77.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.363ns = ( 101.399 - 104.762 ) 
    Source Clock Delay      (SCD):    -3.782ns = ( 96.218 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306   101.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    92.440 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.849    94.289    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    94.390 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.828    96.218    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456    96.674 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.813    97.487    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124    97.611 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           1.153    98.765    inst/counter[5]_i_2_n_0
    SLICE_X0Y32          FDCE                                         f  inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                    104.762   104.762 r  
    Y9                   IBUF                         0.000   104.762 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   105.943    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    97.973 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686    99.659    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    99.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.648   101.399    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[5]/C
                         clock pessimism             -0.771   100.627    
                         clock uncertainty           -0.340   100.288    
    SLICE_X0Y32          FDCE (Recov_fdce_C_CLR)     -0.319    99.969    inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         99.969    
                         arrival time                         -98.765    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk_out1_pll1 rise@104.762ns - clk_out3_pll1 rise@100.000ns)
  Data Path Delay:        2.526ns  (logic 0.580ns (22.958%)  route 1.946ns (77.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 101.397 - 104.762 ) 
    Source Clock Delay      (SCD):    -3.782ns = ( 96.218 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306   101.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    92.440 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.849    94.289    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    94.390 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.828    96.218    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456    96.674 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.813    97.487    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124    97.611 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           1.133    98.744    inst/counter[5]_i_2_n_0
    SLICE_X0Y31          FDCE                                         f  inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                    104.762   104.762 r  
    Y9                   IBUF                         0.000   104.762 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   105.943    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    97.973 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686    99.659    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    99.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.646   101.397    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[0]/C
                         clock pessimism             -0.771   100.625    
                         clock uncertainty           -0.340   100.286    
    SLICE_X0Y31          FDCE (Recov_fdce_C_CLR)     -0.319    99.967    inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         99.967    
                         arrival time                         -98.744    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.762ns  (clk_out1_pll1 rise@104.762ns - clk_out3_pll1 rise@100.000ns)
  Data Path Delay:        2.526ns  (logic 0.580ns (22.958%)  route 1.946ns (77.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.365ns = ( 101.397 - 104.762 ) 
    Source Clock Delay      (SCD):    -3.782ns = ( 96.218 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.771ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.306   101.306    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    92.440 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.849    94.289    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    94.390 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.828    96.218    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456    96.674 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.813    97.487    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.124    97.611 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           1.133    98.744    inst/counter[5]_i_2_n_0
    SLICE_X0Y31          FDCE                                         f  inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                    104.762   104.762 r  
    Y9                   IBUF                         0.000   104.762 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   105.943    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    97.973 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.686    99.659    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    99.750 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.646   101.397    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[1]/C
                         clock pessimism             -0.771   100.625    
                         clock uncertainty           -0.340   100.286    
    SLICE_X0Y31          FDCE (Recov_fdce_C_CLR)     -0.319    99.967    inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         99.967    
                         arrival time                         -98.744    
  -------------------------------------------------------------------
                         slack                                  1.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.702%)  route 0.928ns (83.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.619    -0.766    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.625 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.421    -0.204    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.045    -0.159 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           0.506     0.348    inst/counter[5]_i_2_n_0
    SLICE_X0Y32          FDCE                                         f  inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.885    -0.725    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[3]/C
                         clock pessimism              0.276    -0.449    
                         clock uncertainty            0.340    -0.110    
    SLICE_X0Y32          FDCE (Remov_fdce_C_CLR)     -0.067    -0.177    inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.702%)  route 0.928ns (83.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.619    -0.766    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.625 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.421    -0.204    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.045    -0.159 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           0.506     0.348    inst/counter[5]_i_2_n_0
    SLICE_X0Y32          FDCE                                         f  inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.885    -0.725    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[4]/C
                         clock pessimism              0.276    -0.449    
                         clock uncertainty            0.340    -0.110    
    SLICE_X0Y32          FDCE (Remov_fdce_C_CLR)     -0.067    -0.177    inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.702%)  route 0.928ns (83.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.619    -0.766    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.625 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.421    -0.204    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.045    -0.159 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           0.506     0.348    inst/counter[5]_i_2_n_0
    SLICE_X0Y32          FDCE                                         f  inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.885    -0.725    inst/clk_out1
    SLICE_X0Y32          FDCE                                         r  inst/counter_reg[5]/C
                         clock pessimism              0.276    -0.449    
                         clock uncertainty            0.340    -0.110    
    SLICE_X0Y32          FDCE (Remov_fdce_C_CLR)     -0.067    -0.177    inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.186ns (15.469%)  route 1.016ns (84.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.619    -0.766    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.625 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.421    -0.204    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.045    -0.159 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           0.595     0.437    inst/counter[5]_i_2_n_0
    SLICE_X0Y31          FDCE                                         f  inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.884    -0.726    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[0]/C
                         clock pessimism              0.276    -0.450    
                         clock uncertainty            0.340    -0.111    
    SLICE_X0Y31          FDCE (Remov_fdce_C_CLR)     -0.067    -0.178    inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.186ns (15.469%)  route 1.016ns (84.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.619    -0.766    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.625 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.421    -0.204    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.045    -0.159 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           0.595     0.437    inst/counter[5]_i_2_n_0
    SLICE_X0Y31          FDCE                                         f  inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.884    -0.726    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[1]/C
                         clock pessimism              0.276    -0.450    
                         clock uncertainty            0.340    -0.111    
    SLICE_X0Y31          FDCE (Remov_fdce_C_CLR)     -0.067    -0.178    inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 inst/syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_pll1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pll1  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll1 rise@0.000ns - clk_out3_pll1 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.186ns (15.469%)  route 1.016ns (84.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.943 r  pll_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.533    -1.410    pll_inst/inst/clk_out3_pll1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.384 r  pll_inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.619    -0.766    inst/clk_out3
    SLICE_X1Y34          FDRE                                         r  inst/syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.625 f  inst/syn_reg/Q
                         net (fo=5, routed)           0.421    -0.204    inst/syn
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.045    -0.159 f  inst/counter[5]_i_2/O
                         net (fo=6, routed)           0.595     0.437    inst/counter[5]_i_2_n_0
    SLICE_X0Y31          FDCE                                         f  inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll1 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    pll_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -2.219 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.580    -1.639    pll_inst/inst/clk_out1_pll1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.610 r  pll_inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.884    -0.726    inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  inst/counter_reg[2]/C
                         clock pessimism              0.276    -0.450    
                         clock uncertainty            0.340    -0.111    
    SLICE_X0Y31          FDCE (Remov_fdce_C_CLR)     -0.067    -0.178    inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.614    





