/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 240 208)
	(text "CTRL" (rect 5 0 36 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "ir31_26[31..26]" (rect 0 0 95 19)(font "Intel Clear" (font_size 8)))
		(text "ir31_26[31..26]" (rect 21 27 116 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "ir5_0[5..0]" (rect 0 0 62 19)(font "Intel Clear" (font_size 8)))
		(text "ir5_0[5..0]" (rect 21 43 83 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "eq" (rect 0 0 15 19)(font "Intel Clear" (font_size 8)))
		(text "eq" (rect 21 59 36 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 224 32)
		(output)
		(text "shamt_s" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
		(text "shamt_s" (rect 154 27 203 46)(font "Intel Clear" (font_size 8)))
		(line (pt 224 32)(pt 208 32))
	)
	(port
		(pt 224 48)
		(output)
		(text "rf_wa_s" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "rf_wa_s" (rect 157 43 203 62)(font "Intel Clear" (font_size 8)))
		(line (pt 224 48)(pt 208 48))
	)
	(port
		(pt 224 64)
		(output)
		(text "rf_we" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "rf_we" (rect 170 59 203 78)(font "Intel Clear" (font_size 8)))
		(line (pt 224 64)(pt 208 64))
	)
	(port
		(pt 224 80)
		(output)
		(text "add2_s[1..0]" (rect 0 0 75 19)(font "Intel Clear" (font_size 8)))
		(text "add2_s[1..0]" (rect 128 75 203 94)(font "Intel Clear" (font_size 8)))
		(line (pt 224 80)(pt 208 80)(line_width 3))
	)
	(port
		(pt 224 96)
		(output)
		(text "rf_wd_s[1..0]" (rect 0 0 77 19)(font "Intel Clear" (font_size 8)))
		(text "rf_wd_s[1..0]" (rect 126 91 203 110)(font "Intel Clear" (font_size 8)))
		(line (pt 224 96)(pt 208 96)(line_width 3))
	)
	(port
		(pt 224 112)
		(output)
		(text "dm_we" (rect 0 0 43 19)(font "Intel Clear" (font_size 8)))
		(text "dm_we" (rect 160 107 203 126)(font "Intel Clear" (font_size 8)))
		(line (pt 224 112)(pt 208 112))
	)
	(port
		(pt 224 128)
		(output)
		(text "pc_s[1..0]" (rect 0 0 57 19)(font "Intel Clear" (font_size 8)))
		(text "pc_s[1..0]" (rect 146 123 203 142)(font "Intel Clear" (font_size 8)))
		(line (pt 224 128)(pt 208 128)(line_width 3))
	)
	(port
		(pt 224 144)
		(output)
		(text "alu_op[6..0]" (rect 0 0 70 19)(font "Intel Clear" (font_size 8)))
		(text "alu_op[6..0]" (rect 133 139 203 158)(font "Intel Clear" (font_size 8)))
		(line (pt 224 144)(pt 208 144)(line_width 3))
	)
	(port
		(pt 224 160)
		(output)
		(text "lo_we" (rect 0 0 34 19)(font "Intel Clear" (font_size 8)))
		(text "lo_we" (rect 169 155 203 174)(font "Intel Clear" (font_size 8)))
		(line (pt 224 160)(pt 208 160))
	)
	(drawing
		(rectangle (rect 16 16 208 176))
	)
)
