Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/PT8616/development_src/FPGA/test_ploop_isim_beh.exe -prj C:/PT8616/development_src/FPGA/test_ploop_beh.prj work.test_ploop work.glbl 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/PT8616/development_src/FPGA/ipcore_dir/PLL_gain.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Parsing VHDL file "C:/PT8616/development_src/FPGA/digital_phase_loop_wmults.vhd" into library work
Parsing VHDL file "C:/PT8616/development_src/FPGA/test_ploop.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 72424 KB
Fuse CPU Usage: 202 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_signed from library ieee
Using precompiled package vl_types from library vl
Compiling module glbl
Compiling module VCC
Compiling module GND
Compiling module MULT18X18SIO(AREG=0,BREG=0,PREG=...
Compiling module PLL_gain
Compiling architecture behavioral of entity digital_phase_loop_wmults [digital_phase_loop_wmults_defaul...]
Compiling architecture behavior of entity test_ploop
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Compiled 5 Verilog Units
Built simulation executable C:/PT8616/development_src/FPGA/test_ploop_isim_beh.exe
Fuse Memory Usage: 80216 KB
Fuse CPU Usage: 280 ms
