Fitter report for master_example
Wed Nov 12 14:22:58 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Wed Nov 12 14:22:58 2014            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; master_example                                   ;
; Top-level Entity Name              ; master_example                                   ;
; Family                             ; Cyclone IV GX                                    ;
; Device                             ; EP4CGX150DF31C7                                  ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 838 / 149,760 ( < 1 % )                          ;
;     Total combinational functions  ; 777 / 149,760 ( < 1 % )                          ;
;     Dedicated logic registers      ; 497 / 149,760 ( < 1 % )                          ;
; Total registers                    ; 611                                              ;
; Total pins                         ; 162 / 508 ( 32 % )                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 1,536 / 6,635,520 ( < 1 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 720 ( 0 % )                                  ;
; Total GXB Receiver Channel PCS     ; 0 / 8 ( 0 % )                                    ;
; Total GXB Receiver Channel PMA     ; 0 / 8 ( 0 % )                                    ;
; Total GXB Transmitter Channel PCS  ; 0 / 8 ( 0 % )                                    ;
; Total GXB Transmitter Channel PMA  ; 0 / 8 ( 0 % )                                    ;
; Total PLLs                         ; 0 / 8 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CGX150DF31C7                       ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.88        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  29.2%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; LEDG[0]       ; Missing drive strength and slew rate ;
; LEDG[1]       ; Missing drive strength and slew rate ;
; LEDG[2]       ; Missing drive strength and slew rate ;
; LEDG[3]       ; Missing drive strength and slew rate ;
; LEDG[4]       ; Missing drive strength and slew rate ;
; LEDG[5]       ; Missing drive strength and slew rate ;
; LEDG[6]       ; Missing drive strength and slew rate ;
; LEDG[7]       ; Missing drive strength and slew rate ;
; LEDG[8]       ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; LEDR[10]      ; Missing drive strength and slew rate ;
; LEDR[11]      ; Missing drive strength and slew rate ;
; LEDR[12]      ; Missing drive strength and slew rate ;
; LEDR[13]      ; Missing drive strength and slew rate ;
; LEDR[14]      ; Missing drive strength and slew rate ;
; LEDR[15]      ; Missing drive strength and slew rate ;
; LEDR[16]      ; Missing drive strength and slew rate ;
; LEDR[17]      ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; DRAM_DQM[0]   ; Missing drive strength and slew rate ;
; DRAM_DQM[1]   ; Missing drive strength and slew rate ;
; DRAM_DQM[2]   ; Missing drive strength and slew rate ;
; DRAM_DQM[3]   ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; HEX6[0]       ; Missing drive strength and slew rate ;
; HEX6[1]       ; Missing drive strength and slew rate ;
; HEX6[2]       ; Missing drive strength and slew rate ;
; HEX6[3]       ; Missing drive strength and slew rate ;
; HEX6[4]       ; Missing drive strength and slew rate ;
; HEX6[5]       ; Missing drive strength and slew rate ;
; HEX6[6]       ; Missing drive strength and slew rate ;
; HEX7[0]       ; Missing drive strength and slew rate ;
; HEX7[1]       ; Missing drive strength and slew rate ;
; HEX7[2]       ; Missing drive strength and slew rate ;
; HEX7[3]       ; Missing drive strength and slew rate ;
; HEX7[4]       ; Missing drive strength and slew rate ;
; HEX7[5]       ; Missing drive strength and slew rate ;
; HEX7[6]       ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; DRAM_DQ[16]   ; Missing drive strength and slew rate ;
; DRAM_DQ[17]   ; Missing drive strength and slew rate ;
; DRAM_DQ[18]   ; Missing drive strength and slew rate ;
; DRAM_DQ[19]   ; Missing drive strength and slew rate ;
; DRAM_DQ[20]   ; Missing drive strength and slew rate ;
; DRAM_DQ[21]   ; Missing drive strength and slew rate ;
; DRAM_DQ[22]   ; Missing drive strength and slew rate ;
; DRAM_DQ[23]   ; Missing drive strength and slew rate ;
; DRAM_DQ[24]   ; Missing drive strength and slew rate ;
; DRAM_DQ[25]   ; Missing drive strength and slew rate ;
; DRAM_DQ[26]   ; Missing drive strength and slew rate ;
; DRAM_DQ[27]   ; Missing drive strength and slew rate ;
; DRAM_DQ[28]   ; Missing drive strength and slew rate ;
; DRAM_DQ[29]   ; Missing drive strength and slew rate ;
; DRAM_DQ[30]   ; Missing drive strength and slew rate ;
; DRAM_DQ[31]   ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                           ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                      ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                   ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                   ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                   ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                   ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                   ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                   ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                   ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                   ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                   ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                   ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                  ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                  ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1   ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                      ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1   ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1   ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                      ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1  ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1  ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1  ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1  ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1  ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1  ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1  ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1  ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1  ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1  ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                     ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[16]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[16]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[16]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[16]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[17]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[17]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[17]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[17]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[18]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[18]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[18]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[18]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[19]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[19]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[19]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[19]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[20]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[20]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[20]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[20]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[21]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[21]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[21]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[21]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[22]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[23]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[24]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[24]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[24]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[24]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[25]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[25]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[25]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[25]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[26]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[26]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[26]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[26]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[27]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[27]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[27]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[27]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[28]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[28]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[28]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[28]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[29]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[29]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[29]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[29]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[30]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[30]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[30]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[30]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[31]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[31]~_Duplicate_1 ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[31]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[31]~output                                                                                                    ; I                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1         ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                     ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2         ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                     ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3         ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                     ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4         ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                     ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5         ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                     ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6         ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                     ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7         ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                     ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8         ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                     ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9         ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                     ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                     ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[16]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[17]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[18]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[19]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[20]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[21]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[22]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[23]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[24]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[25]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[26]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[27]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[28]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[29]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31        ; Q                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[30]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[31]~output                                                                                                    ; OE               ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                       ;                  ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                      ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                      ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                      ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                      ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                      ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                      ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                      ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                      ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                      ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                      ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[16]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[16]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[17]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[17]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[18]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[18]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[19]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[19]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[20]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[20]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[21]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[21]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[22]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[22]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[23]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[23]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[24]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[24]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[25]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[25]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[26]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[26]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[27]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[27]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[28]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[28]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[29]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[29]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[30]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[30]~input                                                                                                     ; O                ;                       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[31]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[31]~input                                                                                                     ; O                ;                       ;
+----------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                 ;
+-----------------------------+----------------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                         ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------------------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                                        ;              ; CLOCK2_50        ; PIN_A15       ; QSF Assignment             ;
; Location                    ;                                        ;              ; CLOCK3_50        ; PIN_V11       ; QSF Assignment             ;
; Location                    ;                                        ;              ; DRAM_ADDR[12]    ; PIN_AE10      ; QSF Assignment             ;
; Location                    ;                                        ;              ; EEP_I2C_SCLK     ; PIN_AG27      ; QSF Assignment             ;
; Location                    ;                                        ;              ; EEP_I2C_SDAT     ; PIN_AG25      ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_GTX_CLK     ; PIN_A12       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_INT_N       ; PIN_E16       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_LINK100     ; PIN_F5        ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_MDC         ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_MDIO        ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_RST_N       ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_RX_CLK      ; PIN_L15       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_RX_COL      ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_RX_CRS      ; PIN_D6        ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_RX_DATA[0]  ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_RX_DATA[1]  ; PIN_E13       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_RX_DATA[2]  ; PIN_A5        ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_RX_DATA[3]  ; PIN_B7        ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_RX_DV       ; PIN_A8        ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_RX_ER       ; PIN_D11       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_TX_CLK      ; PIN_F13       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_TX_DATA[0]  ; PIN_B12       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_TX_DATA[1]  ; PIN_E7        ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_TX_DATA[2]  ; PIN_C13       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_TX_DATA[3]  ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_TX_EN       ; PIN_D14       ; QSF Assignment             ;
; Location                    ;                                        ;              ; ENET_TX_ER       ; PIN_D13       ; QSF Assignment             ;
; Location                    ;                                        ;              ; FAN_CTRL         ; PIN_AF28      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FL_CE_N          ; PIN_AG19      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FL_OE_N          ; PIN_AJ19      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FL_RESET_N       ; PIN_AG18      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FL_RY            ; PIN_AF19      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FL_WE_N          ; PIN_AG17      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FL_WP_N          ; PIN_AK18      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[10]      ; PIN_AH21      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[11]      ; PIN_AG21      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[12]      ; PIN_AG22      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[13]      ; PIN_AD22      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[14]      ; PIN_AE24      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[15]      ; PIN_AD23      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[16]      ; PIN_AB21      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[17]      ; PIN_AH17      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[18]      ; PIN_AE17      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[19]      ; PIN_AG20      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[1]       ; PIN_AB22      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[20]      ; PIN_AK20      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[21]      ; PIN_AE19      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[22]      ; PIN_AA16      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[23]      ; PIN_AF15      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[24]      ; PIN_AG15      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[25]      ; PIN_Y17       ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[26]      ; PIN_AB16      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[2]       ; PIN_AH19      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[3]       ; PIN_AK19      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[4]       ; PIN_AJ18      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[5]       ; PIN_AA18      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[6]       ; PIN_AH18      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[7]       ; PIN_AK17      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[8]       ; PIN_Y20       ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_ADDR[9]       ; PIN_AK21      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[0]         ; PIN_AK29      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[10]        ; PIN_AA20      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[11]        ; PIN_AE21      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[12]        ; PIN_AH22      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[13]        ; PIN_AJ24      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[14]        ; PIN_AE22      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[15]        ; PIN_AK28      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[16]        ; PIN_AK9       ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[17]        ; PIN_AJ10      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[18]        ; PIN_AK11      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[19]        ; PIN_AK12      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[1]         ; PIN_AE23      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[20]        ; PIN_AJ13      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[21]        ; PIN_AK15      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[22]        ; PIN_AC16      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[23]        ; PIN_AH16      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[24]        ; PIN_AG16      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[25]        ; PIN_AD16      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[26]        ; PIN_AJ15      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[27]        ; PIN_AK14      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[28]        ; PIN_AK13      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[29]        ; PIN_AJ12      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[2]         ; PIN_AH24      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[30]        ; PIN_AK10      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[31]        ; PIN_AJ9       ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[3]         ; PIN_AH23      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[4]         ; PIN_AA21      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[5]         ; PIN_AE20      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[6]         ; PIN_Y19       ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[7]         ; PIN_AA17      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[8]         ; PIN_AB17      ; QSF Assignment             ;
; Location                    ;                                        ;              ; FS_DQ[9]         ; PIN_Y18       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[0]          ; PIN_G16       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[10]         ; PIN_D22       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[11]         ; PIN_D21       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[12]         ; PIN_D23       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[13]         ; PIN_D24       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[14]         ; PIN_B28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[15]         ; PIN_C25       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[16]         ; PIN_C26       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[17]         ; PIN_D28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[18]         ; PIN_D25       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[19]         ; PIN_F20       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[1]          ; PIN_F17       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[20]         ; PIN_E21       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[21]         ; PIN_F23       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[22]         ; PIN_G20       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[23]         ; PIN_F22       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[24]         ; PIN_G22       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[25]         ; PIN_G24       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[26]         ; PIN_G23       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[27]         ; PIN_A25       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[28]         ; PIN_A26       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[29]         ; PIN_A19       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[2]          ; PIN_D18       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[30]         ; PIN_A28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[31]         ; PIN_A27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[32]         ; PIN_B30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[33]         ; PIN_AG28      ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[34]         ; PIN_AG26      ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[35]         ; PIN_Y21       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[3]          ; PIN_F18       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[4]          ; PIN_D19       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[5]          ; PIN_K21       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[6]          ; PIN_F19       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[7]          ; PIN_K22       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[8]          ; PIN_B21       ; QSF Assignment             ;
; Location                    ;                                        ;              ; GPIO[9]          ; PIN_C21       ; QSF Assignment             ;
; Location                    ;                                        ;              ; G_SENSOR_INT1    ; PIN_AC30      ; QSF Assignment             ;
; Location                    ;                                        ;              ; G_SENSOR_SCLK    ; PIN_AK27      ; QSF Assignment             ;
; Location                    ;                                        ;              ; G_SENSOR_SDAT    ; PIN_AK26      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_CLKIN0      ; PIN_K15       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_CLKIN_N1    ; PIN_V30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_CLKIN_N2    ; PIN_T30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_CLKIN_P1    ; PIN_V29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_CLKIN_P2    ; PIN_T29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_CLKOUT0     ; PIN_G6        ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_CLKOUT_N1   ; PIN_AB28      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_CLKOUT_N2   ; PIN_Y28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_CLKOUT_P1   ; PIN_AB27      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_CLKOUT_P2   ; PIN_AA28      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_D[0]        ; PIN_AC25      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_D[1]        ; PIN_E27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_D[2]        ; PIN_AB26      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_D[3]        ; PIN_E28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_I2C_SCLK    ; PIN_AD26      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_I2C_SDAT    ; PIN_AD25      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[0]   ; PIN_G27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[10]  ; PIN_W28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[11]  ; PIN_W30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[12]  ; PIN_M30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[13]  ; PIN_Y27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[14]  ; PIN_AA29      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[15]  ; PIN_AD28      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[16]  ; PIN_AE28      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[1]   ; PIN_G29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[2]   ; PIN_H27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[3]   ; PIN_K29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[4]   ; PIN_L28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[5]   ; PIN_M28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[6]   ; PIN_N30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[7]   ; PIN_P28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[8]   ; PIN_R28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_N[9]   ; PIN_U28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[0]   ; PIN_G26       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[10]  ; PIN_W27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[11]  ; PIN_W29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[12]  ; PIN_M29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[13]  ; PIN_AA27      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[14]  ; PIN_AB29      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[15]  ; PIN_AD27      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[16]  ; PIN_AE27      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[1]   ; PIN_G28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[2]   ; PIN_J27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[3]   ; PIN_K28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[4]   ; PIN_L27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[5]   ; PIN_M27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[6]   ; PIN_N29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[7]   ; PIN_P27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[8]   ; PIN_R27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_RX_D_P[9]   ; PIN_U27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[0]   ; PIN_H28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[10]  ; PIN_V26       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[11]  ; PIN_Y30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[12]  ; PIN_AC28      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[13]  ; PIN_AD30      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[14]  ; PIN_AE30      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[15]  ; PIN_AH30      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[16]  ; PIN_AG29      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[1]   ; PIN_F29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[2]   ; PIN_D30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[3]   ; PIN_E30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[4]   ; PIN_G30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[5]   ; PIN_J30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[6]   ; PIN_K27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[7]   ; PIN_K30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[8]   ; PIN_T25       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_N[9]   ; PIN_N28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[0]   ; PIN_J28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[10]  ; PIN_V25       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[11]  ; PIN_AA30      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[12]  ; PIN_AC27      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[13]  ; PIN_AD29      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[14]  ; PIN_AE29      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[15]  ; PIN_AJ30      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[16]  ; PIN_AH29      ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[1]   ; PIN_F28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[2]   ; PIN_D29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[3]   ; PIN_F30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[4]   ; PIN_H30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[5]   ; PIN_J29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[6]   ; PIN_K26       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[7]   ; PIN_L30       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[8]   ; PIN_U25       ; QSF Assignment             ;
; Location                    ;                                        ;              ; HSMC_TX_D_P[9]   ; PIN_N27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; I2C_SCLK         ; PIN_C27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; I2C_SDAT         ; PIN_G21       ; QSF Assignment             ;
; Location                    ;                                        ;              ; IRDA_RXD         ; PIN_AH28      ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_DATA[0]      ; PIN_AG4       ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_DATA[1]      ; PIN_AF3       ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_DATA[2]      ; PIN_AH3       ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_DATA[3]      ; PIN_AE5       ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_DATA[4]      ; PIN_AH2       ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_DATA[5]      ; PIN_AE3       ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_DATA[6]      ; PIN_AH4       ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_DATA[7]      ; PIN_AE4       ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_EN           ; PIN_AF4       ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_ON           ; PIN_AF27      ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_RS           ; PIN_AG3       ; QSF Assignment             ;
; Location                    ;                                        ;              ; LCD_RW           ; PIN_AJ3       ; QSF Assignment             ;
; Location                    ;                                        ;              ; PCIE_PERST_N     ; PIN_A4        ; QSF Assignment             ;
; Location                    ;                                        ;              ; PCIE_REFCLK_P    ; PIN_V15       ; QSF Assignment             ;
; Location                    ;                                        ;              ; PCIE_RX_P[0]     ; PIN_AC2       ; QSF Assignment             ;
; Location                    ;                                        ;              ; PCIE_RX_P[1]     ; PIN_AA2       ; QSF Assignment             ;
; Location                    ;                                        ;              ; PCIE_TX_P[0]     ; PIN_AB4       ; QSF Assignment             ;
; Location                    ;                                        ;              ; PCIE_TX_P[1]     ; PIN_Y4        ; QSF Assignment             ;
; Location                    ;                                        ;              ; PCIE_WAKE_N      ; PIN_C29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; SD_CLK           ; PIN_AH25      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SD_CMD           ; PIN_AF18      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SD_DAT[0]        ; PIN_AH27      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SD_DAT[1]        ; PIN_AJ28      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SD_DAT[2]        ; PIN_AD24      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SD_DAT[3]        ; PIN_AE18      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SD_WP_N          ; PIN_AJ27      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SMA_CLKIN        ; PIN_AK16      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SMA_CLKOUT       ; PIN_AF25      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM0_CE_N      ; PIN_AJ21      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM1_CE_N      ; PIN_AG23      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM_ADSC_N     ; PIN_AK25      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM_ADSP_N     ; PIN_AJ25      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM_ADV_N      ; PIN_AH26      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM_BE[0]      ; PIN_AF22      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM_BE[1]      ; PIN_AK22      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM_BE[2]      ; PIN_AJ22      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM_BE[3]      ; PIN_AF21      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM_CLK        ; PIN_AF24      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM_GW_N       ; PIN_AK23      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM_OE_N       ; PIN_AG24      ; QSF Assignment             ;
; Location                    ;                                        ;              ; SSRAM_WE_N       ; PIN_AK24      ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_CLK27         ; PIN_B15       ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_DATA[0]       ; PIN_C17       ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_DATA[1]       ; PIN_D17       ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_DATA[2]       ; PIN_A16       ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_DATA[3]       ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_DATA[4]       ; PIN_G18       ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_DATA[5]       ; PIN_G17       ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_DATA[6]       ; PIN_K18       ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_DATA[7]       ; PIN_K17       ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_HS            ; PIN_C28       ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_RESET_N       ; PIN_E25       ; QSF Assignment             ;
; Location                    ;                                        ;              ; TD_VS            ; PIN_E22       ; QSF Assignment             ;
; Location                    ;                                        ;              ; UART_CTS         ; PIN_D26       ; QSF Assignment             ;
; Location                    ;                                        ;              ; UART_RTS         ; PIN_A29       ; QSF Assignment             ;
; Location                    ;                                        ;              ; UART_RXD         ; PIN_B27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; UART_TXD         ; PIN_H24       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_BLANK_N      ; PIN_F25       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_B[0]         ; PIN_E24       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_B[1]         ; PIN_C24       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_B[2]         ; PIN_B25       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_B[3]         ; PIN_C23       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_B[4]         ; PIN_F24       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_B[5]         ; PIN_A23       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_B[6]         ; PIN_G25       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_B[7]         ; PIN_C22       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_CLK          ; PIN_D27       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_G[0]         ; PIN_D20       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_G[1]         ; PIN_C20       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_G[2]         ; PIN_A20       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_G[3]         ; PIN_K19       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_G[4]         ; PIN_A21       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_G[5]         ; PIN_F21       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_G[6]         ; PIN_A22       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_G[7]         ; PIN_B22       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_HS           ; PIN_B24       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_R[0]         ; PIN_A17       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_R[1]         ; PIN_C18       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_R[2]         ; PIN_B18       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_R[3]         ; PIN_A18       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_R[4]         ; PIN_E18       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_R[5]         ; PIN_E19       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_R[6]         ; PIN_B19       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_R[7]         ; PIN_C19       ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_SYNC_N       ; PIN_AH20      ; QSF Assignment             ;
; Location                    ;                                        ;              ; VGA_VS           ; PIN_A24       ; QSF Assignment             ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[16]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[17]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[18]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[19]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[20]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[21]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[22]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[23]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[24]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[25]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[26]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[27]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[28]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[29]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[30]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[31]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; amm_master_qsys_new_sdram_controller_0 ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; amm_master_qsys_new_sdram_controller_0 ;              ; m_dqm[0]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; amm_master_qsys_new_sdram_controller_0 ;              ; m_dqm[1]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; amm_master_qsys_new_sdram_controller_0 ;              ; m_dqm[2]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; amm_master_qsys_new_sdram_controller_0 ;              ; m_dqm[3]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[16]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[17]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[18]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[19]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[20]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[21]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[22]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[23]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[24]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[25]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[26]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[27]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[28]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[29]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[30]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[31]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; amm_master_qsys_new_sdram_controller_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------------------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1749 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1749 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1741    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 8       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/output_files/master_example.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 838 / 149,760 ( < 1 % )      ;
;     -- Combinational with no register       ; 341                          ;
;     -- Register only                        ; 61                           ;
;     -- Combinational with a register        ; 436                          ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 333                          ;
;     -- 3 input functions                    ; 157                          ;
;     -- <=2 input functions                  ; 287                          ;
;     -- Register only                        ; 61                           ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 640                          ;
;     -- arithmetic mode                      ; 137                          ;
;                                             ;                              ;
; Total registers*                            ; 611 / 152,165 ( < 1 % )      ;
;     -- Dedicated logic registers            ; 497 / 149,760 ( < 1 % )      ;
;     -- I/O registers                        ; 114 / 2,405 ( 5 % )          ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 69 / 9,360 ( < 1 % )         ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 162 / 508 ( 32 % )           ;
;     -- Clock pins                           ; 1 / 10 ( 10 % )              ;
;     -- Dedicated input pins                 ; 0 / 25 ( 0 % )               ;
;                                             ;                              ;
; Global signals                              ; 2                            ;
; M9Ks                                        ; 2 / 720 ( < 1 % )            ;
; Total block memory bits                     ; 1,536 / 6,635,520 ( < 1 % )  ;
; Total block memory implementation bits      ; 18,432 / 6,635,520 ( < 1 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 720 ( 0 % )              ;
; PLLs                                        ; 0 / 8 ( 0 % )                ;
; Global clocks                               ; 2 / 30 ( 7 % )               ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; GXB Receiver channel PCSs                   ; 0 / 8 ( 0 % )                ;
; GXB Receiver channel PMAs                   ; 0 / 8 ( 0 % )                ;
; GXB Transmitter channel PCSs                ; 0 / 8 ( 0 % )                ;
; GXB Transmitter channel PMAs                ; 0 / 8 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%                 ;
; Peak interconnect usage (total/H/V)         ; 7% / 8% / 5%                 ;
; Maximum fan-out                             ; 613                          ;
; Highest non-global fan-out                  ; 107                          ;
; Total fan-out                               ; 5047                         ;
; Average fan-out                             ; 2.78                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                            ;
+----------------------------------------------+------------------------+--------------------------------+
; Statistic                                    ; Top                    ; hard_block:auto_generated_inst ;
+----------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                    ; Low                            ;
;                                              ;                        ;                                ;
; Total logic elements                         ; 838 / 149760 ( < 1 % ) ; 0 / 149760 ( 0 % )             ;
;     -- Combinational with no register        ; 341                    ; 0                              ;
;     -- Register only                         ; 61                     ; 0                              ;
;     -- Combinational with a register         ; 436                    ; 0                              ;
;                                              ;                        ;                                ;
; Logic element usage by number of LUT inputs  ;                        ;                                ;
;     -- 4 input functions                     ; 333                    ; 0                              ;
;     -- 3 input functions                     ; 157                    ; 0                              ;
;     -- <=2 input functions                   ; 287                    ; 0                              ;
;     -- Register only                         ; 61                     ; 0                              ;
;                                              ;                        ;                                ;
; Logic elements by mode                       ;                        ;                                ;
;     -- normal mode                           ; 640                    ; 0                              ;
;     -- arithmetic mode                       ; 137                    ; 0                              ;
;                                              ;                        ;                                ;
; Total registers                              ; 611                    ; 0                              ;
;     -- Dedicated logic registers             ; 497 / 149760 ( < 1 % ) ; 0 / 149760 ( 0 % )             ;
;     -- I/O registers                         ; 228                    ; 0                              ;
;                                              ;                        ;                                ;
; Total LABs:  partially or completely used    ; 69 / 9360 ( < 1 % )    ; 0 / 9360 ( 0 % )               ;
;                                              ;                        ;                                ;
; Virtual pins                                 ; 0                      ; 0                              ;
; I/O pins                                     ; 162                    ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 720 ( 0 % )        ; 0 / 720 ( 0 % )                ;
; Total memory bits                            ; 1536                   ; 0                              ;
; Total RAM block bits                         ; 18432                  ; 0                              ;
; M9K                                          ; 2 / 720 ( < 1 % )      ; 0 / 720 ( 0 % )                ;
; Clock control block                          ; 2 / 38 ( 5 % )         ; 0 / 38 ( 0 % )                 ;
; Double Data Rate I/O output circuitry        ; 50 / 456 ( 10 % )      ; 0 / 456 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 32 / 456 ( 7 % )       ; 0 / 456 ( 0 % )                ;
;                                              ;                        ;                                ;
; Connections                                  ;                        ;                                ;
;     -- Input Connections                     ; 32                     ; 0                              ;
;     -- Registered Input Connections          ; 0                      ; 0                              ;
;     -- Output Connections                    ; 32                     ; 0                              ;
;     -- Registered Output Connections         ; 0                      ; 0                              ;
;                                              ;                        ;                                ;
; Internal Connections                         ;                        ;                                ;
;     -- Total Connections                     ; 5072                   ; 4                              ;
;     -- Registered Connections                ; 1578                   ; 0                              ;
;                                              ;                        ;                                ;
; External Connections                         ;                        ;                                ;
;     -- Top                                   ; 64                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 0                      ; 0                              ;
;                                              ;                        ;                                ;
; Partition Interface                          ;                        ;                                ;
;     -- Input Ports                           ; 23                     ; 0                              ;
;     -- Output Ports                          ; 107                    ; 0                              ;
;     -- Bidir Ports                           ; 32                     ; 0                              ;
;                                              ;                        ;                                ;
; Registered Ports                             ;                        ;                                ;
;     -- Registered Input Ports                ; 0                      ; 0                              ;
;     -- Registered Output Ports               ; 0                      ; 0                              ;
;                                              ;                        ;                                ;
; Port Connectivity                            ;                        ;                                ;
;     -- Input Ports driven by GND             ; 0                      ; 0                              ;
;     -- Output Ports driven by GND            ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                      ; 0                              ;
;     -- Input Ports with no Source            ; 0                      ; 0                              ;
;     -- Output Ports with no Source           ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                      ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                      ; 0                              ;
+----------------------------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; CLOCK_50 ; AJ16  ; 4        ; 57           ; 0            ; 7            ; 614                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; KEY[0]   ; AA26  ; 5        ; 117          ; 14           ; 0            ; 52                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; KEY[1]   ; AE25  ; 5        ; 117          ; 10           ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; KEY[2]   ; AF30  ; 5        ; 117          ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; KEY[3]   ; AE26  ; 5        ; 117          ; 8            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[0]    ; V28   ; 5        ; 117          ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[10]   ; R26   ; 6        ; 117          ; 49           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[11]   ; N26   ; 6        ; 117          ; 53           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[12]   ; M26   ; 6        ; 117          ; 56           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[13]   ; N25   ; 6        ; 117          ; 57           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[14]   ; J26   ; 6        ; 117          ; 73           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[15]   ; K25   ; 6        ; 117          ; 73           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[16]   ; C30   ; 6        ; 117          ; 77           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[17]   ; H25   ; 6        ; 117          ; 79           ; 7            ; 52                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[1]    ; U30   ; 5        ; 117          ; 42           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[2]    ; V21   ; 5        ; 117          ; 28           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[3]    ; C2    ; 8        ; 15           ; 91           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[4]    ; AB30  ; 5        ; 117          ; 27           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[5]    ; U21   ; 5        ; 117          ; 33           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[6]    ; T28   ; 6        ; 117          ; 48           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[7]    ; R30   ; 6        ; 117          ; 51           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[8]    ; P30   ; 6        ; 117          ; 51           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SW[9]    ; R29   ; 6        ; 117          ; 48           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; AG7   ; 3        ; 39           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AH6   ; 3        ; 21           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AE11  ; 3        ; 15           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AJ7   ; 3        ; 41           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG8   ; 3        ; 37           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AH8   ; 3        ; 37           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AE16  ; 4        ; 63           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AF16  ; 4        ; 61           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AE14  ; 3        ; 46           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AE15  ; 3        ; 46           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AE13  ; 3        ; 28           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AE12  ; 3        ; 26           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AH5   ; 3        ; 19           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AG6   ; 3        ; 3            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AJ4   ; 3        ; 19           ; 0            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AD6   ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AE6   ; 3        ; 3            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG5   ; 3        ; 19           ; 0            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; AF10  ; 3        ; 8            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; AB14  ; 3        ; 46           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[2]   ; AH15  ; 3        ; 53           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[3]   ; AH10  ; 3        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AK4   ; 3        ; 21           ; 0            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AK3   ; 3        ; 21           ; 0            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[0]       ; E15   ; 8        ; 46           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1]       ; E12   ; 8        ; 28           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2]       ; G11   ; 8        ; 30           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3]       ; F11   ; 8        ; 28           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4]       ; F16   ; 8        ; 53           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5]       ; D16   ; 8        ; 53           ; 91           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6]       ; F14   ; 8        ; 46           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0]       ; G14   ; 8        ; 50           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1]       ; B13   ; 8        ; 48           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2]       ; G13   ; 8        ; 50           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3]       ; F12   ; 8        ; 37           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4]       ; G12   ; 8        ; 37           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5]       ; J9    ; 8        ; 8            ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6]       ; G10   ; 8        ; 21           ; 91           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[0]       ; G8    ; 8        ; 3            ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1]       ; G7    ; 8        ; 3            ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2]       ; F7    ; 8        ; 5            ; 91           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3]       ; AG30  ; 5        ; 117          ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4]       ; F6    ; 8        ; 5            ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5]       ; F4    ; 8        ; 10           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6]       ; F10   ; 8        ; 21           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[0]       ; D10   ; 8        ; 19           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1]       ; D7    ; 8        ; 30           ; 91           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2]       ; E6    ; 8        ; 21           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3]       ; E4    ; 8        ; 10           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4]       ; E3    ; 8        ; 12           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5]       ; D5    ; 8        ; 21           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6]       ; D4    ; 8        ; 26           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[0]       ; A14   ; 8        ; 50           ; 91           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1]       ; A13   ; 8        ; 50           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2]       ; C7    ; 8        ; 24           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3]       ; C6    ; 8        ; 26           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4]       ; C5    ; 8        ; 26           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5]       ; C4    ; 8        ; 28           ; 91           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6]       ; C3    ; 8        ; 19           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[0]       ; D3    ; 8        ; 19           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1]       ; A10   ; 8        ; 44           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2]       ; A9    ; 8        ; 34           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3]       ; A7    ; 8        ; 32           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4]       ; A6    ; 8        ; 30           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5]       ; A11   ; 8        ; 44           ; 91           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6]       ; B6    ; 8        ; 32           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[0]       ; B9    ; 8        ; 34           ; 91           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[1]       ; B10   ; 8        ; 39           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[2]       ; C8    ; 8        ; 17           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[3]       ; C9    ; 8        ; 17           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[4]       ; D8    ; 8        ; 5            ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[5]       ; D9    ; 8        ; 17           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[6]       ; E9    ; 8        ; 15           ; 91           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[0]       ; E10   ; 8        ; 19           ; 91           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[1]       ; F8    ; 8        ; 3            ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[2]       ; F9    ; 8        ; 15           ; 91           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[3]       ; C10   ; 8        ; 39           ; 91           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[4]       ; C11   ; 8        ; 32           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[5]       ; C12   ; 8        ; 37           ; 91           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[6]       ; D12   ; 8        ; 37           ; 91           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]       ; AA25  ; 5        ; 117          ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]       ; AB25  ; 5        ; 117          ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]       ; F27   ; 6        ; 117          ; 86           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]       ; F26   ; 6        ; 117          ; 86           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]       ; W26   ; 5        ; 117          ; 35           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]       ; Y22   ; 5        ; 117          ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]       ; Y25   ; 5        ; 117          ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]       ; AA22  ; 5        ; 117          ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[8]       ; J25   ; 6        ; 117          ; 79           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]       ; T23   ; 5        ; 117          ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[10]      ; P21   ; 6        ; 117          ; 65           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[11]      ; N24   ; 6        ; 117          ; 59           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[12]      ; N21   ; 6        ; 117          ; 65           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[13]      ; M25   ; 6        ; 117          ; 58           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[14]      ; K24   ; 6        ; 117          ; 78           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[15]      ; L25   ; 6        ; 117          ; 68           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[16]      ; M21   ; 6        ; 117          ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[17]      ; M22   ; 6        ; 117          ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]       ; T24   ; 5        ; 117          ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]       ; V27   ; 5        ; 117          ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]       ; W25   ; 5        ; 117          ; 36           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]       ; T21   ; 5        ; 117          ; 32           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]       ; T26   ; 5        ; 117          ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]       ; R25   ; 6        ; 117          ; 49           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]       ; T27   ; 5        ; 117          ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]       ; P25   ; 6        ; 117          ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]       ; R24   ; 6        ; 117          ; 55           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                           ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------+---------------------+
; DRAM_DQ[0]  ; AD10  ; 3        ; 15           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe               ; -                   ;
; DRAM_DQ[10] ; AF12  ; 3        ; 26           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; -                   ;
; DRAM_DQ[11] ; AG9   ; 3        ; 26           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; -                   ;
; DRAM_DQ[12] ; AA13  ; 3        ; 37           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; -                   ;
; DRAM_DQ[13] ; AB11  ; 3        ; 34           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; -                   ;
; DRAM_DQ[14] ; AA12  ; 3        ; 34           ; 0            ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; -                   ;
; DRAM_DQ[15] ; AA15  ; 3        ; 46           ; 0            ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; -                   ;
; DRAM_DQ[16] ; AH11  ; 3        ; 30           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16 ; -                   ;
; DRAM_DQ[17] ; AG11  ; 3        ; 32           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17 ; -                   ;
; DRAM_DQ[18] ; AH12  ; 3        ; 32           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18 ; -                   ;
; DRAM_DQ[19] ; AG12  ; 3        ; 32           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19 ; -                   ;
; DRAM_DQ[1]  ; AD9   ; 3        ; 15           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; -                   ;
; DRAM_DQ[20] ; AH13  ; 3        ; 34           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20 ; -                   ;
; DRAM_DQ[21] ; AG13  ; 3        ; 34           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21 ; -                   ;
; DRAM_DQ[22] ; AG14  ; 3        ; 41           ; 0            ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22 ; -                   ;
; DRAM_DQ[23] ; AH14  ; 3        ; 41           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23 ; -                   ;
; DRAM_DQ[24] ; AH9   ; 3        ; 26           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24 ; -                   ;
; DRAM_DQ[25] ; AK8   ; 3        ; 44           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25 ; -                   ;
; DRAM_DQ[26] ; AG10  ; 3        ; 28           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26 ; -                   ;
; DRAM_DQ[27] ; AK7   ; 3        ; 41           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27 ; -                   ;
; DRAM_DQ[28] ; AH7   ; 3        ; 39           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28 ; -                   ;
; DRAM_DQ[29] ; AK6   ; 3        ; 24           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29 ; -                   ;
; DRAM_DQ[2]  ; AE9   ; 3        ; 5            ; 0            ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; -                   ;
; DRAM_DQ[30] ; AJ6   ; 3        ; 24           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30 ; -                   ;
; DRAM_DQ[31] ; AK5   ; 3        ; 24           ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31 ; -                   ;
; DRAM_DQ[3]  ; AE8   ; 3        ; 1            ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; -                   ;
; DRAM_DQ[4]  ; AE7   ; 3        ; 1            ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; -                   ;
; DRAM_DQ[5]  ; AF7   ; 3        ; 3            ; 0            ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; -                   ;
; DRAM_DQ[6]  ; AF6   ; 3        ; 3            ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; -                   ;
; DRAM_DQ[7]  ; AF9   ; 3        ; 5            ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; -                   ;
; DRAM_DQ[8]  ; AB13  ; 3        ; 37           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; -                   ;
; DRAM_DQ[9]  ; AF13  ; 3        ; 28           ; 0            ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                               ;
+----------+-----------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name              ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------+--------------------------+---------------------+---------------------------+
; AC8      ; MSEL3                 ; -                        ; -                   ; Dedicated Programming Pin ;
; AC7      ; MSEL2                 ; -                        ; -                   ; Dedicated Programming Pin ;
; AD8      ; MSEL1                 ; -                        ; -                   ; Dedicated Programming Pin ;
; AD7      ; MSEL0                 ; -                        ; -                   ; Dedicated Programming Pin ;
; AB9      ; CONF_DONE             ; -                        ; -                   ; Dedicated Programming Pin ;
; AJ1      ; nSTATUS               ; -                        ; -                   ; Dedicated Programming Pin ;
; AE8      ; INIT_DONE             ; Use as regular IO        ; DRAM_DQ[3]          ; Dual Purpose Pin          ;
; AD6      ; DIFFIO_B1p, CRC_ERROR ; Use as regular IO        ; DRAM_CKE            ; Dual Purpose Pin          ;
; AE7      ; DIFFIO_B1n, NCEO      ; Use as programming pin   ; DRAM_DQ[4]          ; Dual Purpose Pin          ;
; C2       ; DIFFIO_T4n, DATA4     ; Use as regular IO        ; SW[3]               ; Dual Purpose Pin          ;
; A3       ; DATA0                 ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; G9       ; DATA1, ASDO           ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~ ; Dual Purpose Pin          ;
; B4       ; NCSO                  ; As input tri-stated      ; ~ALTERA_NCSO~       ; Dual Purpose Pin          ;
; B3       ; DCLK                  ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; B1       ; nCONFIG               ; -                        ; -                   ; Dedicated Programming Pin ;
; C1       ; nCE                   ; -                        ; -                   ; Dedicated Programming Pin ;
+----------+-----------------------+--------------------------+---------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL1      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 54 / 82 ( 66 % ) ; 2.5V          ; --           ; --               ;
; 3B       ; 0 / 4 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 3A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 4        ; 3 / 82 ( 4 % )   ; 2.5V          ; --           ; --               ;
; 5        ; 23 / 66 ( 35 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 26 / 69 ( 38 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 56 / 81 ( 69 % ) ; 2.5V          ; --           ; --               ;
; 8B       ; 0 / 4 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                    ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                        ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 510        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A4       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 466        ; 8        ; HEX5[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 460        ; 8        ; HEX5[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 456        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 458        ; 8        ; HEX5[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 442        ; 8        ; HEX5[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 443        ; 8        ; HEX5[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 438        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 431        ; 8        ; HEX4[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 432        ; 8        ; HEX4[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 393        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 386        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 387        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ; 380        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A25      ; 370        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 371        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ; 364        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A28      ; 362        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A29      ; 357        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA1      ; 27         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA2      ; 26         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA6      ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA7      ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA8      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA10     ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA12     ; 89         ; 3        ; DRAM_DQ[14]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 95         ; 3        ; DRAM_DQ[12]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA15     ; 109        ; 3        ; DRAM_DQ[15]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 129        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA20     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 195        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 235        ; 5        ; LEDG[7]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA23     ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA24     ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA25     ; 212        ; 5        ; LEDG[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 223        ; 5        ; KEY[0]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA27     ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA28     ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA29     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA30     ; 250        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ; 29         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB4      ; 28         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB6      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AB9      ; 36         ; 3        ; ^CONF_DONE                                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB10     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB11     ; 90         ; 3        ; DRAM_DQ[13]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB13     ; 96         ; 3        ; DRAM_DQ[8]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 110        ; 3        ; DRAM_DQM[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB16     ; 100        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 136        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB18     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB19     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB20     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB21     ; 188        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB22     ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AB24     ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB25     ; 213        ; 5        ; LEDG[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 239        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 238        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB29     ; 248        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB30     ; 242        ; 5        ; SW[4]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 31         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC2      ; 30         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC6      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 33         ; 3        ; ^MSEL2                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC8      ; 32         ; 3        ; ^MSEL3                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC9      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC10     ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC11     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC12     ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC13     ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC14     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC15     ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC16     ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC18     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC19     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC20     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC22     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AC23     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC27     ; 237        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 236        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC29     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC30     ; 243        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD3      ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD4      ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD6      ; 39         ; 3        ; DRAM_CKE                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD7      ; 35         ; 3        ; ^MSEL0                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AD8      ; 34         ; 3        ; ^MSEL1                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AD9      ; 62         ; 3        ; DRAM_DQ[1]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD10     ; 63         ; 3        ; DRAM_DQ[0]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD11     ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD12     ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD13     ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD15     ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD16     ; 134        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD17     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD18     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD19     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD20     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD22     ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD24     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD26     ; 209        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 233        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 232        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD29     ; 241        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD30     ; 240        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ;            ;          ; RREF                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE3      ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE4      ; 51         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 45         ; 3        ; DRAM_CLK                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE7      ; 40         ; 3        ; DRAM_DQ[4]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE8      ; 38         ; 3        ; DRAM_DQ[3]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE9      ; 49         ; 3        ; DRAM_DQ[2]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE10     ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 61         ; 3        ; DRAM_ADDR[11]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE12     ; 76         ; 3        ; DRAM_ADDR[9]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE13     ; 80         ; 3        ; DRAM_ADDR[8]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE14     ; 111        ; 3        ; DRAM_ADDR[6]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE15     ; 112        ; 3        ; DRAM_ADDR[7]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE16     ; 135        ; 4        ; DRAM_ADDR[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE17     ; 137        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 216        ; 5        ; KEY[1]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE26     ; 215        ; 5        ; KEY[3]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 228        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE29     ; 231        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE30     ; 230        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF6      ; 46         ; 3        ; DRAM_DQ[6]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF7      ; 47         ; 3        ; DRAM_DQ[5]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF8      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF9      ; 50         ; 3        ; DRAM_DQ[7]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF10     ; 54         ; 3        ; DRAM_DQM[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF11     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF12     ; 77         ; 3        ; DRAM_DQ[10]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF13     ; 81         ; 3        ; DRAM_DQ[9]                                            ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF14     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF15     ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 130        ; 4        ; DRAM_ADDR[5]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF17     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF18     ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 151        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF21     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF24     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF27     ; 225        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ; 224        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF29     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF30     ; 226        ; 5        ; KEY[2]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AG1      ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ; 68         ; 3        ; DRAM_CS_N                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG6      ; 48         ; 3        ; DRAM_BA[1]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG7      ; 97         ; 3        ; DRAM_ADDR[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG8      ; 93         ; 3        ; DRAM_ADDR[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG9      ; 78         ; 3        ; DRAM_DQ[11]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG10     ; 82         ; 3        ; DRAM_DQ[26]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG11     ; 86         ; 3        ; DRAM_DQ[17]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG12     ; 87         ; 3        ; DRAM_DQ[19]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG13     ; 91         ; 3        ; DRAM_DQ[21]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG14     ; 101        ; 3        ; DRAM_DQ[22]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG15     ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG16     ; 131        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG17     ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 152        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG21     ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG22     ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ; 186        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG25     ; 201        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 193        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG28     ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG29     ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AG30     ; 227        ; 5        ; HEX2[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AH2      ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH3      ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ; 69         ; 3        ; DRAM_BA[0]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH6      ; 72         ; 3        ; DRAM_ADDR[10]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH7      ; 98         ; 3        ; DRAM_DQ[28]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH8      ; 94         ; 3        ; DRAM_ADDR[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH9      ; 79         ; 3        ; DRAM_DQ[24]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH10     ; 83         ; 3        ; DRAM_DQM[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH11     ; 84         ; 3        ; DRAM_DQ[16]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH12     ; 88         ; 3        ; DRAM_DQ[18]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH13     ; 92         ; 3        ; DRAM_DQ[20]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH14     ; 102        ; 3        ; DRAM_DQ[23]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH15     ; 120        ; 3        ; DRAM_DQM[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH16     ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH17     ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH21     ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 179        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ; 187        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH25     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH28     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH29     ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AH30     ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AJ1      ; 37         ; 3        ; ^nSTATUS                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AJ2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AJ3      ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ4      ; 67         ; 3        ; DRAM_CAS_N                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ5      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AJ6      ; 73         ; 3        ; DRAM_DQ[30]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ7      ; 103        ; 3        ; DRAM_ADDR[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ8      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AJ9      ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ10     ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ11     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AJ12     ; 118        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ13     ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ14     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AJ15     ; 132        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ16     ; 126        ; 4        ; CLOCK_50                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AJ17     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AJ18     ; 142        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ19     ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ20     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AJ21     ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ22     ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ23     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AJ24     ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ25     ; 183        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ26     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AJ27     ; 184        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ28     ; 189        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AJ29     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AJ30     ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AK2      ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AK3      ; 70         ; 3        ; DRAM_WE_N                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK4      ; 71         ; 3        ; DRAM_RAS_N                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK5      ; 74         ; 3        ; DRAM_DQ[31]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK6      ; 75         ; 3        ; DRAM_DQ[29]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK7      ; 104        ; 3        ; DRAM_DQ[27]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK8      ; 106        ; 3        ; DRAM_DQ[25]                                           ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AK9      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK10     ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK11     ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK12     ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK13     ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK14     ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK15     ; 133        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK16     ; 127        ; 4        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AK17     ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK18     ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK19     ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK20     ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK21     ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK22     ; 158        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK23     ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK24     ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK25     ; 177        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK26     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK27     ; 181        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK28     ; 185        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AK29     ; 190        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ; 514        ; 9        ; ^nCONFIG                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 513        ; 9        ; ~ALTERA_DCLK~                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B4       ; 512        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 461        ; 8        ; HEX5[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 457        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 459        ; 8        ; HEX6[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 450        ; 8        ; HEX6[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 439        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 435        ; 8        ; HEX1[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 422        ; 7        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 394        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B24      ; 382        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B25      ; 381        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B27      ; 365        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B28      ; 363        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B29      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B30      ; 358        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C1       ; 515        ; 9        ; ^nCE                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 490        ; 8        ; SW[3]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C3       ; 481        ; 8        ; HEX4[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 471        ; 8        ; HEX4[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ; 473        ; 8        ; HEX4[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C6       ; 474        ; 8        ; HEX4[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ; 475        ; 8        ; HEX4[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 487        ; 8        ; HEX6[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 485        ; 8        ; HEX6[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 451        ; 8        ; HEX7[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 462        ; 8        ; HEX7[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 454        ; 8        ; HEX7[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 446        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 444        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 440        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 427        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C22      ; 392        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 384        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 383        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 372        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 368        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 345        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C28      ; 349        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C29      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C30      ; 328        ; 6        ; SW[16]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 482        ; 8        ; HEX5[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 472        ; 8        ; HEX3[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D5       ; 477        ; 8        ; HEX3[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 467        ; 8        ; HEX3[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D8       ; 498        ; 8        ; HEX6[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 486        ; 8        ; HEX6[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 483        ; 8        ; HEX3[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ; 463        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 455        ; 8        ; HEX7[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 447        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 445        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 441        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 428        ; 8        ; HEX0[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D17      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 398        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 376        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 374        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 385        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 366        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 373        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 369        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D27      ; 346        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D28      ; 350        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D29      ; 325        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D30      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 518        ; 9        ; #TMS                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 516        ; 9        ; #TDI                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 492        ; 8        ; HEX3[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E4       ; 493        ; 8        ; HEX3[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 478        ; 8        ; HEX3[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ; 488        ; 8        ; HEX6[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 484        ; 8        ; HEX7[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 469        ; 8        ; HEX0[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ; 448        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E15      ; 436        ; 8        ; HEX0[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 433        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 377        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 375        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E24      ; 367        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 348        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E27      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E29      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E30      ; 316        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 519        ; 9        ; #TDO                                                  ; output ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 517        ; 9        ; #TCK                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ; 494        ; 8        ; HEX2[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F5       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F6       ; 499        ; 8        ; HEX2[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 501        ; 8        ; HEX2[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 503        ; 8        ; HEX7[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 489        ; 8        ; HEX7[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 479        ; 8        ; HEX2[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 470        ; 8        ; HEX0[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 452        ; 8        ; HEX1[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 449        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 437        ; 8        ; HEX0[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 434        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 425        ; 8        ; HEX0[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F17      ; 395        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 378        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F21      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 360        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F23      ; 355        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F24      ; 347        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F25      ; 344        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F26      ; 342        ; 6        ; LEDG[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F27      ; 341        ; 6        ; LEDG[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F28      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F29      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F30      ; 317        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G7       ; 502        ; 8        ; HEX2[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G8       ; 504        ; 8        ; HEX2[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G9       ; 511        ; 9        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; G10      ; 480        ; 8        ; HEX1[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 464        ; 8        ; HEX0[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ; 453        ; 8        ; HEX1[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 429        ; 8        ; HEX1[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 430        ; 8        ; HEX1[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G15      ; 426        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G17      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G18      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ; 379        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 359        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G22      ; 361        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 356        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G24      ; 351        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G25      ; 343        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G26      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 319        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G29      ; 318        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G30      ; 303        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 1          ; QL1      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 0          ; QL1      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; 9        ; VCCIO9                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H12      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H13      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H18      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H20      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H22      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H23      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H24      ; 352        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H25      ; 331        ; 6        ; SW[17]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H26      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H27      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H28      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H29      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H30      ; 304        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 3          ; QL1      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 2          ; QL1      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ; 497        ; 8        ; HEX1[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J10      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J13      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J14      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J15      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J17      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J19      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J20      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J23      ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J24      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J25      ; 332        ; 6        ; LEDG[8]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J26      ; 322        ; 6        ; SW[14]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J27      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J28      ; 327        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J29      ; 306        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J30      ; 305        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ; 5          ; QL1      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 4          ; QL1      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ; 8B       ; VCC_CLKIN8B                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K11      ; 506        ; 8B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ; 423        ; 8A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K16      ;            ; 8A       ; VCC_CLKIN8A                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K18      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K19      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K20      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 354        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K22      ; 353        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K23      ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K24      ; 330        ; 6        ; LEDR[14]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K25      ; 323        ; 6        ; SW[15]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K26      ; 321        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 308        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K29      ; 307        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K30      ; 301        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 7          ; QL1      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 6          ; QL1      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ; 508        ; 8B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; L11      ; 507        ; 8B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 424        ; 8A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L22      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L23      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L24      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L25      ; 315        ; 6        ; LEDR[15]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L26      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L27      ; 312        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 311        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L29      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L30      ; 302        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ; 9          ; QL1      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 8          ; QL1      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 509        ; 8B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 314        ; 6        ; LEDR[16]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 313        ; 6        ; LEDR[17]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M23      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M24      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M25      ; 297        ; 6        ; LEDR[13]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M26      ; 293        ; 6        ; SW[12]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M27      ; 300        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 299        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M29      ; 296        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M30      ; 295        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 11         ; QL1      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ; 10         ; QL1      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 309        ; 6        ; LEDR[12]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N23      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N24      ; 298        ; 6        ; LEDR[11]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N25      ; 294        ; 6        ; SW[13]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N26      ; 286        ; 6        ; SW[11]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N27      ; 292        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N28      ; 291        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N29      ; 288        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N30      ; 287        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ; 13         ; QL1      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ; 12         ; QL1      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P7       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 310        ; 6        ; LEDR[10]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P23      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P25      ; 289        ; 6        ; LEDR[8]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P26      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P27      ; 285        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 284        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P29      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P30      ; 282        ; 6        ; SW[8]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 15         ; QL1      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 14         ; QL1      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R23      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R24      ; 290        ; 6        ; LEDR[9]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 279        ; 6        ; LEDR[6]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R26      ; 278        ; 6        ; SW[10]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R27      ; 281        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 280        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R29      ; 276        ; 6        ; SW[9]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R30      ; 283        ; 6        ; SW[7]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 17         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T4       ; 16         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T8       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 251        ; 5        ; LEDR[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T23      ; 269        ; 5        ; LEDR[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T24      ; 268        ; 5        ; LEDR[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T25      ; 255        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 271        ; 5        ; LEDR[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T27      ; 270        ; 5        ; LEDR[7]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T28      ; 277        ; 6        ; SW[6]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T29      ; 275        ; 6        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T30      ; 274        ; 6        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 19         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ; 18         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 252        ; 5        ; SW[5]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U23      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U24      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U25      ; 256        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U27      ; 266        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 265        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U30      ; 267        ; 5        ; SW[1]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ; 21         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 20         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V5       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ; 41         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V12      ; 43         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ; 124        ; 3A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 244        ; 5        ; SW[2]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V23      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V24      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V25      ; 254        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 253        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 264        ; 5        ; LEDR[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V28      ; 263        ; 5        ; SW[0]                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V29      ; 273        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; V30      ; 272        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W1       ; 23         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W2       ; 22         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ; 42         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W12      ; 44         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ; 125        ; 3A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W16      ;            ; 3A       ; VCC_CLKIN3A                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W22      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W23      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 258        ; 5        ; LEDR[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W26      ; 257        ; 5        ; LEDG[4]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W27      ; 260        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 259        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W29      ; 262        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W30      ; 261        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 25         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y4       ; 24         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y5       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 3B       ; VCC_CLKIN3B                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y13      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 128        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 191        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y21      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y22      ; 234        ; 5        ; LEDG[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y24      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y25      ; 214        ; 5        ; LEDG[6]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y27      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y28      ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y29      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y30      ; 249        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                    ; Library Name    ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; |master_example                                                                                                                    ; 838 (6)     ; 497 (5)                   ; 114 (114)     ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0         ; 162  ; 0            ; 341 (1)      ; 61 (0)            ; 436 (5)          ; |master_example                                                                                                                                                                                                                        ; work            ;
;    |SEG_HEX:hex0|                                                                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |master_example|SEG_HEX:hex0                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex1|                                                                                                                  ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |master_example|SEG_HEX:hex1                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex2|                                                                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |master_example|SEG_HEX:hex2                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex3|                                                                                                                  ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |master_example|SEG_HEX:hex3                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex4|                                                                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |master_example|SEG_HEX:hex4                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex5|                                                                                                                  ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |master_example|SEG_HEX:hex5                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex6|                                                                                                                  ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |master_example|SEG_HEX:hex6                                                                                                                                                                                                           ; work            ;
;    |SEG_HEX:hex7|                                                                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |master_example|SEG_HEX:hex7                                                                                                                                                                                                           ; work            ;
;    |amm_master_qsys:amm_master_inst|                                                                                               ; 670 (0)     ; 450 (0)                   ; 0 (0)         ; 1536        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 220 (0)      ; 61 (0)            ; 389 (0)          ; |master_example|amm_master_qsys:amm_master_inst                                                                                                                                                                                        ; amm_master_qsys ;
;       |altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                         ; 34 (34)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 22 (22)          ; |master_example|amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                     ; amm_master_qsys ;
;       |altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |master_example|amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent                                                                                        ; amm_master_qsys ;
;       |altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |master_example|amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent                                                                                          ; amm_master_qsys ;
;       |altera_reset_controller:rst_controller|                                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |master_example|amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller                                                                                                                                                 ; amm_master_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |master_example|amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                      ; amm_master_qsys ;
;       |amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|                                                                                  ; 67 (63)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (32)      ; 0 (0)             ; 33 (30)          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                              ; amm_master_qsys ;
;          |altera_merlin_arbitrator:arb|                                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                 ; amm_master_qsys ;
;       |amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|                                                              ; 397 (268)   ; 268 (150)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 129 (123)    ; 55 (21)           ; 213 (124)        ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0                                                                                                                          ; amm_master_qsys ;
;          |amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module| ; 133 (133)   ; 118 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 34 (34)           ; 93 (93)          ; |master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module  ; amm_master_qsys ;
;       |custom_master:read_master|                                                                                                  ; 106 (0)     ; 79 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (0)       ; 2 (0)             ; 77 (0)           ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master                                                                                                                                                              ; amm_master_qsys ;
;          |latency_aware_read_master:a_latency_aware_read_master|                                                                   ; 106 (75)    ; 79 (55)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (20)      ; 2 (0)             ; 77 (55)          ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master                                                                                                        ; amm_master_qsys ;
;             |scfifo:the_master_to_user_fifo|                                                                                       ; 31 (0)      ; 24 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 2 (0)             ; 22 (0)           ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo                                                                         ; work            ;
;                |scfifo_pb01:auto_generated|                                                                                        ; 31 (0)      ; 24 (0)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 2 (0)             ; 22 (0)           ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated                                              ; work            ;
;                   |a_dpfifo_0i01:dpfifo|                                                                                           ; 31 (17)     ; 24 (10)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 2 (2)             ; 22 (8)           ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo                         ; work            ;
;                      |altsyncram_nh81:FIFOram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram ; work            ;
;                      |cntr_6s7:usedw_counter|                                                                                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter  ; work            ;
;                      |cntr_prb:rd_ptr_msb|                                                                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb     ; work            ;
;                      |cntr_qrb:wr_ptr|                                                                                             ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr         ; work            ;
;       |custom_master:write_master|                                                                                                 ; 89 (0)      ; 70 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 70 (0)           ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master                                                                                                                                                             ; amm_master_qsys ;
;          |write_master:a_write_master|                                                                                             ; 89 (61)     ; 70 (49)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (12)      ; 0 (0)             ; 70 (49)          ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master                                                                                                                                 ; amm_master_qsys ;
;             |scfifo:the_user_to_master_fifo|                                                                                       ; 28 (0)      ; 21 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 21 (0)           ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo                                                                                                  ; work            ;
;                |scfifo_5801:auto_generated|                                                                                        ; 28 (0)      ; 21 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 21 (0)           ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated                                                                       ; work            ;
;                   |a_dpfifo_ce01:dpfifo|                                                                                           ; 28 (17)     ; 21 (10)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (10)          ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo                                                  ; work            ;
;                      |altsyncram_ph81:FIFOram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram                          ; work            ;
;                      |cntr_5s7:usedw_counter|                                                                                      ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_5s7:usedw_counter                           ; work            ;
;                      |cntr_orb:rd_ptr_msb|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb                              ; work            ;
;                      |cntr_prb:wr_ptr|                                                                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_prb:wr_ptr                                  ; work            ;
;    |user_logic:user_logic_inst|                                                                                                    ; 80 (80)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 44 (44)          ; |master_example|user_logic:user_logic_inst                                                                                                                                                                                             ; work            ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; SW[0]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[1]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[8]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[9]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[10]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[11]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[12]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[13]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[14]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[15]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[16]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[2]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[3]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[7]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[8]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[7]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[8]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[9]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[10]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[11]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[12]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[13]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[14]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[15]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[16]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[17]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQM[2]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQM[3]   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[16]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[17]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[18]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[19]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[20]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[21]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[22]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[23]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[24]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[25]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[26]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[27]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[28]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[29]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[30]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[31]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[17]        ; Input    ; (6) 1325 ps   ; --            ; --                    ; --       ; --       ;
; KEY[0]        ; Input    ; --            ; (6) 1325 ps   ; --                    ; --       ; --       ;
; KEY[1]        ; Input    ; (6) 1325 ps   ; --            ; --                    ; --       ; --       ;
; SW[2]         ; Input    ; --            ; (6) 1325 ps   ; --                    ; --       ; --       ;
; SW[3]         ; Input    ; (6) 1322 ps   ; --            ; --                    ; --       ; --       ;
; SW[4]         ; Input    ; (6) 1325 ps   ; --            ; --                    ; --       ; --       ;
; SW[5]         ; Input    ; --            ; (6) 1325 ps   ; --                    ; --       ; --       ;
; SW[6]         ; Input    ; (6) 1325 ps   ; --            ; --                    ; --       ; --       ;
; SW[7]         ; Input    ; (6) 1325 ps   ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SW[0]                                                                                                                                                            ;                   ;         ;
; SW[1]                                                                                                                                                            ;                   ;         ;
; SW[8]                                                                                                                                                            ;                   ;         ;
; SW[9]                                                                                                                                                            ;                   ;         ;
; SW[10]                                                                                                                                                           ;                   ;         ;
; SW[11]                                                                                                                                                           ;                   ;         ;
; SW[12]                                                                                                                                                           ;                   ;         ;
; SW[13]                                                                                                                                                           ;                   ;         ;
; SW[14]                                                                                                                                                           ;                   ;         ;
; SW[15]                                                                                                                                                           ;                   ;         ;
; SW[16]                                                                                                                                                           ;                   ;         ;
; KEY[2]                                                                                                                                                           ;                   ;         ;
; KEY[3]                                                                                                                                                           ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[16]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[17]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[18]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[19]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[20]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[21]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[22]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[23]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[24]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[25]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[26]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[27]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[28]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[29]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[30]                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[31]                                                                                                                                                      ;                   ;         ;
; CLOCK_50                                                                                                                                                         ;                   ;         ;
; SW[17]                                                                                                                                                           ;                   ;         ;
;      - user_logic:user_logic_inst|display_data[0]~0                                                                                                              ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[1]~1                                                                                                              ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[2]~2                                                                                                              ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[3]~3                                                                                                              ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[12]~4                                                                                                             ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[13]~5                                                                                                             ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[14]~6                                                                                                             ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[15]~7                                                                                                             ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[20]~8                                                                                                             ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[21]~9                                                                                                             ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[22]~10                                                                                                            ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[23]~11                                                                                                            ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[28]~12                                                                                                            ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[29]~13                                                                                                            ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[30]~14                                                                                                            ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|display_data[31]~15                                                                                                            ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|always1~0                                                                                                                      ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|Selector30~0                                                                                                                   ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~13                                                                                                                     ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~14                                                                                                                     ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~15                                                                                                                     ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~16                                                                                                                     ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~17                                                                                                                     ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~18                                                                                                                     ; 0                 ; 6       ;
;      - SEG_HEX:hex6|WideOr6~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex6|WideOr5~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex6|WideOr4~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex6|WideOr3~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex6|WideOr2~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex6|WideOr1~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex6|WideOr0~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex5|WideOr6~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex5|WideOr5~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex5|WideOr4~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex5|WideOr3~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex5|WideOr2~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex5|WideOr1~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex5|WideOr0~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex3|WideOr6~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex3|WideOr5~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex3|WideOr4~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex3|WideOr3~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex3|WideOr2~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex3|WideOr1~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex3|WideOr0~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex1|WideOr6~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex1|WideOr5~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex1|WideOr4~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex1|WideOr3~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex1|WideOr2~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex1|WideOr1~3                                                                                                                                    ; 0                 ; 6       ;
;      - SEG_HEX:hex1|WideOr0~3                                                                                                                                    ; 0                 ; 6       ;
; KEY[0]                                                                                                                                                           ;                   ;         ;
;      - LEDG[0]~reg0                                                                                                                                              ; 1                 ; 6       ;
;      - LEDG[1]~reg0                                                                                                                                              ; 1                 ; 6       ;
;      - LEDG[2]~reg0                                                                                                                                              ; 1                 ; 6       ;
;      - LEDG[6]~reg0                                                                                                                                              ; 1                 ; 6       ;
;      - LEDG[7]~reg0                                                                                                                                              ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|state[2]                                                                                                                       ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|state[1]                                                                                                                       ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|address[2]                                                                                                                     ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|address[3]                                                                                                                     ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|address[4]                                                                                                                     ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|address[5]                                                                                                                     ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|address[6]                                                                                                                     ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|address[7]                                                                                                                     ; 1                 ; 6       ;
;      - amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~0                                                                                                                    ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data[29]~1                                                                                                                ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|wr_data~35                                                                                                                     ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~2                                                                                                                    ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~3                                                                                                                    ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~4                                                                                                                    ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~5                                                                                                                    ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~6                                                                                                                    ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~7                                                                                                                    ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~8                                                                                                                    ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~9                                                                                                                    ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~10                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~11                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~12                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~13                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~14                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~15                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~16                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~17                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~18                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~19                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~20                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~21                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~22                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~23                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~24                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~25                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~26                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~27                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~28                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~29                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~30                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~31                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|read_data~32                                                                                                                   ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|state[0]~3                                                                                                                     ; 1                 ; 6       ;
;      - amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
;      - user_logic:user_logic_inst|address[3]~12                                                                                                                  ; 1                 ; 6       ;
; KEY[1]                                                                                                                                                           ;                   ;         ;
;      - user_logic:user_logic_inst|always1~0                                                                                                                      ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|Selector30~0                                                                                                                   ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|state[0]~2                                                                                                                     ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address[3]~12                                                                                                                  ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~13                                                                                                                     ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~14                                                                                                                     ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~15                                                                                                                     ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~16                                                                                                                     ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~17                                                                                                                     ; 0                 ; 6       ;
;      - user_logic:user_logic_inst|address~18                                                                                                                     ; 0                 ; 6       ;
; SW[2]                                                                                                                                                            ;                   ;         ;
;      - user_logic:user_logic_inst|address~13                                                                                                                     ; 1                 ; 6       ;
; SW[3]                                                                                                                                                            ;                   ;         ;
;      - user_logic:user_logic_inst|address~14                                                                                                                     ; 0                 ; 6       ;
; SW[4]                                                                                                                                                            ;                   ;         ;
;      - user_logic:user_logic_inst|address~15                                                                                                                     ; 0                 ; 6       ;
; SW[5]                                                                                                                                                            ;                   ;         ;
;      - user_logic:user_logic_inst|address~16                                                                                                                     ; 1                 ; 6       ;
; SW[6]                                                                                                                                                            ;                   ;         ;
;      - user_logic:user_logic_inst|address~17                                                                                                                     ; 0                 ; 6       ;
; SW[7]                                                                                                                                                            ;                   ;         ;
;      - user_logic:user_logic_inst|address~18                                                                                                                     ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                ; Location              ; Fan-Out ; Usage                                  ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                            ; PIN_AJ16              ; 613     ; Clock                                  ; yes    ; Global Clock         ; GCLK28           ; --                        ;
; KEY[0]                                                                                                                                                                                                                              ; PIN_AA26              ; 52      ; Async. clear, Sync. clear              ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                        ; LCCOMB_X50_Y1_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                        ; LCCOMB_X49_Y1_N30     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                        ; LCCOMB_X49_Y1_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                        ; LCCOMB_X49_Y1_N10     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                        ; LCCOMB_X50_Y1_N26     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                        ; LCCOMB_X50_Y1_N28     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                        ; LCCOMB_X50_Y1_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2                                                                                    ; LCCOMB_X49_Y1_N26     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                                                  ; LCCOMB_X46_Y4_N30     ; 16      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; FF_X56_Y1_N21         ; 7       ; Clock enable, Sync. clear              ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; FF_X56_Y1_N21         ; 385     ; Async. clear, Async. load              ; yes    ; Global Clock         ; GCLK29           ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                        ; LCCOMB_X50_Y2_N6      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|update_grant~0                                                                                                                                            ; LCCOMB_X50_Y2_N14     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector27~9                                                                                                                          ; LCCOMB_X47_Y2_N18     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector34~3                                                                                                                          ; LCCOMB_X45_Y2_N12     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0                                                                                                                            ; LCCOMB_X40_Y3_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_rnw~4                                                                                                                          ; LCCOMB_X53_Y3_N6      ; 57      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60]~0 ; LCCOMB_X50_Y2_N0      ; 57      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[60]~0 ; LCCOMB_X50_Y2_N18     ; 57      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]~2                                                                                                                           ; LCCOMB_X42_Y2_N4      ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                     ; FF_X45_Y3_N17         ; 107     ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                     ; FF_X42_Y2_N25         ; 19      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                    ; DDIOOECELL_X15_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                       ; DDIOOECELL_X15_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                      ; DDIOOECELL_X26_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                      ; DDIOOECELL_X26_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                      ; DDIOOECELL_X37_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                      ; DDIOOECELL_X34_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                      ; DDIOOECELL_X34_Y0_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                      ; DDIOOECELL_X46_Y0_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16                                                                                                                      ; DDIOOECELL_X30_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                                                                                                                      ; DDIOOECELL_X32_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18                                                                                                                      ; DDIOOECELL_X32_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19                                                                                                                      ; DDIOOECELL_X32_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                       ; DDIOOECELL_X5_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20                                                                                                                      ; DDIOOECELL_X34_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                                                                                                                      ; DDIOOECELL_X34_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22                                                                                                                      ; DDIOOECELL_X41_Y0_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23                                                                                                                      ; DDIOOECELL_X41_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                                                                                                                      ; DDIOOECELL_X26_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25                                                                                                                      ; DDIOOECELL_X44_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26                                                                                                                      ; DDIOOECELL_X28_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27                                                                                                                      ; DDIOOECELL_X41_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28                                                                                                                      ; DDIOOECELL_X39_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                                                                                                                      ; DDIOOECELL_X24_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                       ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30                                                                                                                      ; DDIOOECELL_X24_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31                                                                                                                      ; DDIOOECELL_X24_Y0_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                       ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                       ; DDIOOECELL_X3_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                       ; DDIOOECELL_X3_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                       ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                       ; DDIOOECELL_X37_Y0_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                       ; DDIOOECELL_X28_Y0_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[15]~46                                                                                                      ; LCCOMB_X48_Y4_N26     ; 24      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[18]~74                                                                                                       ; LCCOMB_X46_Y1_N30     ; 24      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|reads_pending[1]~17                                                                                                 ; LCCOMB_X46_Y4_N12     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|_~7                                  ; LCCOMB_X46_Y5_N14     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|_~8                                  ; LCCOMB_X47_Y4_N10     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[24]~46                                                                                                                               ; LCCOMB_X50_Y2_N22     ; 24      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[17]~26                                                                                                                                ; LCCOMB_X51_Y5_N2      ; 24      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|read_fifo                                                                                                                                    ; LCCOMB_X50_Y2_N2      ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|_~5                                                           ; LCCOMB_X53_Y5_N4      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|_~7                                                           ; LCCOMB_X51_Y1_N22     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; user_logic:user_logic_inst|Equal0~1                                                                                                                                                                                                 ; LCCOMB_X47_Y5_N12     ; 49      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; user_logic:user_logic_inst|Equal0~2                                                                                                                                                                                                 ; LCCOMB_X46_Y5_N28     ; 11      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; user_logic:user_logic_inst|address[3]~12                                                                                                                                                                                            ; LCCOMB_X49_Y7_N24     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; user_logic:user_logic_inst|read_data[29]~1                                                                                                                                                                                          ; LCCOMB_X47_Y5_N26     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; user_logic:user_logic_inst|write_control_go~0                                                                                                                                                                                       ; LCCOMB_X47_Y5_N4      ; 69      ; Clock enable, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                      ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                  ; PIN_AJ16      ; 613     ; 240                                  ; Global Clock         ; GCLK28           ; --                        ;
; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X56_Y1_N21 ; 385     ; 0                                    ; Global Clock         ; GCLK29           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                          ; 107     ;
; user_logic:user_logic_inst|write_control_go~0                                                                                                                                                                                            ; 92      ;
; ~GND                                                                                                                                                                                                                                     ; 87      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                 ; 66      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_address         ; 61      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[60]~0      ; 57      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[60]~0      ; 57      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_rnw~4                                                                                                                               ; 57      ;
; KEY[0]~input                                                                                                                                                                                                                             ; 52      ;
; SW[17]~input                                                                                                                                                                                                                             ; 52      ;
; user_logic:user_logic_inst|Equal0~1                                                                                                                                                                                                      ; 49      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                          ; 44      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|f_select                                                                                                                                   ; 40      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|always5~0                                                                                                                                  ; 34      ;
; user_logic:user_logic_inst|read_data[29]~1                                                                                                                                                                                               ; 32      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                 ; 31      ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[18]~74                                                                                                            ; 24      ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[15]~46                                                                                                           ; 24      ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[24]~46                                                                                                                                    ; 24      ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[17]~26                                                                                                                                     ; 24      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                            ; 23      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                          ; 23      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|WideOr9~0                                                                                                                                  ; 20      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                          ; 19      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                  ; 18      ;
; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                                                       ; 16      ;
; user_logic:user_logic_inst|state[2]                                                                                                                                                                                                      ; 15      ;
; user_logic:user_logic_inst|state[1]                                                                                                                                                                                                      ; 15      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_valid~0                                                                                                                                                    ; 14      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                                          ; 14      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]~0                                                                                                                                ; 14      ;
; user_logic:user_logic_inst|state[0]                                                                                                                                                                                                      ; 14      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                                ; 13      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                ; 13      ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|read_fifo                                                                                                                                         ; 13      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                 ; 12      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]~2                                                                                                                                ; 12      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Equal0~3                                                                                                                                   ; 11      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                ; 11      ;
; user_logic:user_logic_inst|Equal0~2                                                                                                                                                                                                      ; 11      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                                                   ; 11      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                          ; 11      ;
; KEY[1]~input                                                                                                                                                                                                                             ; 10      ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; 10      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                                ; 10      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                          ; 10      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_addr[11]                                                                                                                                 ; 10      ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|Equal1~0           ; 9       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[0]         ; 9       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                                                                               ; 8       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~0                                                                                                                                                  ; 8       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|read_fifo~0                                                                                                                                       ; 8       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|pending~6                                                                                                                                  ; 8       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entries[1]         ; 8       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                 ; 7       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                                 ; 7       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|always2~0          ; 7       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|increment_address                                                                                                        ; 7       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                          ; 7       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|pending~10                                                                                                                                 ; 7       ;
; user_logic:user_logic_inst|display_data[31]~15                                                                                                                                                                                           ; 7       ;
; user_logic:user_logic_inst|display_data[30]~14                                                                                                                                                                                           ; 7       ;
; user_logic:user_logic_inst|display_data[29]~13                                                                                                                                                                                           ; 7       ;
; user_logic:user_logic_inst|display_data[28]~12                                                                                                                                                                                           ; 7       ;
; user_logic:user_logic_inst|read_data[27]                                                                                                                                                                                                 ; 7       ;
; user_logic:user_logic_inst|read_data[26]                                                                                                                                                                                                 ; 7       ;
; user_logic:user_logic_inst|read_data[25]                                                                                                                                                                                                 ; 7       ;
; user_logic:user_logic_inst|read_data[24]                                                                                                                                                                                                 ; 7       ;
; user_logic:user_logic_inst|display_data[23]~11                                                                                                                                                                                           ; 7       ;
; user_logic:user_logic_inst|display_data[22]~10                                                                                                                                                                                           ; 7       ;
; user_logic:user_logic_inst|display_data[21]~9                                                                                                                                                                                            ; 7       ;
; user_logic:user_logic_inst|display_data[20]~8                                                                                                                                                                                            ; 7       ;
; user_logic:user_logic_inst|read_data[19]                                                                                                                                                                                                 ; 7       ;
; user_logic:user_logic_inst|read_data[18]                                                                                                                                                                                                 ; 7       ;
; user_logic:user_logic_inst|read_data[17]                                                                                                                                                                                                 ; 7       ;
; user_logic:user_logic_inst|read_data[16]                                                                                                                                                                                                 ; 7       ;
; user_logic:user_logic_inst|display_data[15]~7                                                                                                                                                                                            ; 7       ;
; user_logic:user_logic_inst|display_data[14]~6                                                                                                                                                                                            ; 7       ;
; user_logic:user_logic_inst|display_data[13]~5                                                                                                                                                                                            ; 7       ;
; user_logic:user_logic_inst|display_data[12]~4                                                                                                                                                                                            ; 7       ;
; user_logic:user_logic_inst|read_data[11]                                                                                                                                                                                                 ; 7       ;
; user_logic:user_logic_inst|read_data[10]                                                                                                                                                                                                 ; 7       ;
; user_logic:user_logic_inst|read_data[9]                                                                                                                                                                                                  ; 7       ;
; user_logic:user_logic_inst|read_data[8]                                                                                                                                                                                                  ; 7       ;
; user_logic:user_logic_inst|read_data[7]                                                                                                                                                                                                  ; 7       ;
; user_logic:user_logic_inst|read_data[6]                                                                                                                                                                                                  ; 7       ;
; user_logic:user_logic_inst|read_data[5]                                                                                                                                                                                                  ; 7       ;
; user_logic:user_logic_inst|read_data[4]                                                                                                                                                                                                  ; 7       ;
; user_logic:user_logic_inst|display_data[3]~3                                                                                                                                                                                             ; 7       ;
; user_logic:user_logic_inst|display_data[2]~2                                                                                                                                                                                             ; 7       ;
; user_logic:user_logic_inst|display_data[1]~1                                                                                                                                                                                             ; 7       ;
; user_logic:user_logic_inst|wr_data.11011110101011011011111011101111                                                                                                                                                                      ; 7       ;
; user_logic:user_logic_inst|display_data[0]~0                                                                                                                                                                                             ; 7       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|pending                                                                                                                                    ; 6       ;
; user_logic:user_logic_inst|address[3]~12                                                                                                                                                                                                 ; 6       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2                                                                                         ; 6       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                           ; 6       ;
; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; 6       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|_~8                                       ; 5       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|reads_pending[1]~17                                                                                                      ; 5       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                           ; 5       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                           ; 5       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                           ; 5       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                           ; 5       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                 ; 5       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; 5       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                           ; 5       ;
; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                         ; 5       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                          ; 5       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|Equal0~4                                                                                                                                          ; 5       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                 ; 4       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                  ; 4       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|_~7                                       ; 4       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~0                                                                                                                               ; 4       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector34~0                                                                                                                               ; 4       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|_~5                                                                ; 4       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_1_dff                                                     ; 4       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                                ; 4       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                           ; 4       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[60]~1      ; 4       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|Equal0~6                                                                                                                                          ; 4       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|Equal0~5                                                                                                                                          ; 4       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|reads_pending[4]                                                                                                         ; 4       ;
; user_logic:user_logic_inst|write_control_go~0_wirecell                                                                                                                                                                                   ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|_~7                                                                ; 3       ;
; user_logic:user_logic_inst|write_user_buffer_data[14]~1                                                                                                                                                                                  ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|rd_ptr_lsb                                                         ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~1                                                                                                                               ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                  ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                  ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~18                                                                                                                                  ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter|counter_reg_bit[4] ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter|counter_reg_bit[3] ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter|counter_reg_bit[0] ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter|counter_reg_bit[1] ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter|counter_reg_bit[2] ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|update_grant~0                                                                                                                                                 ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_valid~1                                                                                                                                                    ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|rd_ptr_lsb                                ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                                ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next~17                                                                                                                                  ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                           ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|wr_address         ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector25~5                                                                                                                               ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2]                          ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3]                          ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0]                          ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1]                          ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_1_dff                            ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|WideOr8~0                                                                                                                                  ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                                                ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[59]~2      ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[46]~0      ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                 ; 3       ;
; user_logic:user_logic_inst|address[7]                                                                                                                                                                                                    ; 3       ;
; user_logic:user_logic_inst|address[6]                                                                                                                                                                                                    ; 3       ;
; user_logic:user_logic_inst|address[5]                                                                                                                                                                                                    ; 3       ;
; user_logic:user_logic_inst|address[4]                                                                                                                                                                                                    ; 3       ;
; user_logic:user_logic_inst|address[3]                                                                                                                                                                                                    ; 3       ;
; user_logic:user_logic_inst|address[2]                                                                                                                                                                                                    ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|reads_pending[3]                                                                                                         ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|reads_pending[2]                                                                                                         ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|reads_pending[1]                                                                                                         ; 3       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|reads_pending[0]                                                                                                         ; 3       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector25~6                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                             ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                             ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                             ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                             ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|ram_read_address[3]~3                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                             ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|ram_read_address[2]~2                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]                             ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|ram_read_address[1]~1                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]                             ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|ram_read_address[0]~0                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                 ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                                 ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                                 ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                 ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                             ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~32                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~31                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~30                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~29                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~28                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~27                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~26                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~25                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~24                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~23                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~22                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~21                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~20                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~19                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~18                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~17                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~16                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~15                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~14                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~13                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~12                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~11                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~10                                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~9                                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~8                                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~7                                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~6                                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~5                                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~4                                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~3                                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~2                                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_payload~1                                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector18~1                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                             ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                             ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector117~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[31]~56     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector118~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[30]~55     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector119~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[29]~54     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector120~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[28]~53     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector121~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[27]~52     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector122~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[26]~51     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector123~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[25]~50     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector124~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[24]~49     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector125~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[23]~48     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector126~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[22]~47     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector127~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[21]~46     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector128~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[20]~45     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector129~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[19]~44     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector130~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[18]~43     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector131~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[17]~42     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector132~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[16]~41     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector133~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[15]~40     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector134~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[14]~39     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector135~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[13]~38     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector136~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[12]~37     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector137~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[11]~36     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector138~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[10]~35     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector139~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[9]~34      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector140~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[8]~33      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector141~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[7]~32      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector142~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[6]~31      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector143~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[5]~30      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector144~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[4]~29      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector145~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[3]~28      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector146~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[2]~27      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector147~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[1]~26      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector148~1                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[0]~25      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector38~4                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector34~3                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_will_be_1~0                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_2_dff                                                     ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|_~2                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_is_0_dff                                                     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                             ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|always6~0                                                                                                                                                      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|ram_read_address[4]~4                     ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[3]    ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|ram_read_address[3]~3                     ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[2]    ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|ram_read_address[2]~2                     ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[1]    ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|ram_read_address[1]~1                     ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb|counter_reg_bit[0]    ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|ram_read_address[0]~0                     ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[4]        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[3]        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[2]        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[1]        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[0]        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|WideOr6~0                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector33~0                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[47]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[46]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[45]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[44]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[43]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[42]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[41]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[40]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[39]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state~22                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[38]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector27~9                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector27~5                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector27~4                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector31~0                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|pending~11                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[60]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0                                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[59]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[58]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[56]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[57]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[54]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[55]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[52]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[53]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[50]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[51]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[49]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[61]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent|m0_write                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|src_data[48]                                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector29~0                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_rnw~3                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|empty_dff                                                          ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_will_be_1~1                         ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_2_dff                            ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|_~4                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_is_0_dff                            ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|Equal0~7                                                                                                                                          ; 2       ;
; user_logic:user_logic_inst|Equal0~0                                                                                                                                                                                                      ; 2       ;
; user_logic:user_logic_inst|wr_data~34                                                                                                                                                                                                    ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector22~1                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector20~0                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector21~1                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                   ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0                                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[45]~21     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[44]~20     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[43]~19     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[42]~18     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[41]~17     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[40]~16     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[39]~15     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[38]~14     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[37]~13     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]~1                                                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector25~4                                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[36]~12     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                                      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|pending~9                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[58]        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[58]        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[57]        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[57]        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[56]        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[56]        ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|pending~8                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[54]~11     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[55]~10     ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[19]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|pending~7                                                                                                                                  ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[52]~9      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[53]~8      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[50]~7      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[51]~6      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[48]~5      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[49]~4      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|rd_data[47]~3      ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[23]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_addr[11]                                                                                                                            ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|full_dff                                                           ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_done~0                                                                                                           ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|Equal1~7                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|Equal1~6                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|Equal1~5                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|Equal1~4                                                                                                                 ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[11]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[11]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[10]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[10]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[9]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[9]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[8]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[8]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[7]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[7]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[6]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[6]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[5]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[5]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[4]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[4]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[3]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[3]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[2]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[2]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[24]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[24]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[23]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[23]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[22]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[22]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[20]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[20]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[21]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[21]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[18]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[18]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[19]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[19]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[16]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[16]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[17]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[17]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[14]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[14]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[15]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[15]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[13]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[13]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[25]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[25]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|address[12]                                                                                                              ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|address[12]                                                                                                                                       ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[25]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[24]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[23]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[22]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[21]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[20]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[19]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[18]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[17]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[16]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[15]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[14]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[13]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[12]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[11]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[10]                                                                                                                                        ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[9]                                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[8]                                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[7]                                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[6]                                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[5]                                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[4]                                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[3]                                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|length[2]                                                                                                                                         ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[25]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[24]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[23]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[22]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[21]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[20]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[19]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[18]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[17]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[16]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[15]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[14]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[13]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[12]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[11]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[10]                                                                                                               ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[9]                                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[8]                                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[7]                                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[6]                                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[5]                                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[4]                                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[3]                                                                                                                ; 2       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|length[2]                                                                                                                ; 2       ;
; LEDG[7]~reg0                                                                                                                                                                                                                             ; 2       ;
; LEDG[6]~reg0                                                                                                                                                                                                                             ; 2       ;
; LEDG[2]~reg0                                                                                                                                                                                                                             ; 2       ;
; LEDG[1]~reg0                                                                                                                                                                                                                             ; 2       ;
; LEDG[0]~reg0                                                                                                                                                                                                                             ; 2       ;
; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder                                                                          ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|control_fixed_location_d1~feeder                                                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[31]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[30]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[29]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[28]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[27]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[26]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[25]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[24]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[21]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[20]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[19]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[18]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[17]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[16]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                   ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                   ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                   ; 1       ;
; SW[7]~input                                                                                                                                                                                                                              ; 1       ;
; SW[6]~input                                                                                                                                                                                                                              ; 1       ;
; SW[5]~input                                                                                                                                                                                                                              ; 1       ;
; SW[4]~input                                                                                                                                                                                                                              ; 1       ;
; SW[3]~input                                                                                                                                                                                                                              ; 1       ;
; SW[2]~input                                                                                                                                                                                                                              ; 1       ;
; CLOCK_50~input                                                                                                                                                                                                                           ; 1       ;
; DRAM_DQ[31]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[30]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[29]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[28]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[27]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[26]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[25]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[24]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[23]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[22]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[21]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[20]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[19]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[18]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[17]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[16]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[15]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[14]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[13]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[12]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[11]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[10]~input                                                                                                                                                                                                                        ; 1       ;
; DRAM_DQ[9]~input                                                                                                                                                                                                                         ; 1       ;
; DRAM_DQ[8]~input                                                                                                                                                                                                                         ; 1       ;
; DRAM_DQ[7]~input                                                                                                                                                                                                                         ; 1       ;
; DRAM_DQ[6]~input                                                                                                                                                                                                                         ; 1       ;
; DRAM_DQ[5]~input                                                                                                                                                                                                                         ; 1       ;
; DRAM_DQ[4]~input                                                                                                                                                                                                                         ; 1       ;
; DRAM_DQ[3]~input                                                                                                                                                                                                                         ; 1       ;
; DRAM_DQ[2]~input                                                                                                                                                                                                                         ; 1       ;
; DRAM_DQ[1]~input                                                                                                                                                                                                                         ; 1       ;
; DRAM_DQ[0]~input                                                                                                                                                                                                                         ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|rd_ptr_lsb~0                                                       ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress~0                                                                                                                                           ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|rd_ptr_lsb~0                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]~12                                                                                                                      ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]~10                                                                                                                      ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]~9                                                                                                                       ; 1       ;
; SEG_HEX:hex1|WideOr0~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr0~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr1~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr1~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr2~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr2~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr3~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr3~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr4~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr4~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr5~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr5~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr6~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex1|WideOr6~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr0~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr0~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr1~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr1~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr2~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr2~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr3~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr3~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr4~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr4~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr5~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr5~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr6~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex3|WideOr6~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr0~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr0~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr1~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr1~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr2~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr2~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr3~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr3~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr4~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr4~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr5~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr5~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr6~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex5|WideOr6~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr0~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr0~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr1~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr1~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr2~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr2~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr3~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr3~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr4~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr4~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr5~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr5~2                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr6~3                                                                                                                                                                                                                   ; 1       ;
; SEG_HEX:hex6|WideOr6~2                                                                                                                                                                                                                   ; 1       ;
; user_logic:user_logic_inst|address~18                                                                                                                                                                                                    ; 1       ;
; user_logic:user_logic_inst|address~17                                                                                                                                                                                                    ; 1       ;
; user_logic:user_logic_inst|address~16                                                                                                                                                                                                    ; 1       ;
; user_logic:user_logic_inst|address~15                                                                                                                                                                                                    ; 1       ;
; user_logic:user_logic_inst|address~14                                                                                                                                                                                                    ; 1       ;
; user_logic:user_logic_inst|address~13                                                                                                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector27~11                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector27~10                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_rnw~5                                                                                                                               ; 1       ;
; user_logic:user_logic_inst|state[0]~5                                                                                                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector103~3                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector104~3                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][81]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][81]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Equal4~0                                                                                                                                   ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7                                                                                            ; 1       ;
; user_logic:user_logic_inst|write_user_buffer_data[1]~0                                                                                                                                                                                   ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[3]                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[2]                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[1]                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|low_addressa[0]                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~5                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~4                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector5~0                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector4~1                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector4~0                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector6~0                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector16~1                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector16~0                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_next.000~0                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector17~0                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]~3                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_count[1]~2                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector13~1                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector13~0                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector18~2                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector18~0                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector39~5                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector39~4                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector39~3                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector39~2                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector39~1                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector39~0                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1~0                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_will_be_2~1                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_will_be_2~0                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|_~6                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|usedw_will_be_1~1                                                  ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3                                                                                         ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector117~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[31]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[31]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[31]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector118~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[30]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[30]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[30]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector119~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[29]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[29]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[29]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector120~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[28]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[28]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[28]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector121~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[27]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[27]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[27]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector122~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[26]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[26]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[26]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector123~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[25]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[25]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[25]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector124~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[24]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[24]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[24]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector125~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[23]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[23]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[23]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector126~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[22]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[22]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[22]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector127~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[21]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[21]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[21]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector128~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[20]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[20]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[20]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector129~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[19]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[19]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[19]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector130~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[18]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[18]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[18]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector131~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[17]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[17]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[17]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector132~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[16]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[16]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[16]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector133~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[15]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[15]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[15]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector134~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[14]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[14]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[14]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector135~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[13]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[13]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector136~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[12]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[12]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[12]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector137~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[11]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[11]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector138~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[10]                                                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[10]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[10]        ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector139~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[9]                                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[9]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[9]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector140~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[8]                                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[8]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[8]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector141~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[7]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[7]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector142~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[6]                                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[6]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[6]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector143~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[5]                                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[5]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[5]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector144~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[4]                                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[4]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[4]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector145~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[3]                                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[3]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[3]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector146~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[2]                                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[2]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[2]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector147~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[1]                                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[1]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[1]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector148~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_0[0]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|entry_1[0]         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector9~0                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector10~1                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector10~0                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector8~0                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector23~0                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~7                                                                                                                          ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~6                                                                                                                          ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~5                                                                                                                          ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~4                                                                                                                          ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~3                                                                                                                          ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~2                                                                                                                          ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~1                                                                                                                          ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~0                                                                                                                          ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector7~0                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector33~4                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector33~3                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector33~2                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector33~1                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_state.101~0                                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector12~0                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector35~0                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector38~5                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector38~3                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector38~2                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector38~1                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector38~0                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector34~2                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector34~1                                                                                                                               ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|amm_master_qsys_new_sdram_controller_0_input_efifo_module:the_amm_master_qsys_new_sdram_controller_0_input_efifo_module|wr_address~0       ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|control_fixed_location_d1                                                                                                                         ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|_~4                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|_~3                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_will_be_2~1                         ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|usedw_will_be_2~0                         ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|_~6                                       ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                                                 ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                            ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|LessThan0~0                                                                                                              ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                             ; 1       ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~0                                                                                         ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[31]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[30]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[29]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[28]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[27]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[26]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[25]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[24]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[23]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[22]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[21]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[20]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[19]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[18]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[17]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[16]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                    ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                     ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                     ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                                     ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                                     ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                     ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                                     ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                     ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                     ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                     ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                     ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[31]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[30]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[29]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[28]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[27]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[26]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[25]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[24]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[23]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[22]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[21]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[20]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[19]                                                                                                                                ; 1       ;
; amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[18]                                                                                                                                ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+
; amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X23_Y2_N0 ; Don't care           ; Old data        ; Old data        ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None ; M9K_X52_Y2_N0 ; Don't care           ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------------+
; Other Routing Usage Summary                                   ;
+-----------------------------------+---------------------------+
; Other Routing Resource Type       ; Usage                     ;
+-----------------------------------+---------------------------+
; Block interconnects               ; 1,141 / 445,464 ( < 1 % ) ;
; C16 interconnects                 ; 236 / 12,402 ( 2 % )      ;
; C4 interconnects                  ; 951 / 263,952 ( < 1 % )   ;
; Direct links                      ; 205 / 445,464 ( < 1 % )   ;
; GXB block output buffers          ; 0 / 3,600 ( 0 % )         ;
; Global clocks                     ; 2 / 30 ( 7 % )            ;
; Interquad Reference Clock Outputs ; 0 / 2 ( 0 % )             ;
; Interquad TXRX Clocks             ; 0 / 16 ( 0 % )            ;
; Interquad TXRX PCSRX outputs      ; 0 / 8 ( 0 % )             ;
; Interquad TXRX PCSTX outputs      ; 0 / 8 ( 0 % )             ;
; Local interconnects               ; 472 / 149,760 ( < 1 % )   ;
; R24 interconnects                 ; 165 / 12,690 ( 1 % )      ;
; R4 interconnects                  ; 793 / 370,260 ( < 1 % )   ;
+-----------------------------------+---------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.14) ; Number of LABs  (Total = 69) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 3                            ;
; 3                                           ; 2                            ;
; 4                                           ; 4                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 3                            ;
; 8                                           ; 3                            ;
; 9                                           ; 3                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 2                            ;
; 14                                          ; 1                            ;
; 15                                          ; 4                            ;
; 16                                          ; 37                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.09) ; Number of LABs  (Total = 69) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 41                           ;
; 1 Clock                            ; 59                           ;
; 1 Clock enable                     ; 19                           ;
; 1 Sync. clear                      ; 4                            ;
; 1 Sync. load                       ; 6                            ;
; 2 Clock enables                    ; 15                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.30) ; Number of LABs  (Total = 69) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 3                            ;
; 5                                            ; 1                            ;
; 6                                            ; 2                            ;
; 7                                            ; 4                            ;
; 8                                            ; 4                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 2                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 2                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 4                            ;
; 20                                           ; 3                            ;
; 21                                           ; 2                            ;
; 22                                           ; 5                            ;
; 23                                           ; 1                            ;
; 24                                           ; 2                            ;
; 25                                           ; 6                            ;
; 26                                           ; 3                            ;
; 27                                           ; 1                            ;
; 28                                           ; 6                            ;
; 29                                           ; 3                            ;
; 30                                           ; 1                            ;
; 31                                           ; 1                            ;
; 32                                           ; 6                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.00) ; Number of LABs  (Total = 69) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 3                            ;
; 3                                               ; 3                            ;
; 4                                               ; 10                           ;
; 5                                               ; 3                            ;
; 6                                               ; 3                            ;
; 7                                               ; 10                           ;
; 8                                               ; 4                            ;
; 9                                               ; 4                            ;
; 10                                              ; 6                            ;
; 11                                              ; 5                            ;
; 12                                              ; 3                            ;
; 13                                              ; 8                            ;
; 14                                              ; 0                            ;
; 15                                              ; 1                            ;
; 16                                              ; 2                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.25) ; Number of LABs  (Total = 69) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 2                            ;
; 4                                            ; 2                            ;
; 5                                            ; 2                            ;
; 6                                            ; 2                            ;
; 7                                            ; 8                            ;
; 8                                            ; 7                            ;
; 9                                            ; 5                            ;
; 10                                           ; 4                            ;
; 11                                           ; 3                            ;
; 12                                           ; 3                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 4                            ;
; 16                                           ; 7                            ;
; 17                                           ; 4                            ;
; 18                                           ; 2                            ;
; 19                                           ; 3                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 162       ; 50           ; 162       ; 0            ; 0            ; 162       ; 162       ; 0            ; 162       ; 162       ; 0            ; 139          ; 0            ; 0            ; 55           ; 0            ; 139          ; 55           ; 0            ; 0            ; 0            ; 139          ; 0            ; 0            ; 0            ; 0            ; 0            ; 162       ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 112          ; 0         ; 162          ; 162          ; 0         ; 0         ; 162          ; 0         ; 0         ; 162          ; 23           ; 162          ; 162          ; 107          ; 162          ; 23           ; 107          ; 162          ; 162          ; 162          ; 23           ; 162          ; 162          ; 162          ; 162          ; 162          ; 0         ; 162          ; 162          ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[10]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[11]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[12]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[13]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[14]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[15]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[16]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[16]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[17]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[16]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[17]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[18]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[19]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[20]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[21]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[22]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[23]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[24]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[25]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[26]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[27]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[28]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[29]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[30]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[31]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[17]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; Unreserved                 ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLOCK_50        ; CLOCK_50             ; 1.3               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                              ; Destination Register                                                                                                                                                                                                           ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                     ; 0.024             ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0] ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ram_block1a31~portb_address_reg0 ; 0.023             ;
; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2] ; amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram|ram_block1a31~portb_address_reg0 ; 0.023             ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][81]                                                                ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                                  ; 0.021             ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                  ; 0.021             ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][81]                                                                ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][81]                                                                                  ; 0.020             ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                  ; 0.020             ;
; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                               ; amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                 ; 0.019             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CGX150DF31C7 for design "master_example"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX150DF31I7 is compatible
    Info (176445): Device EP4CGX150DF31I7AD is compatible
    Info (176445): Device EP4CGX110DF31C7 is compatible
    Info (176445): Device EP4CGX110DF31I7 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A3
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location B4
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location B3
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'amm_master_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'onchip_ver_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DRAM_CLK~output
Info (176353): Automatically promoted node amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|too_many_pending_reads_d1
        Info (176357): Destination node amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_rnw~4
        Info (176357): Destination node amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~2
        Info (176357): Destination node amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]
        Info (176357): Destination node amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]
        Info (176357): Destination node amm_master_qsys:amm_master_inst|amm_master_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[31]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[30]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[29]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[28]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[27]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[26]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[25]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[24]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[23]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[22]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[21]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[20]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[19]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[18]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[17]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[16]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 82 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 66 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FS_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_PERST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_REFCLK_P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_RX_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_RX_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_TX_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_TX_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PCIE_WAKE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM0_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM1_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM_ADSC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM_ADSP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM_ADV_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM_BE[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM_BE[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM_BE[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM_BE[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM_GW_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SSRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:09
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X47_Y0 to location X58_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.22 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus II 32-bit Fitter was successful. 0 errors, 309 warnings
    Info: Peak virtual memory: 879 megabytes
    Info: Processing ended: Wed Nov 12 14:22:59 2014
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:11


