****************************************
Report : Averaged Power
	-verbose
	-nosplit
Design : cpu
Version: J-2014.06-SP2
Date   : Tue Mar 17 04:20:00 2015
****************************************

Library(s) Used:

    d04_nn_p1273_3x1r6_tttt_1.1v_90c_ccst_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/nn/d04_nn_p1273_3x1r6_tttt_1.1v_90c_ccst_pwr_pincap.ldb)
    d04_ln_p1273_3x1r6_tttt_1.1v_90c_ccst_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/ln/d04_ln_p1273_3x1r6_tttt_1.1v_90c_ccst_pwr_pincap.ldb)
    d04_wn_p1273_3x1r6_tttt_1.1v_90c_ccst_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/wn/d04_wn_p1273_3x1r6_tttt_1.1v_90c_ccst_pwr_pincap.ldb)
    d04_yn_p1273_3x1r6_tttt_1.1v_90c_ccst_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/yn/d04_yn_p1273_3x1r6_tttt_1.1v_90c_ccst_pwr_pincap.ldb)
    d04_nn_misc_p1273_3x1r6_tttt_1.1v_90c_nldm_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/nn/d04_nn_misc_p1273_3x1r6_tttt_1.1v_90c_nldm_pwr_pincap.ldb)
    d04_ln_misc_p1273_3x1r6_tttt_1.1v_90c_nldm_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/ln/d04_ln_misc_p1273_3x1r6_tttt_1.1v_90c_nldm_pwr_pincap.ldb)
    d04_wn_misc_p1273_3x1r6_tttt_1.1v_90c_nldm_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/wn/d04_wn_misc_p1273_3x1r6_tttt_1.1v_90c_nldm_pwr_pincap.ldb)
    d04_yn_misc_p1273_3x1r6_tttt_1.1v_90c_nldm_pwr_pincap (File: /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/yn/d04_yn_misc_p1273_3x1r6_tttt_1.1v_90c_nldm_pwr_pincap.ldb)


Operating Conditions: typical_1.00   Library: d04_nn_p1273_3x1r6_tttt_1.1v_90c_ccst_pwr_pincap
Wire Load Model Mode: enclosed

<no wire load model is set>

Power-specific unit information :
    Voltage Units = 1 V
    Capacitance Units = 1 pf
    Time Units = 1 ns
    Dynamic Power Units = 1 W
    Leakage Power Units = 1 W



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           2.326e-04 1.436e-04 7.432e-06 3.836e-04 (49.34%)  i
register                1.605e-04 8.474e-06 6.675e-06 1.757e-04 (22.59%)  
combinational           7.341e-05 1.293e-04 1.555e-05 2.182e-04 (28.07%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box               6.652e-10    0.0000 3.792e-08 3.858e-08 ( 0.00%)  

  Net Switching Power  = 2.814e-04   (36.18%)
  Cell Internal Power  = 4.665e-04   (60.00%)
  Cell Leakage Power   = 2.970e-05   ( 3.82%)
                         ---------
Total Power            = 7.776e-04  (100.00%)

1
