{"vcs1":{"timestamp_begin":1762505004.784239127, "rt":10.08, "ut":8.68, "st":0.33}}
{"vcselab":{"timestamp_begin":1762505014.916591707, "rt":0.44, "ut":0.14, "st":0.08}}
{"link":{"timestamp_begin":1762505015.405637894, "rt":0.85, "ut":0.27, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762505004.381384646}
{"VCS_COMP_START_TIME": 1762505004.381384646}
{"VCS_COMP_END_TIME": 1762505016.505796097}
{"VCS_USER_OPTIONS": "-full64 -sverilog +v2k -timescale=1ns/1ps -debug_access+all -ntb_opts uvm -kdb -lca +incdir+/p/hdk/rtl/cad/x86-64_linux412/synopsys/vcsmx/V-2023.12-SP2-1/etc/uvm-1.2/src /p/hdk/rtl/cad/x86-64_linux412/synopsys/vcsmx/V-2023.12-SP2-1/etc/uvm-1.2/src/uvm_pkg.sv fifo.sv tb_top.sv fifo_if.sv fifo_item.sv fifo_sequences.sv fifo_driver.sv fifo_monitor.sv fifo_scoreboard.sv fifo_agent.sv fifo_env.sv fifo_tests.sv -o simv -P /p/hdk/rtl/cad/x86-64_linux412/synopsys/verdi3/V-2023.12-SP2-1/share/PLI/VCS/linux64/novas.tab /p/hdk/rtl/cad/x86-64_linux412/synopsys/verdi3/V-2023.12-SP2-1/share/PLI/VCS/linux64/pli.a"}
{"vcs1": {"peak_mem": 460372}}
{"vcselab": {"peak_mem": 176236}}
