{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766836230863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766836230865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 27 19:50:30 2025 " "Processing started: Sat Dec 27 19:50:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766836230865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836230865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7-jumao-as -c lab7-jumao-as " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7-jumao-as -c lab7-jumao-as" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836230865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766836232465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766836232465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/sign_extender.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_buffer " "Found entity 1: serial_buffer" {  } { { "serial_buffer.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/serial_buffer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "reg_file_tb.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/reg_file_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/reg_file.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/program_counter.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/mux2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/data_memory.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file async_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_memory " "Found entity 1: async_memory" {  } { { "async_memory.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/async_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/adder.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766836239678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836239678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766836239712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:PCAdder " "Elaborating entity \"adder\" for hierarchy \"adder:PCAdder\"" {  } { { "processor.v" "PCAdder" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836239743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC\"" {  } { { "processor.v" "PC" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836239743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:InstructionMemory " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:InstructionMemory\"" {  } { { "processor.v" "InstructionMemory" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836239743 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 31 inst_rom.v(30) " "Verilog HDL warning at inst_rom.v(30): number of words (0) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1766836239743 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 inst_rom.v(24) " "Net \"rom.data_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766836239759 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 inst_rom.v(24) " "Net \"rom.waddr_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766836239759 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 inst_rom.v(24) " "Net \"rom.we_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766836239759 "|processor|inst_rom:InstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:RegDst_Mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:RegDst_Mux\"" {  } { { "processor.v" "RegDst_Mux" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836239759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RegFile " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RegFile\"" {  } { { "processor.v" "RegFile" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836239771 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i reg_file.v(59) " "Verilog HDL Always Construct warning at reg_file.v(59): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/reg_file.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766836239777 "|processor|reg_file:RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:SignExt " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:SignExt\"" {  } { { "processor.v" "SignExt" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836239827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:ALUSrc_Mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:ALUSrc_Mux\"" {  } { { "processor.v" "ALUSrc_Mux" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836239832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "processor.v" "ALU" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836239837 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(137) " "Verilog HDL Case Statement warning at alu.v(137): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/alu.v" 137 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1766836239838 "|processor|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DataMem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DataMem\"" {  } { { "processor.v" "DataMem" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836239847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:DataMem\|async_memory:data_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:DataMem\|async_memory:data_seg\"" {  } { { "data_memory.v" "data_seg" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/data_memory.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836239853 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(65) " "Verilog HDL warning at async_memory.v(65): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/async_memory.v" 65 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1766836240256 "|processor|data_memory:DataMem|async_memory:data_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:DataMem\|async_memory:stack_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:DataMem\|async_memory:stack_seg\"" {  } { { "data_memory.v" "stack_seg" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/data_memory.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836240299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_buffer data_memory:DataMem\|serial_buffer:ser " "Elaborating entity \"serial_buffer\" for hierarchy \"data_memory:DataMem\|serial_buffer:ser\"" {  } { { "data_memory.v" "ser" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/data_memory.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836240740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sbyte serial_buffer.v(54) " "Verilog HDL or VHDL warning at serial_buffer.v(54): object \"sbyte\" assigned a value but never read" {  } { { "serial_buffer.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/serial_buffer.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1766836240740 "|processor|data_memory:DataMem|serial_buffer:ser"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "inst_rom:InstructionMemory\|rom " "RAM logic \"inst_rom:InstructionMemory\|rom\" is uninferred due to inappropriate RAM size" {  } { { "inst_rom.v" "rom" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/inst_rom.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766836241097 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1766836241097 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/db/lab7-jumao-as.ram0_inst_rom_ca4a952.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/db/lab7-jumao-as.ram0_inst_rom_ca4a952.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1766836241097 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[0\] GND " "Pin \"serial_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|serial_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[1\] GND " "Pin \"serial_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|serial_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[2\] GND " "Pin \"serial_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|serial_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[3\] GND " "Pin \"serial_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|serial_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[4\] GND " "Pin \"serial_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|serial_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[5\] GND " "Pin \"serial_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|serial_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[6\] GND " "Pin \"serial_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|serial_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[7\] GND " "Pin \"serial_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|serial_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_rden_out GND " "Pin \"serial_rden_out\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|serial_rden_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_wren_out GND " "Pin \"serial_wren_out\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|serial_wren_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[0\] GND " "Pin \"pc_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|pc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[1\] GND " "Pin \"pc_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|pc_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[0\] GND " "Pin \"instruction_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[1\] GND " "Pin \"instruction_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[2\] GND " "Pin \"instruction_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[3\] GND " "Pin \"instruction_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[4\] GND " "Pin \"instruction_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[5\] GND " "Pin \"instruction_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[6\] GND " "Pin \"instruction_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[7\] GND " "Pin \"instruction_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[8\] GND " "Pin \"instruction_out\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[9\] GND " "Pin \"instruction_out\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[10\] GND " "Pin \"instruction_out\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[11\] GND " "Pin \"instruction_out\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[12\] GND " "Pin \"instruction_out\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[13\] GND " "Pin \"instruction_out\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[14\] GND " "Pin \"instruction_out\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[15\] GND " "Pin \"instruction_out\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[16\] GND " "Pin \"instruction_out\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[17\] GND " "Pin \"instruction_out\[17\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[18\] GND " "Pin \"instruction_out\[18\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[19\] GND " "Pin \"instruction_out\[19\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[20\] GND " "Pin \"instruction_out\[20\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[21\] GND " "Pin \"instruction_out\[21\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[22\] GND " "Pin \"instruction_out\[22\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[23\] GND " "Pin \"instruction_out\[23\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[24\] GND " "Pin \"instruction_out\[24\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[25\] GND " "Pin \"instruction_out\[25\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[26\] GND " "Pin \"instruction_out\[26\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[27\] GND " "Pin \"instruction_out\[27\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[28\] GND " "Pin \"instruction_out\[28\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[29\] GND " "Pin \"instruction_out\[29\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[30\] GND " "Pin \"instruction_out\[30\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_out\[31\] GND " "Pin \"instruction_out\[31\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|instruction_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[0\] GND " "Pin \"alu_a_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[1\] GND " "Pin \"alu_a_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[2\] GND " "Pin \"alu_a_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[3\] GND " "Pin \"alu_a_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[4\] GND " "Pin \"alu_a_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[5\] GND " "Pin \"alu_a_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[6\] GND " "Pin \"alu_a_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[7\] GND " "Pin \"alu_a_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[8\] GND " "Pin \"alu_a_out\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[9\] GND " "Pin \"alu_a_out\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[10\] GND " "Pin \"alu_a_out\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[11\] GND " "Pin \"alu_a_out\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[12\] GND " "Pin \"alu_a_out\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[13\] GND " "Pin \"alu_a_out\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[14\] GND " "Pin \"alu_a_out\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[15\] GND " "Pin \"alu_a_out\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[16\] GND " "Pin \"alu_a_out\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[17\] GND " "Pin \"alu_a_out\[17\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[18\] GND " "Pin \"alu_a_out\[18\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[19\] GND " "Pin \"alu_a_out\[19\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[20\] GND " "Pin \"alu_a_out\[20\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[21\] GND " "Pin \"alu_a_out\[21\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[22\] GND " "Pin \"alu_a_out\[22\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[23\] GND " "Pin \"alu_a_out\[23\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[24\] GND " "Pin \"alu_a_out\[24\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[25\] GND " "Pin \"alu_a_out\[25\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[26\] GND " "Pin \"alu_a_out\[26\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[27\] GND " "Pin \"alu_a_out\[27\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[28\] GND " "Pin \"alu_a_out\[28\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[29\] GND " "Pin \"alu_a_out\[29\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[30\] GND " "Pin \"alu_a_out\[30\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_a_out\[31\] GND " "Pin \"alu_a_out\[31\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_a_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[0\] GND " "Pin \"alu_b_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[1\] GND " "Pin \"alu_b_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[2\] GND " "Pin \"alu_b_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[3\] GND " "Pin \"alu_b_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[4\] GND " "Pin \"alu_b_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[5\] GND " "Pin \"alu_b_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[6\] GND " "Pin \"alu_b_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[7\] GND " "Pin \"alu_b_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[8\] GND " "Pin \"alu_b_out\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[9\] GND " "Pin \"alu_b_out\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[10\] GND " "Pin \"alu_b_out\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[11\] GND " "Pin \"alu_b_out\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[12\] GND " "Pin \"alu_b_out\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[13\] GND " "Pin \"alu_b_out\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[14\] GND " "Pin \"alu_b_out\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[15\] GND " "Pin \"alu_b_out\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[16\] GND " "Pin \"alu_b_out\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[17\] GND " "Pin \"alu_b_out\[17\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[18\] GND " "Pin \"alu_b_out\[18\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[19\] GND " "Pin \"alu_b_out\[19\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[20\] GND " "Pin \"alu_b_out\[20\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[21\] GND " "Pin \"alu_b_out\[21\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[22\] GND " "Pin \"alu_b_out\[22\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[23\] GND " "Pin \"alu_b_out\[23\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[24\] GND " "Pin \"alu_b_out\[24\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[25\] GND " "Pin \"alu_b_out\[25\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[26\] GND " "Pin \"alu_b_out\[26\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[27\] GND " "Pin \"alu_b_out\[27\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[28\] GND " "Pin \"alu_b_out\[28\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[29\] GND " "Pin \"alu_b_out\[29\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[30\] GND " "Pin \"alu_b_out\[30\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_b_out\[31\] GND " "Pin \"alu_b_out\[31\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_b_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[0\] GND " "Pin \"alu_out_output\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[1\] GND " "Pin \"alu_out_output\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[2\] GND " "Pin \"alu_out_output\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[3\] GND " "Pin \"alu_out_output\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[4\] GND " "Pin \"alu_out_output\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[5\] GND " "Pin \"alu_out_output\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[6\] GND " "Pin \"alu_out_output\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[7\] GND " "Pin \"alu_out_output\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[8\] GND " "Pin \"alu_out_output\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[9\] GND " "Pin \"alu_out_output\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[10\] GND " "Pin \"alu_out_output\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[11\] GND " "Pin \"alu_out_output\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[12\] GND " "Pin \"alu_out_output\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[13\] GND " "Pin \"alu_out_output\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[14\] GND " "Pin \"alu_out_output\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[15\] GND " "Pin \"alu_out_output\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[16\] GND " "Pin \"alu_out_output\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[17\] GND " "Pin \"alu_out_output\[17\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[18\] GND " "Pin \"alu_out_output\[18\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[19\] GND " "Pin \"alu_out_output\[19\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[20\] GND " "Pin \"alu_out_output\[20\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[21\] GND " "Pin \"alu_out_output\[21\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[22\] GND " "Pin \"alu_out_output\[22\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[23\] GND " "Pin \"alu_out_output\[23\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[24\] GND " "Pin \"alu_out_output\[24\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[25\] GND " "Pin \"alu_out_output\[25\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[26\] GND " "Pin \"alu_out_output\[26\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[27\] GND " "Pin \"alu_out_output\[27\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[28\] GND " "Pin \"alu_out_output\[28\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[29\] GND " "Pin \"alu_out_output\[29\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[30\] GND " "Pin \"alu_out_output\[30\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_out_output\[31\] GND " "Pin \"alu_out_output\[31\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766836241178 "|processor|alu_out_output[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1766836241178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766836241240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766836241374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766836241630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766836241630 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[0\] " "No output dependent on input pin \"serial_in\[0\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766836241817 "|processor|serial_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[1\] " "No output dependent on input pin \"serial_in\[1\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766836241817 "|processor|serial_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[2\] " "No output dependent on input pin \"serial_in\[2\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766836241817 "|processor|serial_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[3\] " "No output dependent on input pin \"serial_in\[3\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766836241817 "|processor|serial_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[4\] " "No output dependent on input pin \"serial_in\[4\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766836241817 "|processor|serial_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[5\] " "No output dependent on input pin \"serial_in\[5\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766836241817 "|processor|serial_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[6\] " "No output dependent on input pin \"serial_in\[6\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766836241817 "|processor|serial_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[7\] " "No output dependent on input pin \"serial_in\[7\]\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766836241817 "|processor|serial_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_valid_in " "No output dependent on input pin \"serial_valid_in\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766836241817 "|processor|serial_valid_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_ready_in " "No output dependent on input pin \"serial_ready_in\"" {  } { { "processor.v" "" { Text "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/processor.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766836241817 "|processor|serial_ready_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1766836241817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766836241817 ""} { "Info" "ICUT_CUT_TM_OPINS" "170 " "Implemented 170 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766836241817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766836241817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766836241817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766836241848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 27 19:50:41 2025 " "Processing ended: Sat Dec 27 19:50:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766836241848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766836241848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766836241848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766836241848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1766836243445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766836243445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 27 19:50:42 2025 " "Processing started: Sat Dec 27 19:50:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766836243445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1766836243445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab7-jumao-as -c lab7-jumao-as " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab7-jumao-as -c lab7-jumao-as" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1766836243445 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1766836244851 ""}
{ "Info" "0" "" "Project  = lab7-jumao-as" {  } {  } 0 0 "Project  = lab7-jumao-as" 0 0 "Fitter" 0 0 1766836244851 ""}
{ "Info" "0" "" "Revision = lab7-jumao-as" {  } {  } 0 0 "Revision = lab7-jumao-as" 0 0 "Fitter" 0 0 1766836244852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1766836244957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1766836244957 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab7-jumao-as 5CSEMA6F31C6 " "Selected device 5CSEMA6F31C6 for design \"lab7-jumao-as\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1766836244962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766836244992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1766836244992 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1766836245315 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1766836245356 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1766836245573 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "182 182 " "No exact pin location assignment(s) for 182 pins of 182 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1766836245733 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1766836253438 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 30 global CLKCTRL_G10 " "clock~inputCLKENA0 with 30 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1766836253843 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1766836253843 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766836253843 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1766836253870 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766836253870 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1766836253870 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1766836253870 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1766836253870 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1766836253870 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab7-jumao-as.sdc " "Synopsys Design Constraints File file not found: 'lab7-jumao-as.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1766836254760 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1766836254760 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1766836254760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1766836254760 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1766836254760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1766836254760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1766836254760 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1766836254760 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766836254948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1766836258465 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1766836258838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766836259681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1766836260107 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1766836262571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766836262571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1766836263875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1766836266964 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1766836266964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1766836267221 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1766836267221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766836267224 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1766836270486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766836270513 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766836270989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1766836270989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1766836271422 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1766836274041 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/output_files/lab7-jumao-as.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/output_files/lab7-jumao-as.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1766836274325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6554 " "Peak virtual memory: 6554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766836274709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 27 19:51:14 2025 " "Processing ended: Sat Dec 27 19:51:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766836274709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766836274709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766836274709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1766836274709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1766836275910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766836275914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 27 19:51:15 2025 " "Processing started: Sat Dec 27 19:51:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766836275914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1766836275914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab7-jumao-as -c lab7-jumao-as " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab7-jumao-as -c lab7-jumao-as" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1766836275914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1766836276455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1766836283031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766836283408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 27 19:51:23 2025 " "Processing ended: Sat Dec 27 19:51:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766836283408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766836283408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766836283408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1766836283408 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1766836284004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1766836284548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766836284552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 27 19:51:24 2025 " "Processing started: Sat Dec 27 19:51:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766836284552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1766836284552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab7-jumao-as -c lab7-jumao-as " "Command: quartus_sta lab7-jumao-as -c lab7-jumao-as" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1766836284552 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1766836284654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1766836285113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1766836285113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836285144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836285144 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab7-jumao-as.sdc " "Synopsys Design Constraints File file not found: 'lab7-jumao-as.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1766836285511 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836285512 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1766836285512 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766836285512 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1766836285513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766836285514 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1766836285515 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1766836285524 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1766836285536 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1766836285536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.788 " "Worst-case setup slack is -1.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836285537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836285537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.788             -47.559 clock  " "   -1.788             -47.559 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836285537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836285537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836285539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836285539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clock  " "    0.373               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836285539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836285539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766836285541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766836285543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836285545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836285545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -19.906 clock  " "   -0.394             -19.906 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836285545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836285545 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1766836285550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1766836285569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1766836286416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766836286454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1766836286457 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1766836286457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.874 " "Worst-case setup slack is -1.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836286459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836286459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.874             -50.127 clock  " "   -1.874             -50.127 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836286459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836286459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.371 " "Worst-case hold slack is 0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836286461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836286461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 clock  " "    0.371               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836286461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836286461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766836286463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766836286465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836286467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836286467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -21.681 clock  " "   -0.394             -21.681 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836286467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836286467 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1766836286470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1766836286580 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1766836287320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766836287358 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1766836287359 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1766836287359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.584 " "Worst-case setup slack is -0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.584             -10.669 clock  " "   -0.584             -10.669 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836287361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clock  " "    0.200               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836287363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766836287366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766836287368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.078 " "Worst-case minimum pulse width slack is -0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -2.929 clock  " "   -0.078              -2.929 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836287370 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1766836287373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1766836287479 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1766836287479 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1766836287479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.539 " "Worst-case setup slack is -0.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -9.422 clock  " "   -0.539              -9.422 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836287479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clock  " "    0.190               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836287479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766836287479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1766836287494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.077 " "Worst-case minimum pulse width slack is -0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -2.880 clock  " "   -0.077              -2.880 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1766836287496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1766836287496 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1766836289307 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1766836289308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5138 " "Peak virtual memory: 5138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766836289374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 27 19:51:29 2025 " "Processing ended: Sat Dec 27 19:51:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766836289374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766836289374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766836289374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1766836289374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1766836290412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766836290416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 27 19:51:30 2025 " "Processing started: Sat Dec 27 19:51:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766836290416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1766836290416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab7-jumao-as -c lab7-jumao-as " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab7-jumao-as -c lab7-jumao-as" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1766836290416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1766836291080 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1766836291110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab7-jumao-as.vo C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/simulation/modelsim/ simulation " "Generated file lab7-jumao-as.vo in folder \"C:/intelFPGA_lite/18.1/quartus/181.1/lab7-jumao-as/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1766836291206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766836291247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 27 19:51:31 2025 " "Processing ended: Sat Dec 27 19:51:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766836291247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766836291247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766836291247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1766836291247 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Quartus Prime Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1766836291856 ""}
