# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef" \
"../../../../../lab2/lab2.srcs/sources_1/new/alu.sv" \
"../../../../cs391r1_f2025_Lab2_REFERENCE_control_unit.sv" \
"../../../../../lab2/lab2.srcs/sources_1/new/register_file.sv" \
"../../../../lab3.srcs/sim_1/new/control_unit_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
