

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15'
================================================================
* Date:           Mon Oct 13 17:12:29 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_135_1  |        ?|        ?|         6|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    270|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    105|    -|
|Register         |        -|    -|     191|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     191|    375|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln135_fu_119_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln137_fu_129_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln139_fu_145_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln144_fu_154_p2   |         +|   0|  0|  24|          17|          17|
    |sub_ln141_fu_167_p2   |         -|   0|  0|  40|           1|          33|
    |grp_fu_95_p2          |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln135_fu_113_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln141_fu_176_p2  |      icmp|   0|  0|  40|          33|          33|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 270|         181|         153|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_e_address0_local       |  17|          4|   17|         68|
    |M_e_address1_local       |  13|          3|   17|         51|
    |M_e_d0_local             |  13|          3|   32|         96|
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_6     |   9|          2|   31|         62|
    |c_fu_34                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         24|  132|        349|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |M_e_addr_7_reg_215                |  17|   0|   17|          0|
    |M_e_addr_8_reg_221                |  17|   0|   17|          0|
    |M_e_addr_8_reg_221_pp0_iter1_reg  |  17|   0|   17|          0|
    |M_e_addr_reg_209                  |  17|   0|   17|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |c_fu_34                           |  31|   0|   31|          0|
    |e1_reg_226                        |  32|   0|   32|          0|
    |e1_reg_226_pp0_iter1_reg          |  32|   0|   32|          0|
    |icmp_ln135_reg_199                |   1|   0|    1|          0|
    |icmp_ln138_reg_232                |   1|   0|    1|          0|
    |icmp_ln138_reg_232_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln140_reg_236                |   1|   0|    1|          0|
    |icmp_ln141_reg_240                |   1|   0|    1|          0|
    |trunc_ln137_reg_203               |  17|   0|   17|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 191|   0|  191|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+--------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15|  return value|
|new_col_2     |   in|   32|     ap_none|                                                      new_col_2|        scalar|
|mul_ln117     |   in|   17|     ap_none|                                                      mul_ln117|        scalar|
|M_e_address0  |  out|   17|   ap_memory|                                                            M_e|         array|
|M_e_ce0       |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_we0       |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_d0        |  out|   32|   ap_memory|                                                            M_e|         array|
|M_e_address1  |  out|   17|   ap_memory|                                                            M_e|         array|
|M_e_ce1       |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_q1        |   in|   32|   ap_memory|                                                            M_e|         array|
|mul_ln119274  |   in|   17|     ap_none|                                                   mul_ln119274|        scalar|
|mul_ln144_2   |   in|   17|     ap_none|                                                    mul_ln144_2|        scalar|
+--------------+-----+-----+------------+---------------------------------------------------------------+--------------+

