SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory c:/Users/HUALONG/Desktop/SmartCar/system_ability_2018/MIPSfpga_axi4_ddr/.Xil/Vivado-7632-DESKTOP-6GPL9D0/coregen/MIPSfpga_system_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory c:/Users/HUALONG/Desktop/SmartCar/system_ability_2018/MIPSfpga_axi4_ddr/.Xil/Vivado-7632-DESKTOP-6GPL9D0/coregen/MIPSfpga_system_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name MIPSfpga_system_mig_7series_0_0
SET_PARAMETER xml_input_file C:/Users/HUALONG/Desktop/SmartCar/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
SET_PARAMETER data_dir_path d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3
SET_CORE_DATASHEET d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3/data/docs/ds176_7series_MIS.pdf
