
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	
Date:		Mon Dec  2 16:09:19 2024
Host:		cn90.it.auth.gr (x86_64 w/Linux 5.14.0-427.40.1.el9_4.x86_64) (12cores*12cpus*AMD EPYC 7352 24-Core Processor 512KB)
OS:		Rocky Linux release 9.4 (Blue Onyx)

License:
		[16:09:19.187857] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/genus_temp_1896899_cn90.it.auth.gr_atsarnad_UymfvO/innovus_temp_1905399_cn90.it.auth.gr_atsarnad_z9IX3P.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

[INFO] Loading PVS 21.12 fill procedures
@innovus 1> ### Start verbose source output (echo_comments mode) for 'Default.view' ...
# Version:1.0 MMMC View Definition File
# Do Not Remove Above Line
@create_rc_corner -name default_emulate_rc_corner -T {125.0} -preRoute_res {1.0} -preRoute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0 1.0 1.0} -postRoute_cap {1.0 1.0 1.0} -postRoute_xcap {1.0 1.0 1.0} -postRoute_clkres {1.0 1.0 1.0} -postRoute_clkcap {1.0 1.0 1.0} -qx_tech_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch}
@create_op_cond -name default_emulate_opcond -library_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib} -P {1.0} -V {0.899999} -T {125.0}
@create_library_set -name default_emulate_libset_max -timing {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib}
@create_constraint_mode -name default_emulate_constraint_mode -sdc_files {genus_invs_des/genus.default_emulate_constraint_mode.sdc}
@create_delay_corner -name default_emulate_delay_corner -library_set {default_emulate_libset_max} -rc_corner {default_emulate_rc_corner}
@create_analysis_view -name default_emulate_view -constraint_mode {default_emulate_constraint_mode} -delay_corner {default_emulate_delay_corner}
@set_analysis_view -setup {default_emulate_view} -hold {default_emulate_view}
### End verbose source output for 'Default.view'.
**ERROR: (IMPUDM-17):	Attempt to assign invalid Double value '1.0 1.0 1.0' to variable 'conf_postRoute_cap'.
**ERROR: (IMPUDM-17):	Attempt to assign invalid Double value '1.0 1.0 1.0' to variable 'conf_postRoute_xcap'.
**ERROR: (IMPUDM-17):	Attempt to assign invalid Double value '1.0 1.0 1.0' to variable 'conf_postRoute_res'.
#% Begin Load MMMC data ... (date=12/02 16:16:38, mem=970.0M)
### Start verbose source output (echo_comments mode) for 'Default.view' ...
# Version:1.0 MMMC View Definition File
# Do Not Remove Above Line
@create_rc_corner -name default_emulate_rc_corner -T {125.0} -preRoute_res {1.0} -preRoute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0 1.0 1.0} -postRoute_cap {1.0 1.0 1.0} -postRoute_xcap {1.0 1.0 1.0} -postRoute_clkres {1.0 1.0 1.0} -postRoute_clkcap {1.0 1.0 1.0} -qx_tech_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch}
@create_op_cond -name default_emulate_opcond -library_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib} -P {1.0} -V {0.899999} -T {125.0}
@create_library_set -name default_emulate_libset_max -timing {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib}
@create_constraint_mode -name default_emulate_constraint_mode -sdc_files {genus_invs_des/genus.default_emulate_constraint_mode.sdc}
@create_delay_corner -name default_emulate_delay_corner -library_set {default_emulate_libset_max} -rc_corner {default_emulate_rc_corner}
@create_analysis_view -name default_emulate_view -constraint_mode {default_emulate_constraint_mode} -delay_corner {default_emulate_delay_corner}
@set_analysis_view -setup {default_emulate_view} -hold {default_emulate_view}
### End verbose source output for 'Default.view'.
#% End Load MMMC data ... (date=12/02 16:16:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=970.8M, current mem=970.8M)
default_mapping_tc_1
default_emulate_rc_corner

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
Read 489 cells in library 'fast_vdd1v2' 
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
Read 16 cells in library 'fast_vdd1v2' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=24.5M, fe_cpu=1.45min, fe_real=7.33min, fe_mem=984.8M) ***
#% Begin Load netlist data ... (date=12/02 16:16:39, mem=993.2M)
*** Begin netlist parsing (mem=984.8M) ***
Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Created 505 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'genus_invs_des/genus.v'

*** Memory Usage v#1 (Current mem = 986.750M, initial mem = 474.844M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=986.8M) ***
#% End Load netlist data ... (date=12/02 16:16:40, total cpu=0:00:00.2, real=0:00:00.0, peak res=1007.3M, current mem=1007.3M)
Set top cell to picorv32.
Hooked 505 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32 ...
*** Netlist is unique.
** info: there are 642 modules.
** info: there are 9226 stdCell insts.
set_db edit_wire_use_fix_via {0}
@innovus 2> 
*** Memory Usage v#1 (Current mem = 1043.664M, initial mem = 474.844M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:06.5 real: 0:00:06.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:01:35, real=0:07:29, peak res=1355.2M, current mem=1355.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).

picorv32
INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1374.4M, current mem=1374.4M)
Current (total cpu=0:01:35, real=0:07:29, peak res=1374.4M, current mem=1374.4M)
Total number of combinational cells: 327
Total number of sequential cells: 168
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
*** Message Summary: 47 warning(s), 0 error(s)

Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :15.01
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :15.01
Adjusting core size to PlacementGrid : width :196 height : 193.23
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@innovus 2> The ring targets are set to core/block ring wires.
add_rings command will consider rows while creating rings.
add_rings command will disallow rings to go over rows.
add_rings command will ignore shorts while creating rings.


viaInitial starts at Mon Dec  2 16:17:31 2024
viaInitial ends at Mon Dec  2 16:17:31 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1447.4M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
@innovus 2> add_stripes will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.

Initialize fgc environment(mem: 1451.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1451.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
add_stripes created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       12       |        0       |
| Metal11|        6       |       NA       |
+--------+----------------+----------------+
@innovus 2> connect_global_net VDD -type pgpin -pin VDD -inst *
@innovus 3> connect_global_net VDD -type tiehi -inst_base_name *Econnect_global_net VDD -type tiehi -inst_base_name *
@innovus 4> connect_global_net VSS -type pgpin -pin VSS -inst *Econnect_global_net VSS -type pgpin -pin VSS -inst *
@innovus 5> connect_global_net VSS -type tielo -inst_base_name *Econnect_global_net VSS -type tielo -inst_base_name *
@innovus 6> E
@innovus 6> create_pg_pin -name VDD -net VDD -geom Metal11 57 0 58 1Ecreate_pg_pin -name VDD -net VDD -geom Metal11 57 0 58 1
@innovus 7> create_pg_pin -name VSS -net VSS -geom Metal11 60 0 61 1create_pg_pin -name VSS -net VSS -geom Metal11 60 0 61 1
@innovus 8> *** Begin SPECIAL ROUTE on Mon Dec  2 16:18:14 2024 ***
SPECIAL ROUTE ran on directory: /home/a/atsarnad
SPECIAL ROUTE ran on machine: cn90.it.auth.gr (Linux 5.14.0-427.40.1.el9_4.x86_64 x86_64 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "coverpin"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2652.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 128 used
Read in 128 components
  128 core components: 128 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 409 logical pins
Read in 409 nets
Read in 2 special nets, 2 routed
Read in 258 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 228
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 114
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2662.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 344 wires.
ViaGen created 2054 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       342      |       NA       |
|  Via1  |       228      |        0       |
|  Via2  |       228      |        0       |
|  Via3  |       228      |        0       |
|  Via4  |       228      |        0       |
|  Via5  |       228      |        0       |
|  Via6  |       228      |        0       |
|  Via7  |       228      |        0       |
|  Via8  |       228      |        0       |
|  Via9  |       228      |        0       |
| Metal10|        1       |       NA       |
|  Via10 |        2       |        0       |
| Metal11|        1       |       NA       |
+--------+----------------+----------------+
place_opt_design 
**INFO: User settings:
setDelayCalMode -engine                                   aae
opt_useful_skew_max_allowed_delay                         1.0
opt_useful_skew_no_boundary                               false
place_detail_check_route                                  false
place_detail_preserve_routing                             true
place_detail_remove_affected_routing                      false
place_detail_swap_eeq_cells                               false
place_global_clock_gate_aware                             true
place_global_cong_effort                                  auto
place_global_ignore_scan                                  true
place_global_ignore_spare                                 false
place_global_module_aware_spare                           false
place_global_place_io_pins                                true
place_global_reorder_scan                                 true
setPlaceMode -powerDriven                                 false
setPlaceMode -timingDriven                                true
route_early_global_honor_partition_pin_guide              true
route_early_global_honor_power_domain                     false
getDelayCalMode -engine                                   aae
getPlaceMode -powerDriven                                 false
getPlaceMode -timingDriven                                true
getNanoRouteMode -timingEngine                            {}
*** place_opt_design #1 [begin] : totSession cpu/real = 0:02:02.9/0:09:37.6 (0.2), mem = 1459.7M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
Estimated cell power/ground rail width = 0.160 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:03.1/0:09:37.8 (0.2), mem = 1458.3M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 244 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:01.1) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 6130 (61.9%) nets
3		: 2504 (25.3%) nets
4     -	14	: 956 (9.6%) nets
15    -	39	: 303 (3.1%) nets
40    -	79	: 9 (0.1%) nets
80    -	159	: 3 (0.0%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=8990 (0 fixed + 8990 movable) #buf cell=0 #inv cell=369 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=9907 #term=34485 #term/net=3.48, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 8990 single + 0 double + 0 multi
Total standard cell length = 15.5490 (mm), area = 0.0266 (mm^2)
Average module density = 0.702.
Density for the design = 0.702.
       = stdcell_area 77745 sites (26589 um^2) / alloc_area 110740 sites (37873 um^2).
Pin Density = 0.3114.
            = total # of pins 34485 / total area 110740.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.036e-10 (5.87e-10 2.16e-10)
              Est.  stn bbox = 8.675e-10 (6.34e-10 2.34e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1562.8M
Iteration  2: Total net bbox = 8.036e-10 (5.87e-10 2.16e-10)
              Est.  stn bbox = 8.675e-10 (6.34e-10 2.34e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1562.8M
*** Finished SKP initialization (cpu=0:00:03.2, real=0:00:03.0)***
Iteration  3: Total net bbox = 9.061e+02 (5.95e+02 3.11e+02)
              Est.  stn bbox = 1.175e+03 (7.76e+02 3.99e+02)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1635.2M
Iteration  4: Total net bbox = 8.067e+04 (4.65e+04 3.41e+04)
              Est.  stn bbox = 1.037e+05 (5.69e+04 4.68e+04)
              cpu = 0:00:12.9 real = 0:00:14.0 mem = 1656.8M
Iteration  5: Total net bbox = 8.067e+04 (4.65e+04 3.41e+04)
              Est.  stn bbox = 1.037e+05 (5.69e+04 4.68e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1656.8M
Iteration  6: Total net bbox = 1.132e+05 (6.42e+04 4.90e+04)
              Est.  stn bbox = 1.477e+05 (7.89e+04 6.88e+04)
              cpu = 0:00:07.9 real = 0:00:08.0 mem = 1636.8M

Iteration  7: Total net bbox = 1.493e+05 (9.36e+04 5.57e+04)
              Est.  stn bbox = 1.915e+05 (1.14e+05 7.77e+04)
              cpu = 0:00:07.6 real = 0:00:07.0 mem = 1638.6M
Iteration  8: Total net bbox = 1.493e+05 (9.36e+04 5.57e+04)
              Est.  stn bbox = 1.915e+05 (1.14e+05 7.77e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1638.6M
Iteration  9: Total net bbox = 1.485e+05 (9.03e+04 5.82e+04)
              Est.  stn bbox = 1.903e+05 (1.10e+05 8.03e+04)
              cpu = 0:00:07.1 real = 0:00:08.0 mem = 1634.1M
Iteration 10: Total net bbox = 1.485e+05 (9.03e+04 5.82e+04)
              Est.  stn bbox = 1.903e+05 (1.10e+05 8.03e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1634.1M
Iteration 11: Total net bbox = 1.421e+05 (8.46e+04 5.75e+04)
              Est.  stn bbox = 1.816e+05 (1.03e+05 7.89e+04)
              cpu = 0:00:18.9 real = 0:00:19.0 mem = 1635.1M
Iteration 12: Total net bbox = 1.421e+05 (8.46e+04 5.75e+04)
              Est.  stn bbox = 1.816e+05 (1.03e+05 7.89e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1635.1M
Finished Global Placement (cpu=0:00:59.9, real=0:01:02, mem=1635.1M)
Keep Tdgp Graph and DB for later use
Info: 58 clock gating cells identified, 58 (on average) moved 290/5
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:03:05 mem=1635.1M) ***
Total net bbox length = 1.422e+05 (8.459e+04 5.765e+04) (ext = 8.718e+03)
Move report: Detail placement moves 8990 insts, mean move: 0.63 um, max move: 15.43 um 
	Max move on inst (RC_CG_HIER_INST3/RC_CGIC_INST): (61.78, 81.70) --> (77.20, 81.70)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1657.3MB
Summary Report:
Instances move: 8990 (out of 8990 movable)
Instances flipped: 0
Mean displacement: 0.63 um
Max displacement: 15.43 um (Instance: RC_CG_HIER_INST3/RC_CGIC_INST) (61.776, 81.6975) -> (77.2, 81.7)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: TLATNTSCAX2
Total net bbox length = 1.423e+05 (8.435e+04 5.792e+04) (ext = 8.738e+03)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1657.3MB
*** Finished place_detail (0:03:07 mem=1657.3M) ***
*** Finished Initial Placement (cpu=0:01:02, real=0:01:04, mem=1641.3M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3936 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3936
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9907 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9907
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9907 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.603245e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.34 seconds, mem = 1654.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  34181 
[NR-eGR]  Metal2   (2V)         50473  47088 
[NR-eGR]  Metal3   (3H)         71154   4675 
[NR-eGR]  Metal4   (4V)         20289   2210 
[NR-eGR]  Metal5   (5H)         23572    236 
[NR-eGR]  Metal6   (6V)          1836    101 
[NR-eGR]  Metal7   (7H)          1610     56 
[NR-eGR]  Metal8   (8V)            76     34 
[NR-eGR]  Metal9   (9H)           581     15 
[NR-eGR]  Metal10  (10V)            3      7 
[NR-eGR]  Metal11  (11H)           26      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       169620  88603 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 142160um
[NR-eGR] Total length: 169620um, number of vias: 88603
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8741um, number of vias: 5659
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.32 seconds, mem = 1650.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.7, real=0:00:01.0)***
***** Total cpu  0:1:5
***** Total real time  0:1:7
Tdgp not successfully inited but do clear! skip clearing
**place_design ... cpu = 0: 1: 5, real = 0: 1: 7, mem = 1629.8M **
AAE DB initialization (MEM=1652.73 CPU=0:00:00.0 REAL=0:00:01.0) 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         1961
Multi-Bit FF Count           :            0
Total Bit Count              :         1961
Total FF Count               :         1961
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      576.543
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
------------------------------------------------------------
            Multi-bit cell usage statistics

        Usable 2-bit cell    :            8
Dont-use/touch 2-bit cell    :            0
        Usable 4-bit cell    :            8
Dont-use/touch 4-bit cell    :            0
------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             1961                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         189.76            649                                      place_design
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:06.7/0:01:08.9 (1.0), totSession cpu/real = 0:03:09.8/0:10:46.7 (0.3), mem = 1660.8M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1663.9M, totSessionCpu=0:03:10 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:09.8/0:10:46.7 (0.3), mem = 1660.8M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
AAE DB initialization (MEM=1660.75 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1666.6M, totSessionCpu=0:03:10 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1660.75 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3936 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3936
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9907 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9907
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9907 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.619832e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  34181 
[NR-eGR]  Metal2   (2V)         50963  47076 
[NR-eGR]  Metal3   (3H)         70762   4907 
[NR-eGR]  Metal4   (4V)         21178   2295 
[NR-eGR]  Metal5   (5H)         23809    253 
[NR-eGR]  Metal6   (6V)          2374     97 
[NR-eGR]  Metal7   (7H)          1670     54 
[NR-eGR]  Metal8   (8V)           102     33 
[NR-eGR]  Metal9   (9H)           464     11 
[NR-eGR]  Metal10  (10V)            1      7 
[NR-eGR]  Metal11  (11H)            3      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       171326  88914 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 142160um
[NR-eGR] Total length: 171326um, number of vias: 88914
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8868um, number of vias: 5706
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.79 sec, Curr Mem: 1668.61 MB )
Extraction called for design 'picorv32' of instances=8990 and nets=10162 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1663.609M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1673.41)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 9975
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1840.02 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1840.02 CPU=0:00:02.7 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:03:16 mem=1832.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.973  |
|           TNS (ns):| -1103.4 |
|    Violating Paths:|   506   |
|          All Paths:|  2270   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    222 (222)     |   -0.624   |    222 (222)     |
|   max_tran     |    478 (1792)    |   -7.647   |    478 (1815)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.205%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:07, real = 0:00:07, mem = 1714.9M, totSessionCpu=0:03:16 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.6/0:00:06.8 (1.0), totSession cpu/real = 0:03:16.4/0:10:53.5 (0.3), mem = 1792.0M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1792.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1792.0M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:16.7/0:10:53.8 (0.3), mem = 1792.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:17.0/0:10:54.1 (0.3), mem = 1987.3M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:17.6/0:10:54.7 (0.3), mem = 1892.3M
Info: 59 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:03:19.1/0:10:56.2 (0.3), mem = 1914.7M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:19.3/0:10:56.4 (0.3), mem = 1914.7M
Info: 59 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:03:20.5/0:10:57.5 (0.3), mem = 1914.9M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:20.5/0:10:57.6 (0.3), mem = 1914.9M
Info: 59 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   547|  1980|    -7.70|   226|   226|    -0.66|     0|     0|     0|     0|    -7.97| -1103.39|       0|       0|       0| 70.20%|          |         |
|   234|   239|    -0.21|   234|   234|    -0.04|     0|     0|     0|     0|    -0.26|    -7.02|     261|      27|      49| 72.34%| 0:00:04.0|  2019.3M|
|   234|   239|    -0.11|   234|   234|    -0.04|     0|     0|     0|     0|    -0.26|    -7.02|      10|       0|      10| 72.39%| 0:00:02.0|  2019.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 224 net(s) have violations which can't be fixed by DRV optimization.

*info: Total 10 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=2019.3M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:03:27.0/0:11:04.1 (0.3), mem = 1937.2M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:17, real = 0:00:17, mem = 1839.1M, totSessionCpu=0:03:27 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 59 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:27.2/0:11:04.3 (0.3), mem = 1975.4M
*info: 59 clock nets excluded
*info: 78 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.261  TNS Slack -7.022 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  -0.261|  -7.022|   72.39%|   0:00:00.0| 2013.5M|default_emulate_view|  default| mem_la_read                                       |
|  -0.209|  -5.323|   72.39%|   0:00:00.0| 2032.6M|default_emulate_view|  default| mem_la_read                                       |
|  -0.202|  -5.097|   72.40%|   0:00:00.0| 2041.2M|default_emulate_view|  default| mem_la_read                                       |
|  -0.202|  -5.097|   72.40%|   0:00:00.0| 2041.2M|default_emulate_view|  default| mem_la_read                                       |
|  -0.134|  -3.101|   72.51%|   0:00:01.0| 2041.2M|default_emulate_view|  default| mem_la_read                                       |
|  -0.126|  -2.894|   72.51%|   0:00:00.0| 2042.7M|default_emulate_view|  default| mem_la_read                                       |
|  -0.101|  -2.101|   72.52%|   0:00:01.0| 2042.7M|default_emulate_view|  default| mem_la_read                                       |
|  -0.101|  -2.101|   72.52%|   0:00:00.0| 2042.7M|default_emulate_view|  default| mem_la_read                                       |
|  -0.089|  -2.067|   72.53%|   0:00:00.0| 2042.7M|default_emulate_view|  default| mem_la_addr[24]                                   |
|  -0.071|  -1.505|   72.54%|   0:00:00.0| 2042.7M|default_emulate_view|  default| mem_la_addr[24]                                   |
|  -0.071|  -1.505|   72.54%|   0:00:00.0| 2042.7M|default_emulate_view|  default| mem_la_addr[24]                                   |
|  -0.071|  -1.505|   72.54%|   0:00:00.0| 2042.7M|default_emulate_view|  default| mem_la_addr[24]                                   |
|  -0.059|  -0.790|   72.67%|   0:00:01.0| 2042.7M|default_emulate_view|  default| mem_la_addr[22]                                   |
|  -0.059|  -0.790|   72.67%|   0:00:00.0| 2042.7M|default_emulate_view|  default| mem_la_addr[22]                                   |
|  -0.059|  -0.790|   72.67%|   0:00:00.0| 2042.7M|default_emulate_view|  default| mem_la_addr[22]                                   |
|  -0.059|  -0.790|   72.67%|   0:00:00.0| 2042.7M|default_emulate_view|  default| mem_la_addr[22]                                   |
|  -0.045|  -0.667|   72.69%|   0:00:00.0| 2042.7M|default_emulate_view|  default| mem_la_addr[24]                                   |
|  -0.045|  -0.667|   72.69%|   0:00:00.0| 2042.7M|default_emulate_view|  default| mem_la_addr[24]                                   |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.9 real=0:00:03.0 mem=2042.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.9 real=0:00:03.0 mem=2042.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.045  TNS Slack -0.667 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.9/0:00:06.0 (1.0), totSession cpu/real = 0:03:33.2/0:11:10.4 (0.3), mem = 1956.7M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.045
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:33.4/0:11:10.6 (0.3), mem = 2013.9M
Reclaim Optimization WNS Slack -0.045  TNS Slack -0.667 Density 72.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   72.69%|        -|  -0.045|  -0.667|   0:00:00.0| 2015.9M|
|   72.69%|        0|  -0.045|  -0.667|   0:00:01.0| 2015.9M|
|   72.69%|        0|  -0.045|  -0.667|   0:00:00.0| 2015.9M|
|   72.60%|       23|  -0.045|  -0.667|   0:00:01.0| 2035.0M|
|   72.25%|      118|  -0.032|  -0.495|   0:00:03.0| 2035.0M|
|   72.23%|        4|  -0.031|  -0.476|   0:00:01.0| 2035.0M|
|   72.23%|        0|  -0.031|  -0.476|   0:00:00.0| 2035.0M|
|   72.23%|        0|  -0.031|  -0.476|   0:00:00.0| 2035.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.031  TNS Slack -0.476 Density 72.23
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.0) (real = 0:00:07.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.0/0:00:07.2 (1.0), totSession cpu/real = 0:03:40.4/0:11:17.8 (0.3), mem = 2035.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1958.89M, totSessionCpu=0:03:40).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:40.8/0:11:18.1 (0.3), mem = 1958.9M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3936 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3936
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10188 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10188
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10188 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.606169e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.06%)         2( 0.01%)   ( 0.07%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        11( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.41 seconds, mem = 1968.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.3, real=0:00:02.0)***
Iteration  6: Total net bbox = 1.404e+05 (8.67e+04 5.37e+04)
              Est.  stn bbox = 1.796e+05 (1.05e+05 7.50e+04)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 2004.1M
Iteration  7: Total net bbox = 1.435e+05 (8.75e+04 5.60e+04)
              Est.  stn bbox = 1.831e+05 (1.05e+05 7.77e+04)
              cpu = 0:00:04.4 real = 0:00:05.0 mem = 1995.1M
Iteration  8: Total net bbox = 1.417e+05 (8.66e+04 5.51e+04)
              Est.  stn bbox = 1.807e+05 (1.04e+05 7.66e+04)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 1991.1M
Iteration  9: Total net bbox = 1.432e+05 (8.65e+04 5.67e+04)
              Est.  stn bbox = 1.815e+05 (1.04e+05 7.80e+04)
              cpu = 0:00:07.7 real = 0:00:08.0 mem = 1991.1M
Iteration 10: Total net bbox = 1.374e+05 (8.10e+04 5.64e+04)
              Est.  stn bbox = 1.741e+05 (9.66e+04 7.75e+04)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 1991.1M
Move report: Timing Driven Placement moves 9271 insts, mean move: 7.42 um, max move: 139.21 um 
	Max move on inst (FE_OFC305_resetn): (20.00, 133.00) --> (63.45, 37.24)

Finished Incremental Placement (cpu=0:00:25.3, real=0:00:26.0, mem=1991.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:04:07 mem=1991.1M) ***
Total net bbox length = 1.402e+05 (8.272e+04 5.753e+04) (ext = 9.359e+03)
Move report: Detail placement moves 9270 insts, mean move: 0.57 um, max move: 12.85 um 
	Max move on inst (g75263__2346): (54.85, 61.18) --> (42.00, 61.18)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1991.1MB
Summary Report:
Instances move: 9270 (out of 9271 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 12.85 um (Instance: g75263__2346) (54.851, 61.1835) -> (42, 61.18)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: MXI2XL
Total net bbox length = 1.402e+05 (8.228e+04 5.788e+04) (ext = 9.295e+03)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1991.1MB
*** Finished place_detail (0:04:08 mem=1991.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3936 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3936
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10188 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10188
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10188 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.569917e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.03%)         1( 0.01%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         5( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.46 seconds, mem = 1987.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  34743 
[NR-eGR]  Metal2   (2V)         48846  47770 
[NR-eGR]  Metal3   (3H)         69621   5161 
[NR-eGR]  Metal4   (4V)         21448   2229 
[NR-eGR]  Metal5   (5H)         22361    261 
[NR-eGR]  Metal6   (6V)          1944     98 
[NR-eGR]  Metal7   (7H)          1782     51 
[NR-eGR]  Metal8   (8V)            48     32 
[NR-eGR]  Metal9   (9H)           471     15 
[NR-eGR]  Metal10  (10V)            2      7 
[NR-eGR]  Metal11  (11H)            5      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       166527  90367 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 140165um
[NR-eGR] Total length: 166527um, number of vias: 90367
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8806um, number of vias: 5918
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.39 seconds, mem = 1983.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:28.3, real=0:00:29.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1958.2M)
Extraction called for design 'picorv32' of instances=9271 and nets=10441 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1958.207M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:01:00, real = 0:01:01, mem = 1847.4M, totSessionCpu=0:04:10 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1952.3)
Total number of fetched objects 10256
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2011.51 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2011.51 CPU=0:00:02.6 REAL=0:00:02.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:32.7/0:00:33.4 (1.0), totSession cpu/real = 0:04:13.4/0:11:51.5 (0.4), mem = 2011.5M
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:14.0/0:11:52.1 (0.4), mem = 2011.5M
Info: 59 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   207|   229|    -0.12|   234|   234|    -0.20|     0|     0|     0|     0|    -0.05|    -0.88|       0|       0|       0| 72.23%|          |         |
|   207|   207|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.14|    -1.12|      35|       0|      58| 72.53%| 0:00:04.0|  2057.2M|
|   229|   229|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.15|    -3.62|      22|       0|       0| 72.75%| 0:00:03.0|  2057.2M|
|   229|   229|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.15|    -3.62|       0|       0|       0| 72.75%| 0:00:03.0|  2057.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:09.7 real=0:00:10.0 mem=2057.2M) ***

*** Starting place_detail (0:04:25 mem=2052.2M) ***
Total net bbox length = 1.402e+05 (8.226e+04 5.792e+04) (ext = 8.485e+03)
Move report: Detail placement moves 327 insts, mean move: 2.79 um, max move: 11.73 um 
	Max move on inst (FE_OFC86_mem_la_wdata_5): (15.00, 100.51) --> (21.60, 95.38)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2055.2MB
Summary Report:
Instances move: 327 (out of 9328 movable)
Instances flipped: 0
Mean displacement: 2.79 um
Max displacement: 11.73 um (Instance: FE_OFC86_mem_la_wdata_5) (15, 100.51) -> (21.6, 95.38)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
Total net bbox length = 1.408e+05 (8.243e+04 5.837e+04) (ext = 9.014e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2055.2MB
*** Finished place_detail (0:04:26 mem=2055.2M) ***
*** maximum move = 11.73 um ***
*** Finished re-routing un-routed nets (2052.2M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2052.2M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:12.5/0:00:12.6 (1.0), totSession cpu/real = 0:04:26.5/0:12:04.7 (0.4), mem = 1973.1M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------------
     Summary (cpu=0.21min real=0.22min mem=1973.1M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.150  |  0.204  |  0.735  | -0.150  |
|           TNS (ns):| -3.616  |  0.000  |  0.000  | -3.616  |
|    Violating Paths:|   32    |    0    |    0    |   32    |
|          All Paths:|  2270   |  1960   |   58    |   722   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.102   |      5 (5)       |
|   max_tran     |    229 (229)     |   -0.064   |    229 (229)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.747%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:01:17, real = 0:01:18, mem = 1881.7M, totSessionCpu=0:04:27 **
*** Timing NOT met, worst failing slack is -0.150
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 59 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:27.1/0:12:05.4 (0.4), mem = 1973.3M
*info: 59 clock nets excluded
*info: 74 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.150 TNS Slack -3.616 Density 72.75
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.150|-3.616|
|reg2cgate | 0.735| 0.000|
|reg2reg   | 0.203| 0.000|
|HEPG      | 0.203| 0.000|
|All Paths |-0.150|-3.616|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  -0.150|   -0.150|  -3.616|   -3.616|   72.75%|   0:00:00.0| 2030.5M|default_emulate_view|  default| mem_la_addr[28]                                   |
|  -0.134|   -0.134|  -2.828|   -2.828|   72.78%|   0:00:01.0| 2049.6M|default_emulate_view|  default| mem_la_addr[27]                                   |
|  -0.129|   -0.129|  -2.602|   -2.602|   72.80%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[20]                                   |
|  -0.123|   -0.123|  -2.433|   -2.433|   72.81%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[4]                                    |
|  -0.117|   -0.117|  -2.264|   -2.264|   72.82%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[12]                                   |
|  -0.111|   -0.111|  -2.151|   -2.151|   72.83%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[15]                                   |
|  -0.084|   -0.084|  -1.870|   -1.870|   72.85%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[25]                                   |
|  -0.079|   -0.079|  -1.454|   -1.454|   72.75%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_read                                       |
|  -0.073|   -0.073|  -1.095|   -1.095|   72.67%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[20]                                   |
|  -0.066|   -0.066|  -0.914|   -0.914|   72.63%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[4]                                    |
|  -0.061|   -0.061|  -0.798|   -0.798|   72.65%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[12]                                   |
|  -0.054|   -0.054|  -0.743|   -0.743|   72.66%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[15]                                   |
|  -0.043|   -0.043|  -0.564|   -0.564|   72.69%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_write                                      |
|  -0.033|   -0.033|  -0.505|   -0.505|   72.70%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[12]                                   |
|  -0.027|   -0.027|  -0.473|   -0.473|   72.71%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[15]                                   |
|  -0.021|   -0.021|  -0.391|   -0.391|   72.72%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[24]                                   |
|  -0.020|   -0.020|  -0.324|   -0.324|   72.74%|   0:00:01.0| 2049.6M|default_emulate_view|  default| mem_la_addr[27]                                   |
|  -0.016|   -0.016|  -0.290|   -0.290|   72.76%|   0:00:00.0| 2049.6M|default_emulate_view|  default| mem_la_addr[30]                                   |
|  -0.014|   -0.014|  -0.200|   -0.200|   72.75%|   0:00:02.0| 2073.7M|default_emulate_view|  default| mem_la_addr[31]                                   |
|  -0.013|   -0.013|  -0.167|   -0.167|   72.74%|   0:00:01.0| 2073.7M|default_emulate_view|  default| mem_la_read                                       |
|  -0.014|   -0.014|  -0.142|   -0.142|   72.71%|   0:00:00.0| 2073.7M|default_emulate_view|  default| mem_la_read                                       |
|  -0.010|   -0.010|  -0.132|   -0.132|   72.71%|   0:00:00.0| 2073.7M|default_emulate_view|  default| mem_la_addr[21]                                   |
|  -0.007|   -0.007|  -0.069|   -0.069|   72.67%|   0:00:01.0| 2073.7M|default_emulate_view|  default| mem_la_addr[21]                                   |
|  -0.005|   -0.005|  -0.047|   -0.047|   72.70%|   0:00:00.0| 2073.7M|default_emulate_view|  default| mem_la_addr[21]                                   |
|  -0.005|   -0.005|  -0.037|   -0.037|   72.71%|   0:00:01.0| 2073.7M|default_emulate_view|  default| mem_la_addr[29]                                   |
|  -0.004|   -0.004|  -0.045|   -0.045|   72.72%|   0:00:00.0| 2073.7M|default_emulate_view|  default| mem_la_addr[22]                                   |
|  -0.004|   -0.004|  -0.038|   -0.038|   72.72%|   0:00:02.0| 2092.8M|default_emulate_view|  default| mem_la_addr[29]                                   |
|  -0.004|   -0.004|  -0.036|   -0.036|   72.73%|   0:00:00.0| 2092.8M|default_emulate_view|  default| mem_la_addr[29]                                   |
|  -0.004|   -0.004|  -0.034|   -0.034|   72.75%|   0:00:00.0| 2092.8M|default_emulate_view|  default| mem_la_addr[29]                                   |
|  -0.004|   -0.004|  -0.034|   -0.034|   72.75%|   0:00:01.0| 2092.8M|default_emulate_view|  default| mem_la_addr[29]                                   |
|  -0.004|   -0.004|  -0.032|   -0.032|   72.77%|   0:00:00.0| 2092.8M|default_emulate_view|  default| mem_la_addr[29]                                   |
|  -0.004|   -0.004|  -0.029|   -0.029|   72.79%|   0:00:00.0| 2092.8M|default_emulate_view|  default| mem_la_addr[29]                                   |
|  -0.003|   -0.003|  -0.028|   -0.028|   72.80%|   0:00:01.0| 2092.8M|default_emulate_view|  default| mem_la_addr[25]                                   |
|  -0.003|   -0.003|  -0.020|   -0.020|   72.83%|   0:00:04.0| 2092.8M|default_emulate_view|  default| mem_la_addr[28]                                   |
|  -0.003|   -0.003|  -0.019|   -0.019|   72.84%|   0:00:01.0| 2092.8M|default_emulate_view|  default| mem_la_addr[28]                                   |
|  -0.003|   -0.003|  -0.017|   -0.017|   72.86%|   0:00:00.0| 2092.8M|default_emulate_view|  default| mem_la_addr[28]                                   |
|  -0.004|   -0.004|  -0.020|   -0.020|   72.94%|   0:00:03.0| 2092.8M|default_emulate_view|  default| mem_la_addr[28]                                   |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.0 real=0:00:19.0 mem=2092.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:18.0 real=0:00:19.0 mem=2092.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.004|-0.020|
|reg2cgate | 0.728| 0.000|
|reg2reg   | 0.203| 0.000|
|HEPG      | 0.203| 0.000|
|All Paths |-0.004|-0.020|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.020 Density 72.94
*** Starting place_detail (0:04:48 mem=2058.8M) ***
Total net bbox length = 1.418e+05 (8.293e+04 5.885e+04) (ext = 9.119e+03)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2058.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 448 insts, mean move: 1.15 um, max move: 5.42 um 
	Max move on inst (FE_OFC31_mem_addr_7): (15.20, 78.28) --> (17.20, 81.70)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2060.1MB
Summary Report:
Instances move: 448 (out of 9362 movable)
Instances flipped: 0
Mean displacement: 1.15 um
Max displacement: 5.42 um (Instance: FE_OFC31_mem_addr_7) (15.2, 78.28) -> (17.2, 81.7)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
Total net bbox length = 1.420e+05 (8.304e+04 5.898e+04) (ext = 9.133e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2060.1MB
*** Finished place_detail (0:04:48 mem=2060.1M) ***
*** maximum move = 5.42 um ***
*** Finished re-routing un-routed nets (2058.1M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=2058.1M) ***
** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.020 Density 72.94
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.004|-0.020|
|reg2cgate | 0.728| 0.000|
|reg2reg   | 0.203| 0.000|
|HEPG      | 0.203| 0.000|
|All Paths |-0.004|-0.020|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  -0.004|   -0.004|  -0.020|   -0.020|   72.94%|   0:00:00.0| 2058.1M|default_emulate_view|  default| mem_la_addr[28]                                   |
|   0.001|    0.001|   0.000|    0.000|   72.99%|   0:00:06.0| 2103.3M|default_emulate_view|  default| mem_la_addr[28]                                   |
|   0.002|    0.002|   0.000|    0.000|   73.00%|   0:00:01.0| 2103.3M|default_emulate_view|  default| mem_la_addr[28]                                   |
|   0.004|    0.004|   0.000|    0.000|   73.02%|   0:00:01.0| 2103.3M|default_emulate_view|  default| mem_la_addr[21]                                   |
|   0.004|    0.004|   0.000|    0.000|   73.07%|   0:00:00.0| 2103.3M|default_emulate_view|  default| mem_la_addr[21]                                   |
|   0.004|    0.004|   0.000|    0.000|   73.11%|   0:00:01.0| 2103.3M|default_emulate_view|  default| mem_la_addr[23]                                   |
|   0.005|    0.005|   0.000|    0.000|   73.14%|   0:00:00.0| 2103.3M|default_emulate_view|  default| mem_la_addr[31]                                   |
|   0.009|    0.009|   0.000|    0.000|   73.18%|   0:00:01.0| 2103.3M|default_emulate_view|  default| mem_la_addr[28]                                   |
|   0.009|    0.009|   0.000|    0.000|   73.25%|   0:00:05.0| 2103.3M|default_emulate_view|  default| mem_la_addr[4]                                    |
|   0.009|    0.009|   0.000|    0.000|   73.30%|   0:00:00.0| 2103.3M|default_emulate_view|  default| mem_la_addr[4]                                    |
|   0.009|    0.009|   0.000|    0.000|   73.40%|   0:00:02.0| 2103.3M|default_emulate_view|  default| mem_la_addr[3]                                    |
|   0.010|    0.010|   0.000|    0.000|   73.55%|   0:00:02.0| 2103.3M|default_emulate_view|  default| mem_la_addr[4]                                    |
|   0.010|    0.010|   0.000|    0.000|   73.55%|   0:00:00.0| 2103.3M|default_emulate_view|  default| mem_la_addr[4]                                    |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.3 real=0:00:19.0 mem=2103.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.4 real=0:00:19.0 mem=2103.3M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.010|0.000|
|reg2cgate |0.690|0.000|
|reg2reg   |0.203|0.000|
|HEPG      |0.203|0.000|
|All Paths |0.010|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 73.55
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:05:08.4/0:12:47.0 (0.4), mem = 2103.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.55
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   73.55%|        -|   0.000|   0.000|   0:00:00.0| 2103.3M|
|   73.37%|       34|   0.000|   0.000|   0:00:01.0| 2103.3M|
|   73.06%|      115|   0.000|   0.000|   0:00:02.0| 2103.3M|
|   73.01%|       19|   0.000|   0.000|   0:00:01.0| 2103.3M|
|   73.00%|        5|   0.000|   0.000|   0:00:00.0| 2103.3M|
|   73.00%|        0|   0.000|   0.000|   0:00:00.0| 2103.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.00
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 407 skipped = 0, called in commitmove = 139, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
*** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:05:12.2/0:12:50.9 (0.4), mem = 2103.3M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2071.28M, totSessionCpu=0:05:12).
*** Starting place_detail (0:05:12 mem=2066.3M) ***
Total net bbox length = 1.432e+05 (8.352e+04 5.964e+04) (ext = 9.118e+03)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2066.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 454 insts, mean move: 1.15 um, max move: 6.20 um 
	Max move on inst (FE_OFC304_resetn): (64.80, 102.22) --> (71.00, 102.22)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2069.3MB
Summary Report:
Instances move: 454 (out of 9409 movable)
Instances flipped: 34
Mean displacement: 1.15 um
Max displacement: 6.20 um (Instance: FE_OFC304_resetn) (64.8, 102.22) -> (71, 102.22)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.435e+05 (8.369e+04 5.978e+04) (ext = 9.110e+03)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2069.3MB
*** Finished place_detail (0:05:13 mem=2069.3M) ***
*** maximum move = 6.20 um ***
*** Finished re-routing un-routed nets (2066.3M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2066.3M) ***
** GigaOpt Optimizer WNS Slack 0.005 TNS Slack 0.000 Density 73.00
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.005|0.000|
|reg2cgate |0.670|0.000|
|reg2reg   |0.201|0.000|
|HEPG      |0.201|0.000|
|All Paths |0.005|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:44.5 real=0:00:45.0 mem=2066.3M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:46.3/0:00:46.9 (1.0), totSession cpu/real = 0:05:13.5/0:12:52.2 (0.4), mem = 1983.3M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:13.8/0:12:52.6 (0.4), mem = 2040.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.00
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   73.00%|        -|   0.000|   0.000|   0:00:00.0| 2040.5M|
|   72.90%|       26|   0.000|   0.000|   0:00:06.0| 2120.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.90
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.1) (real = 0:00:06.0) **
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:06.1/0:00:06.2 (1.0), totSession cpu/real = 0:05:19.9/0:12:58.8 (0.4), mem = 2120.3M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1985.22M, totSessionCpu=0:05:20).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:20.3/0:12:59.1 (0.4), mem = 2042.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.90
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   72.90%|        -|   0.000|   0.000|   0:00:00.0| 2042.5M|
|   72.90%|        0|   0.000|   0.000|   0:00:00.0| 2042.5M|
|   72.88%|        4|   0.000|   0.000|   0:00:01.0| 2062.5M|
|   72.80%|       19|   0.000|   0.000|   0:00:00.0| 2062.5M|
|   72.80%|        1|   0.000|   0.000|   0:00:01.0| 2062.5M|
|   72.80%|        0|   0.000|   0.000|   0:00:00.0| 2062.5M|
|   72.80%|        0|   0.000|   0.000|   0:00:00.0| 2062.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.80
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 100 skipped = 0, called in commitmove = 20, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:03.0) **
*** Starting place_detail (0:05:23 mem=2062.5M) ***
Total net bbox length = 1.433e+05 (8.362e+04 5.969e+04) (ext = 9.102e+03)
Move report: Detail placement moves 40 insts, mean move: 1.43 um, max move: 4.51 um 
	Max move on inst (FE_OFC369_pcpi_rs2_4): (23.80, 97.09) --> (21.00, 95.38)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2066.6MB
Summary Report:
Instances move: 40 (out of 9391 movable)
Instances flipped: 0
Mean displacement: 1.43 um
Max displacement: 4.51 um (Instance: FE_OFC369_pcpi_rs2_4) (23.8, 97.09) -> (21, 95.38)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX8
Total net bbox length = 1.433e+05 (8.363e+04 5.971e+04) (ext = 9.113e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2066.6MB
*** Finished place_detail (0:05:23 mem=2066.6M) ***
*** maximum move = 4.51 um ***
*** Finished re-routing un-routed nets (2063.6M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2063.6M) ***
*** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.4 (1.0), totSession cpu/real = 0:05:23.6/0:13:02.5 (0.4), mem = 2063.6M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1987.51M, totSessionCpu=0:05:24).
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:23.8/0:13:02.7 (0.4), mem = 1987.5M
Info: 59 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   202|   202|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 72.80%|          |         |
|   223|   223|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.12|    -2.21|      21|       0|       0| 73.01%| 0:00:03.0|  2070.4M|
|   223|   223|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.12|    -2.21|       0|       0|       0| 73.01%| 0:00:03.0|  2070.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:06.4 real=0:00:06.0 mem=2070.4M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 0:05:31.0/0:13:09.9 (0.4), mem = 1991.3M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.006 (bump = 0.006)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> -2.205
Begin: GigaOpt TNS non-legal recovery
GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
Info: 59 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:31.6/0:13:10.5 (0.4), mem = 1991.3M
*info: 59 clock nets excluded
*info: 74 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.116 TNS Slack -2.205 Density 73.01
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.116|-2.205|
|reg2cgate | 0.609| 0.000|
|reg2reg   | 0.201| 0.000|
|HEPG      | 0.201| 0.000|
|All Paths |-0.116|-2.205|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  -0.116|   -0.116|  -2.205|   -2.205|   73.01%|   0:00:00.0| 2050.5M|default_emulate_view|  default| mem_la_addr[26]                                   |
|  -0.099|   -0.099|  -0.135|   -0.135|   72.82%|   0:00:00.0| 2069.6M|default_emulate_view|  default| mem_la_addr[7]                                    |
|  -0.036|   -0.036|  -0.036|   -0.036|   72.81%|   0:00:00.0| 2069.6M|default_emulate_view|  default| mem_la_write                                      |
|   0.000|    0.002|   0.000|    0.000|   72.80%|   0:00:00.0| 2069.6M|                  NA|       NA| NA                                                |
|   0.000|    0.002|   0.000|    0.000|   72.80%|   0:00:00.0| 2069.6M|default_emulate_view|       NA| NA                                                |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2069.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2069.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2cgate |0.609|0.000|
|reg2reg   |0.201|0.000|
|HEPG      |0.201|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

*** Starting place_detail (0:05:33 mem=2069.6M) ***
Total net bbox length = 1.433e+05 (8.363e+04 5.971e+04) (ext = 9.113e+03)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2069.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2069.6MB
Summary Report:
Instances move: 0 (out of 9391 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.433e+05 (8.363e+04 5.971e+04) (ext = 9.113e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2069.6MB
*** Finished place_detail (0:05:34 mem=2069.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2069.6M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2069.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 72.80
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2cgate |0.609|0.000|
|reg2reg   |0.201|0.000|
|HEPG      |0.201|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=2069.6M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.5 (1.0), totSession cpu/real = 0:05:34.0/0:13:13.0 (0.4), mem = 1991.5M
End: GigaOpt TNS non-legal recovery
Register exp ratio and priority group on 0 nets on 10313 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9391 and nets=10552 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1978.184M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1972.2)
Total number of fetched objects 10371
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2029.41 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2029.41 CPU=0:00:02.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:05:39 mem=2029.4M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3936 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3936
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10308 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10308
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10308 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.602475e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.04%)         1( 0.01%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         7( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.46 sec, Curr Mem: 2029.41 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:02:29, real = 0:02:31, mem = 1896.8M, totSessionCpu=0:05:39 **
2024/12/02 16:22:40 System is not a supported distribution
2024/12/02 16:22:40 An error occurred. We don't recognize OS 
2024/12/02 16:22:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:22:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:22:41 System is not a supported distribution
2024/12/02 16:22:41 An error occurred. We don't recognize OS 
2024/12/02 16:22:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:22:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:22:41 System is not a supported distribution
2024/12/02 16:22:41 An error occurred. We don't recognize OS 
2024/12/02 16:22:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:22:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:22:42 System is not a supported distribution
2024/12/02 16:22:42 An error occurred. We don't recognize OS 
2024/12/02 16:22:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:22:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:22:42 System is not a supported distribution
2024/12/02 16:22:42 An error occurred. We don't recognize OS 
2024/12/02 16:22:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:22:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:22:43 System is not a supported distribution
2024/12/02 16:22:43 An error occurred. We don't recognize OS 
2024/12/02 16:22:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:22:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:22:44 System is not a supported distribution
2024/12/02 16:22:44 An error occurred. We don't recognize OS 
2024/12/02 16:22:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:22:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:22:44 System is not a supported distribution
2024/12/02 16:22:44 An error occurred. We don't recognize OS 
2024/12/02 16:22:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:22:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.201  |  0.609  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2270   |  1960   |   58    |   722   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.103   |     32 (32)      |
|   max_tran     |    202 (202)     |   -0.064   |    202 (202)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.803%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:02:30, real = 0:02:36, mem = 1899.4M, totSessionCpu=0:05:40 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.002 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         1961
Multi-Bit FF Count           :            0
Total Bit Count              :         1961
Total FF Count               :         1961
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      576.543
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

        Usable 2-bit cell    :            8
Dont-use/touch 2-bit cell    :            0
        Usable 4-bit cell    :            8
Dont-use/touch 4-bit cell    :            0
------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             1961                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         152.31            158          0.000 ns          0.002 ns  opt_design_prects
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:03:39, real = 0:03:47, mem = 1885.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 8 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:03:39.3/0:03:47.5 (1.0), totSession cpu/real = 0:05:42.2/0:13:25.1 (0.4), mem = 1885.6M
@innovus 9> **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1891.64 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4506 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 375842
[NR-eGR] #PG Blockages       : 4506
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10308 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10308
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10308 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.602475e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        22( 0.37%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13378  36311 
[NR-eGR]  Metal2   (2V)         51076  23121 
[NR-eGR]  Metal3   (3H)         65091   3848 
[NR-eGR]  Metal4   (4V)         17566   1635 
[NR-eGR]  Metal5   (5H)         17745    223 
[NR-eGR]  Metal6   (6V)          1923    102 
[NR-eGR]  Metal7   (7H)          1755     45 
[NR-eGR]  Metal8   (8V)            53     32 
[NR-eGR]  Metal9   (9H)           329     11 
[NR-eGR]  Metal10  (10V)            2      7 
[NR-eGR]  Metal11  (11H)            6      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       168923  65335 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 143337um
[NR-eGR] Total length: 168923um, number of vias: 65335
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8769um, number of vias: 4034
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.10 sec, Real: 1.19 sec, Curr Mem: 1881.75 MB )
@innovus 9> create_route_type -name rt2W2S -top_preferred_layer 9 -bottom_preferred_layer 7 -route_rule 2W2S
E@innovus 10> set_db cts_route_type_trunk rt2W2S
1 rt2W2S
@innovus 11> set_db cts_cell_halo_x 0.1umEset_db cts_cell_halo_x 0.1um
set_db cts_cell_halo_x 0.1um 
set_db cts_target_skew 0.175ns
set_db cts_target_max_transition_time 0.025ns
1 0.1
@innovus 12> set_db cts_cell_halo_x 0.1um E1 0.1
@innovus 13> set_db cts_target_skew 0.175nsE1 0.175
@innovus 14> set_db cts_target_max_transition_time 0.025nsE1 {top 0.025 trunk 0.025 leaf 0.025}
@innovus 15> create_clock_tree_spec -out_file spec.speccreate_clock_tree_spec -out_file spec.spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: spec.spec
@innovus 16> ccopt_design 
#% Begin ccopt_design (date=12/02 16:24:43, mem=1799.6M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:06:00.2/0:15:22.2 (0.4), mem = 1875.7M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
extract_rc_engine                                              pre_route
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_max_allowed_delay                              1.0
opt_useful_skew_no_boundary                                    false
opt_view_pruning_hold_views_active_list                        { default_emulate_view }
opt_view_pruning_setup_views_active_list                       { default_emulate_view }
opt_view_pruning_setup_views_persistent_list                   { default_emulate_view}
opt_view_pruning_tdgr_setup_views_persistent_list              { default_emulate_view}
place_detail_check_route                                       false
place_detail_preserve_routing                                  true
place_detail_remove_affected_routing                           false
place_detail_swap_eeq_cells                                    false
place_global_clock_gate_aware                                  true
place_global_cong_effort                                       auto
place_global_ignore_scan                                       true
place_global_ignore_spare                                      false
place_global_module_aware_spare                                false
place_global_place_io_pins                                     true
place_global_reorder_scan                                      true
setPlaceMode -powerDriven                                      false
setPlaceMode -timingDriven                                     true
route_design_detail_post_route_spread_wire                     1
route_design_detail_post_route_wire_widen_rule                 LEFSpecialRouteSpec
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                9.9
setNanoRouteMode -timingEngine                                 {}
route_early_global_bottom_routing_layer                        1
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           11
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
getPlaceMode -powerDriven                                      false
getPlaceMode -timingDriven                                     true
get_power_analysis_mode -report_power_quiet                    false
getNanoRouteMode -timingEngine                                 {}
getAnalysisMode -cts                                           postCTS
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1961 sinks and 58 clock gates.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 1961 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1879.8M, init mem=1879.8M)
*info: Placed = 9391          
*info: Unplaced = 0           
Placement Density:72.80%(27573/37873)
Placement Density (including fixed std cells):72.80%(27573/37873)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1879.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:09.8/0:15:31.8 (0.4), mem = 1879.8M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1875.76 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4506 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 375842
[NR-eGR] #PG Blockages       : 4506
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10308 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10308
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10308 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.602475e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        22( 0.37%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13378  36311 
[NR-eGR]  Metal2   (2V)         51076  23121 
[NR-eGR]  Metal3   (3H)         65091   3848 
[NR-eGR]  Metal4   (4V)         17566   1635 
[NR-eGR]  Metal5   (5H)         17745    223 
[NR-eGR]  Metal6   (6V)          1923    102 
[NR-eGR]  Metal7   (7H)          1755     45 
[NR-eGR]  Metal8   (8V)            53     32 
[NR-eGR]  Metal9   (9H)           329     11 
[NR-eGR]  Metal10  (10V)            2      7 
[NR-eGR]  Metal11  (11H)            6      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       168923  65335 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 143337um
[NR-eGR] Total length: 168923um, number of vias: 65335
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8769um, number of vias: 4034
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.83 sec, Real: 0.92 sec, Curr Mem: 1882.39 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:01.0)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_clock_tree_source_driver is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
    cts_target_max_transition_time is set for at least one object
    cts_target_skew is set for at least one object
  No private non-default attributes
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  The following route types were modified by the autotrimmer:
    rt2W2S (Metal7-Metal9) was replaced by rt2W2S_ccopt_autotrimmed (Metal7-Metal8);
      Layer Metal9 is trimmed off because its RC characteristic is not good
  To disable this behavior, either reduce the range of allowed layers or set the property "cts_route_type_auto_trim" to false.
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_clock_tree_source_driver: BUFX4/A BUFX4/Y (default: )
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): rt2W2S_ccopt_autotrimmed (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 37873.080um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: rt2W2S_ccopt_autotrimmed; Top/bottom preferred layer name: Metal8/Metal7; 
  Non-default rule name: 2W2S; Unshielded; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.025ns
  Slew time target (trunk):   0.025ns
  Slew time target (top):     0.025ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.021ns
  Buffer max distance: 351.304um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=351.304um, saturatedSlew=0.021ns, speed=11369.061um per ns, cellArea=23.364um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=303.333um, saturatedSlew=0.021ns, speed=15128.828um per ns, cellArea=21.422um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=329.524um, saturatedSlew=0.022ns, speed=4810.569um per ns, cellArea=45.666um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=329.524um, saturatedSlew=0.022ns, speed=4817.602um per ns, cellArea=41.514um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1961
  Delay constrained sinks:     1961
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.175ns
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1961 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4919.315um, total=4919.315um
Clock DAG library cell distribution initial state {count}:
   ICGs: TLATNTSCAX2: 58 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0        58      [min=7, max=154, avg=85, sd=47, total=4919]
   0          1         1      [min=370, max=370, avg=370, sd=0, total=370]
---------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.4 real=0:00:03.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Library trimming clock gates in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 8 cells
  Original list had 8 cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Library trimming was not able to trim any cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4919.315um, total=4919.315um
    Clock DAG library cell distribution before merging {count}:
       ICGs: TLATNTSCAX2: 58 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             58
    Globally unique enables                       58
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  58
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=872.784um^2, dcg=0.000um^2, l=0.000um^2, total=872.784um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4919.315um, total=4919.315um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: TLATNTSCAX20: 58 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=70.794um^2, i=0.000um^2, icg=516.420um^2, dcg=0.000um^2, l=0.000um^2, total=587.214um^2
      hp wire lengths  : top=0.000um, trunk=611.920um, leaf=5312.745um, total=5924.665um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX12: 1 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 28 TLATNTSCAX6: 3 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 14 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:01.2 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:06:15 mem=1879.4M) ***
Total net bbox length = 1.447e+05 (8.409e+04 6.061e+04) (ext = 9.141e+03)
Move report: Detail placement moves 996 insts, mean move: 1.60 um, max move: 9.11 um 
	Max move on inst (cpuregs_reg[17][11]): (154.40, 54.34) --> (147.00, 52.63)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1882.4MB
Summary Report:
Instances move: 996 (out of 9400 movable)
Instances flipped: 0
Mean displacement: 1.60 um
Max displacement: 9.11 um (Instance: cpuregs_reg[17][11]) (154.4, 54.34) -> (147, 52.63)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFQXL
Total net bbox length = 1.458e+05 (8.453e+04 6.126e+04) (ext = 9.149e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1882.4MB
*** Finished place_detail (0:06:16 mem=1882.4M) ***
    ClockRefiner summary
    All clock instances: Moved 321, flipped 103 and cell swapped 0 (out of a total of 2028).
    The largest move was 9.11 um for cpuregs_reg[17][11].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,0.702)             2
    [0.702,1.204)           1
    [1.204,1.706)           1
    [1.706,2.208)           7
    [2.208,2.71)            1
    [2.71,3.212)            2
    [3.212,3.714)           3
    [3.714,4.216)           0
    [4.216,4.718)           0
    [4.718,5.22)            1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        5.22         (120.800,45.790)    (122.600,42.370)    cell RC_CG_HIER_INST17/RC_CGIC_INST (a lib_cell TLATNTSCAX8) at (122.600,42.370), in power domain auto-default
        3.42         (183.200,56.050)    (183.200,59.470)    cell RC_CG_HIER_INST26/RC_CGIC_INST (a lib_cell TLATNTSCAX6) at (183.200,59.470), in power domain auto-default
        3.42         (46.400,124.450)    (46.400,127.870)    cell genblk2.pcpi_div_RC_CG_HIER_INST57/RC_CGIC_INST (a lib_cell TLATNTSCAX2) at (46.400,127.870), in power domain auto-default
        3.42         (45.800,124.450)    (45.800,121.030)    CTS_ccl_a_buf_00009 (a lib_cell CLKBUFX20) at (45.800,121.030), in power domain auto-default
        3.2          (45.800,158.650)    (42.600,158.650)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX12) at (42.600,158.650), in power domain auto-default
        3            (156.000,57.760)    (159.000,57.760)    cell RC_CG_HIER_INST27/RC_CGIC_INST (a lib_cell TLATNTSCAX8) at (159.000,57.760), in power domain auto-default
        2.6          (176.200,52.630)    (178.800,52.630)    cell RC_CG_HIER_INST5/RC_CGIC_INST (a lib_cell TLATNTSCAX6) at (178.800,52.630), in power domain auto-default
        1.71         (102.800,54.340)    (102.800,56.050)    cell RC_CG_HIER_INST16/RC_CGIC_INST (a lib_cell TLATNTSCAX8) at (102.800,56.050), in power domain auto-default
        1.71         (152.400,52.630)    (152.400,54.340)    cell RC_CG_HIER_INST24/RC_CGIC_INST (a lib_cell TLATNTSCAX8) at (152.400,54.340), in power domain auto-default
        1.71         (163.400,52.630)    (163.400,50.920)    cell RC_CG_HIER_INST30/RC_CGIC_INST (a lib_cell TLATNTSCAX8) at (163.400,50.920), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=70.794um^2, i=0.000um^2, icg=516.420um^2, dcg=0.000um^2, l=0.000um^2, total=587.214um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.040pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.642pF, total=0.707pF
      wire lengths     : top=0.000um, trunk=934.255um, leaf=8586.506um, total=9520.761um
      hp wire lengths  : top=0.000um, trunk=611.920um, leaf=5358.755um, total=5970.675um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.025ns count=6 avg=0.015ns sd=0.004ns min=0.012ns max=0.020ns {4 <= 0.015ns, 1 <= 0.020ns, 1 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 4 <= 0.020ns, 9 <= 0.022ns, 20 <= 0.024ns, 16 <= 0.025ns} {2 <= 0.026ns, 0 <= 0.028ns, 0 <= 0.030ns, 0 <= 0.037ns, 0 > 0.037ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX12: 1 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 28 TLATNTSCAX6: 3 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.080, max=0.117, avg=0.106, sd=0.010], skew [0.038 vs 0.175], 100% {0.080, 0.117} (wid=0.009 ws=0.007) (gid=0.111 gs=0.035)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.080, max=0.117, avg=0.106, sd=0.010], skew [0.038 vs 0.175], 100% {0.080, 0.117} (wid=0.009 ws=0.007) (gid=0.111 gs=0.035)
    Legalizer API calls during this step: 975 succeeded with high effort: 975 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.7 real=0:00:02.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        68 (unrouted=68, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10493 (unrouted=302, trialRouted=10191, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 68 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 68 nets for routing of which 68 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 68 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5634 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5634
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10317 nets ( ignored 10249 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 68 clock nets ( 68 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2W2S  Nets: 6
[NR-eGR] Rule id: 1  Nets: 62
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.490500e+02um
[NR-eGR] Layer group 2: route 62 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.357120e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.020357e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.089612e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.158867e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.228122e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[NR-eGR] Layer group 7: route 3 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.366803e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         12307  35876 
[NR-eGR]  Metal2   (2V)         47157  23853 
[NR-eGR]  Metal3   (3H)         65755   5126 
[NR-eGR]  Metal4   (4V)         21344   1697 
[NR-eGR]  Metal5   (5H)         17810    282 
[NR-eGR]  Metal6   (6V)          1940    161 
[NR-eGR]  Metal7   (7H)          2093     92 
[NR-eGR]  Metal8   (8V)           490     32 
[NR-eGR]  Metal9   (9H)           329     11 
[NR-eGR]  Metal10  (10V)            2      7 
[NR-eGR]  Metal11  (11H)            6      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       169232  67137 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 145789um
[NR-eGR] Total length: 169232um, number of vias: 67137
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9687um, number of vias: 6041
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2095 
[NR-eGR]  Metal2   (2V)          1507  2345 
[NR-eGR]  Metal3   (3H)          3082  1372 
[NR-eGR]  Metal4   (4V)          4210    64 
[NR-eGR]  Metal5   (5H)            97    59 
[NR-eGR]  Metal6   (6V)            17    59 
[NR-eGR]  Metal7   (7H)           337    47 
[NR-eGR]  Metal8   (8V)           437     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         9687  6041 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6092um
[NR-eGR] Total length: 9687um, number of vias: 6041
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9687um, number of vias: 6041
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.44 sec, Real: 0.51 sec, Curr Mem: 1879.72 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:        68 (unrouted=0, trialRouted=0, noStatus=0, routed=68, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10493 (unrouted=302, trialRouted=10191, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:06:17.3/0:15:39.6 (0.4), mem = 1879.7M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4506 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 378498
[NR-eGR] #PG Blockages       : 4506
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 68  Num Prerouted Wires = 9489
[NR-eGR] Read 10317 nets ( ignored 68 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 2  Nets: 10249
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10249 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.538726e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        19( 0.31%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]  Metal2 ( 2)         8( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.77 seconds, mem = 1901.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         11975  35997 
[NR-eGR]  Metal2   (2V)         45654  24510 
[NR-eGR]  Metal3   (3H)         60421   5944 
[NR-eGR]  Metal4   (4V)         22521   2465 
[NR-eGR]  Metal5   (5H)         24083    433 
[NR-eGR]  Metal6   (6V)          3728    174 
[NR-eGR]  Metal7   (7H)          2320     94 
[NR-eGR]  Metal8   (8V)           497     34 
[NR-eGR]  Metal9   (9H)           367      9 
[NR-eGR]  Metal10  (10V)            2      7 
[NR-eGR]  Metal11  (11H)            6      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       171575  69667 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 145789um
[NR-eGR] Total length: 171575um, number of vias: 69667
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.34 seconds, mem = 1885.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.0/0:00:01.1 (0.9), totSession cpu/real = 0:06:18.3/0:15:40.7 (0.4), mem = 1885.3M
    Congestion Repair done. (took cpu=0:00:01.0 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.1 real=0:00:02.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9400 and nets=10561 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1885.348M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=70.794um^2, i=0.000um^2, icg=516.420um^2, dcg=0.000um^2, l=0.000um^2, total=587.214um^2
    cell capacitance : b=0.022pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.040pF
    sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.648pF, total=0.714pF
    wire lengths     : top=0.000um, trunk=934.255um, leaf=8586.506um, total=9520.761um
    hp wire lengths  : top=0.000um, trunk=611.920um, leaf=5358.755um, total=5970.675um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=3, worst=[0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.025ns count=6 avg=0.015ns sd=0.004ns min=0.012ns max=0.020ns {4 <= 0.015ns, 1 <= 0.020ns, 1 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
    Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 4 <= 0.020ns, 8 <= 0.022ns, 20 <= 0.024ns, 16 <= 0.025ns} {3 <= 0.026ns, 0 <= 0.028ns, 0 <= 0.030ns, 0 <= 0.037ns, 0 > 0.037ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 8 CLKBUFX12: 1 
     ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 28 TLATNTSCAX6: 3 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 14 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.117, avg=0.106, sd=0.010], skew [0.037 vs 0.175], 100% {0.079, 0.117} (wid=0.009 ws=0.007) (gid=0.111 gs=0.034)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.117, avg=0.106, sd=0.010], skew [0.037 vs 0.175], 100% {0.079, 0.117} (wid=0.009 ws=0.007) (gid=0.111 gs=0.034)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.6 real=0:00:02.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:05.6 real=0:00:05.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=70.794um^2, i=0.000um^2, icg=535.230um^2, dcg=0.000um^2, l=0.000um^2, total=606.024um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.040pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.650pF, total=0.716pF
      wire lengths     : top=0.000um, trunk=945.610um, leaf=8615.886um, total=9561.496um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.025ns count=6 avg=0.015ns sd=0.004ns min=0.012ns max=0.021ns {4 <= 0.015ns, 1 <= 0.020ns, 1 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 7 <= 0.020ns, 8 <= 0.022ns, 20 <= 0.024ns, 16 <= 0.025ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX12: 1 
       ICGs: TLATNTSCAX20: 5 TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 26 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120], skew [0.041 vs 0.175]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120], skew [0.041 vs 0.175]
    Legalizer API calls during this step: 3 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=70.794um^2, i=0.000um^2, icg=535.230um^2, dcg=0.000um^2, l=0.000um^2, total=606.024um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.040pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.650pF, total=0.716pF
      wire lengths     : top=0.000um, trunk=945.610um, leaf=8615.886um, total=9561.496um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.025ns count=6 avg=0.015ns sd=0.004ns min=0.012ns max=0.021ns {4 <= 0.015ns, 1 <= 0.020ns, 1 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 7 <= 0.020ns, 8 <= 0.022ns, 20 <= 0.024ns, 16 <= 0.025ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX12: 1 
       ICGs: TLATNTSCAX20: 5 TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 26 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120, avg=0.107, sd=0.010], skew [0.041 vs 0.175], 100% {0.079, 0.120} (wid=0.009 ws=0.007) (gid=0.112 gs=0.035)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120, avg=0.107, sd=0.010], skew [0.041 vs 0.175], 100% {0.079, 0.120} (wid=0.009 ws=0.007) (gid=0.112 gs=0.035)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=70.794um^2, i=0.000um^2, icg=535.230um^2, dcg=0.000um^2, l=0.000um^2, total=606.024um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.040pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.650pF, total=0.716pF
      wire lengths     : top=0.000um, trunk=945.610um, leaf=8615.886um, total=9561.496um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.025ns count=6 avg=0.015ns sd=0.004ns min=0.012ns max=0.021ns {4 <= 0.015ns, 1 <= 0.020ns, 1 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 7 <= 0.020ns, 8 <= 0.022ns, 20 <= 0.024ns, 16 <= 0.025ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX12: 1 
       ICGs: TLATNTSCAX20: 5 TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 26 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120], skew [0.041 vs 0.175]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120], skew [0.041 vs 0.175]
    Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=70.794um^2, i=0.000um^2, icg=535.230um^2, dcg=0.000um^2, l=0.000um^2, total=606.024um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.040pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.650pF, total=0.716pF
      wire lengths     : top=0.000um, trunk=945.610um, leaf=8615.886um, total=9561.496um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.025ns count=6 avg=0.015ns sd=0.004ns min=0.012ns max=0.021ns {4 <= 0.015ns, 1 <= 0.020ns, 1 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 7 <= 0.020ns, 8 <= 0.022ns, 20 <= 0.024ns, 16 <= 0.025ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX12: 1 
       ICGs: TLATNTSCAX20: 5 TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 26 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120], skew [0.041 vs 0.175]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120], skew [0.041 vs 0.175]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=70.794um^2, i=0.000um^2, icg=535.230um^2, dcg=0.000um^2, l=0.000um^2, total=606.024um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.040pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.650pF, total=0.716pF
      wire lengths     : top=0.000um, trunk=945.610um, leaf=8615.886um, total=9561.496um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.025ns count=6 avg=0.015ns sd=0.004ns min=0.012ns max=0.021ns {4 <= 0.015ns, 1 <= 0.020ns, 1 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 7 <= 0.020ns, 8 <= 0.022ns, 20 <= 0.024ns, 16 <= 0.025ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX12: 1 
       ICGs: TLATNTSCAX20: 5 TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 26 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120], skew [0.041 vs 0.175]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120], skew [0.041 vs 0.175]
    Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=70.794um^2, i=0.000um^2, icg=535.230um^2, dcg=0.000um^2, l=0.000um^2, total=606.024um^2
      cell capacitance : b=0.022pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.040pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.650pF, total=0.716pF
      wire lengths     : top=0.000um, trunk=945.610um, leaf=8615.886um, total=9561.496um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.025ns count=6 avg=0.015ns sd=0.004ns min=0.012ns max=0.021ns {4 <= 0.015ns, 1 <= 0.020ns, 1 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 7 <= 0.020ns, 8 <= 0.022ns, 20 <= 0.024ns, 16 <= 0.025ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX12: 1 
       ICGs: TLATNTSCAX20: 5 TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 26 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120], skew [0.041 vs 0.175]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.120], skew [0.041 vs 0.175]
    Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=68.058um^2, i=0.000um^2, icg=529.074um^2, dcg=0.000um^2, l=0.000um^2, total=597.132um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.039pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.650pF, total=0.716pF
      wire lengths     : top=0.000um, trunk=944.405um, leaf=8610.356um, total=9554.761um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.025ns count=6 avg=0.015ns sd=0.004ns min=0.012ns max=0.021ns {4 <= 0.015ns, 0 <= 0.020ns, 2 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 7 <= 0.020ns, 8 <= 0.022ns, 20 <= 0.024ns, 16 <= 0.025ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 2 CLKBUFX12: 1 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 7 TLATNTSCAX12: 5 TLATNTSCAX8: 26 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.116, avg=0.105, sd=0.010], skew [0.038 vs 0.175], 100% {0.079, 0.116} (wid=0.009 ws=0.007) (gid=0.110 gs=0.034)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.116, avg=0.105, sd=0.010], skew [0.038 vs 0.175], 100% {0.079, 0.116} (wid=0.009 ws=0.007) (gid=0.110 gs=0.034)
    Legalizer API calls during this step: 143 succeeded with high effort: 143 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.6 real=0:00:01.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:07.8 real=0:00:08.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=68.058um^2, i=0.000um^2, icg=529.074um^2, dcg=0.000um^2, l=0.000um^2, total=597.132um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.039pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.650pF, total=0.716pF
      wire lengths     : top=0.000um, trunk=944.405um, leaf=8610.356um, total=9554.761um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.025ns count=6 avg=0.015ns sd=0.004ns min=0.012ns max=0.021ns {4 <= 0.015ns, 0 <= 0.020ns, 2 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 7 <= 0.020ns, 8 <= 0.022ns, 20 <= 0.024ns, 16 <= 0.025ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 6 CLKBUFX16: 2 CLKBUFX12: 1 
       ICGs: TLATNTSCAX20: 2 TLATNTSCAX16: 7 TLATNTSCAX12: 5 TLATNTSCAX8: 26 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 14 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.116], skew [0.038 vs 0.175]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.079, max=0.116], skew [0.038 vs 0.175]
    Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
      wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
      wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
      wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119, avg=0.106, sd=0.010], skew [0.037 vs 0.175], 100% {0.082, 0.119} (wid=0.009 ws=0.006) (gid=0.113 gs=0.034)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119, avg=0.106, sd=0.010], skew [0.037 vs 0.175], 100% {0.082, 0.119} (wid=0.009 ws=0.006) (gid=0.113 gs=0.034)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:01.1 real=0:00:01.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 69 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
          cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
          wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
          hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
          Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
           ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
          cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
          wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
          hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
          Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
           ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
          cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
          wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
          hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
          Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
           ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
      wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.1 real=0:00:01.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
    cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
    sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
    wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
    hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
    Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
     ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
      wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
          cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
          wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
          hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
          Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
           ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
      wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
      wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
      wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119, avg=0.106, sd=0.010], skew [0.037 vs 0.175], 100% {0.082, 0.119} (wid=0.009 ws=0.006) (gid=0.113 gs=0.034)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119, avg=0.106, sd=0.010], skew [0.037 vs 0.175], 100% {0.082, 0.119} (wid=0.009 ws=0.006) (gid=0.113 gs=0.034)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:02.0 real=0:00:02.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
    cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
    sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
    wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
    hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
    Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
     ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
  Primary reporting skew groups before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
  Skew group summary before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
  Merging balancing drivers for power...
    Tried: 69 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
      wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119], skew [0.037 vs 0.175]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.649pF, total=0.715pF
      wire lengths     : top=0.000um, trunk=932.410um, leaf=8605.730um, total=9538.140um
      hp wire lengths  : top=0.000um, trunk=622.320um, leaf=5365.870um, total=5988.190um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.024ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 1 <= 0.024ns, 1 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.010ns max=0.025ns {11 <= 0.015ns, 2 <= 0.020ns, 11 <= 0.022ns, 20 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119, avg=0.106, sd=0.010], skew [0.037 vs 0.175], 100% {0.082, 0.119} (wid=0.009 ws=0.006) (gid=0.113 gs=0.034)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.119, avg=0.106, sd=0.010], skew [0.037 vs 0.175], 100% {0.082, 0.119} (wid=0.009 ws=0.006) (gid=0.113 gs=0.034)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 403 succeeded with high effort: 403 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.8 real=0:00:00.9)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 719 succeeded with high effort: 719 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.2 real=0:00:02.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 366 succeeded with high effort: 366 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.8 real=0:00:00.8)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 715 succeeded with high effort: 715 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.9 real=0:00:01.9)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=503.766um^2, dcg=0.000um^2, l=0.000um^2, total=560.538um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.639pF, total=0.699pF
      wire lengths     : top=0.000um, trunk=850.230um, leaf=8448.745um, total=9298.975um
      hp wire lengths  : top=0.000um, trunk=590.800um, leaf=5419.175um, total=6009.975um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.025ns count=6 avg=0.017ns sd=0.005ns min=0.010ns max=0.023ns {1 <= 0.015ns, 3 <= 0.020ns, 1 <= 0.022ns, 1 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.004ns min=0.011ns max=0.025ns {13 <= 0.015ns, 2 <= 0.020ns, 10 <= 0.022ns, 21 <= 0.024ns, 16 <= 0.025ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 7 TLATNTSCAX8: 27 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.118, avg=0.104, sd=0.010], skew [0.036 vs 0.175], 100% {0.082, 0.118} (wid=0.008 ws=0.006) (gid=0.112 gs=0.034)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.118, avg=0.104, sd=0.010], skew [0.036 vs 0.175], 100% {0.082, 0.118} (wid=0.008 ws=0.006) (gid=0.112 gs=0.034)
    Legalizer API calls during this step: 2203 succeeded with high effort: 2203 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:05.9 real=0:00:06.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.641pF fall=0.572pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.641pF fall=0.572pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=499.662um^2, dcg=0.000um^2, l=0.000um^2, total=556.434um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.639pF, total=0.699pF
      wire lengths     : top=0.000um, trunk=850.250um, leaf=8448.525um, total=9298.775um
      hp wire lengths  : top=0.000um, trunk=590.800um, leaf=5419.175um, total=6009.975um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.025ns count=6 avg=0.017ns sd=0.005ns min=0.010ns max=0.023ns {1 <= 0.015ns, 3 <= 0.020ns, 1 <= 0.022ns, 1 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.011ns max=0.025ns {13 <= 0.015ns, 1 <= 0.020ns, 9 <= 0.022ns, 21 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 29 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.118, avg=0.104, sd=0.010], skew [0.036 vs 0.175], 100% {0.082, 0.118} (wid=0.008 ws=0.006) (gid=0.112 gs=0.034)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.118, avg=0.104, sd=0.010], skew [0.036 vs 0.175], 100% {0.082, 0.118} (wid=0.008 ws=0.006) (gid=0.112 gs=0.034)
    Legalizer API calls during this step: 139 succeeded with high effort: 139 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=499.662um^2, dcg=0.000um^2, l=0.000um^2, total=556.434um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.639pF, total=0.699pF
      wire lengths     : top=0.000um, trunk=850.250um, leaf=8448.525um, total=9298.775um
      hp wire lengths  : top=0.000um, trunk=590.800um, leaf=5419.175um, total=6009.975um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.025ns count=6 avg=0.017ns sd=0.005ns min=0.010ns max=0.023ns {1 <= 0.015ns, 3 <= 0.020ns, 1 <= 0.022ns, 1 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.011ns max=0.025ns {13 <= 0.015ns, 1 <= 0.020ns, 9 <= 0.022ns, 21 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 29 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.118, avg=0.104, sd=0.010], skew [0.036 vs 0.175], 100% {0.082, 0.118} (wid=0.008 ws=0.006) (gid=0.112 gs=0.034)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.082, max=0.118, avg=0.104, sd=0.010], skew [0.036 vs 0.175], 100% {0.082, 0.118} (wid=0.008 ws=0.006) (gid=0.112 gs=0.034)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=68, filtered=68, permitted=67, cannotCompute=2, computed=65, moveTooSmall=69, resolved=0, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=50, ignoredLeafDriver=0, worse=100, accepted=10
        Max accepted move=22.370um, total accepted move=95.130um, average move=9.513um
        Move for wirelength. considered=68, filtered=68, permitted=67, cannotCompute=3, computed=64, moveTooSmall=75, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=55, ignoredLeafDriver=0, worse=105, accepted=4
        Max accepted move=9.040um, total accepted move=30.790um, average move=7.697um
        Move for wirelength. considered=68, filtered=68, permitted=67, cannotCompute=3, computed=64, moveTooSmall=73, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=58, ignoredLeafDriver=0, worse=110, accepted=3
        Max accepted move=12.860um, total accepted move=26.500um, average move=8.833um
        Legalizer API calls during this step: 529 succeeded with high effort: 529 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=68, filtered=68, permitted=67, cannotCompute=31, computed=36, moveTooSmall=89, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=37, ignoredLeafDriver=0, worse=15, accepted=1
        Max accepted move=2.600um, total accepted move=2.600um, average move=2.600um
        Move for wirelength. considered=68, filtered=68, permitted=67, cannotCompute=32, computed=35, moveTooSmall=92, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=37, ignoredLeafDriver=0, worse=15, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 107 succeeded with high effort: 107 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires B...
        Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - branch...
        Move for wirelength. considered=68, filtered=68, permitted=67, cannotCompute=0, computed=67, moveTooSmall=0, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=71, accepted=6
        Max accepted move=8.640um, total accepted move=12.640um, average move=2.107um
        Move for wirelength. considered=68, filtered=68, permitted=67, cannotCompute=56, computed=11, moveTooSmall=0, resolved=0, predictFail=152, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=1
        Max accepted move=0.800um, total accepted move=0.800um, average move=0.800um
        Move for wirelength. considered=68, filtered=68, permitted=67, cannotCompute=61, computed=6, moveTooSmall=0, resolved=0, predictFail=171, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 105 succeeded with high effort: 105 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=56.772um^2, i=0.000um^2, icg=499.662um^2, dcg=0.000um^2, l=0.000um^2, total=556.434um^2
        cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
        sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.637pF, total=0.695pF
        wire lengths     : top=0.000um, trunk=818.370um, leaf=8424.132um, total=9242.502um
        hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5412.945um, total=5996.745um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.025ns count=6 avg=0.017ns sd=0.005ns min=0.010ns max=0.022ns {1 <= 0.015ns, 3 <= 0.020ns, 2 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
        Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {13 <= 0.015ns, 1 <= 0.020ns, 9 <= 0.022ns, 20 <= 0.024ns, 19 <= 0.025ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
         ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 29 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.118, avg=0.105, sd=0.010], skew [0.037 vs 0.175], 100% {0.081, 0.118} (wid=0.008 ws=0.007) (gid=0.110 gs=0.033)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.118, avg=0.105, sd=0.010], skew [0.037 vs 0.175], 100% {0.081, 0.118} (wid=0.008 ws=0.007) (gid=0.110 gs=0.033)
      Legalizer API calls during this step: 1041 succeeded with high effort: 1041 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.8 real=0:00:01.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 69 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 67 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=499.662um^2, dcg=0.000um^2, l=0.000um^2, total=556.434um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.637pF, total=0.695pF
      wire lengths     : top=0.000um, trunk=818.370um, leaf=8424.132um, total=9242.502um
      hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5412.945um, total=5996.745um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.025ns count=6 avg=0.017ns sd=0.005ns min=0.010ns max=0.022ns {1 <= 0.015ns, 3 <= 0.020ns, 2 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {13 <= 0.015ns, 1 <= 0.020ns, 9 <= 0.022ns, 20 <= 0.024ns, 19 <= 0.025ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 29 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.118, avg=0.105, sd=0.010], skew [0.037 vs 0.175], 100% {0.081, 0.118} (wid=0.008 ws=0.007) (gid=0.110 gs=0.033)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.118, avg=0.105, sd=0.010], skew [0.037 vs 0.175], 100% {0.081, 0.118} (wid=0.008 ws=0.007) (gid=0.110 gs=0.033)
    Legalizer API calls during this step: 1041 succeeded with high effort: 1041 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.3 real=0:00:02.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=1.337pF fall=1.268pF), of which (rise=0.695pF fall=0.695pF) is wire, and (rise=0.641pF fall=0.572pF) is gate.
  Stage::Polishing done. (took cpu=0:00:09.4 real=0:00:09.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 67 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:06:34 mem=1880.5M) ***
Total net bbox length = 1.459e+05 (8.452e+04 6.134e+04) (ext = 9.140e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1880.5MB
Summary Report:
Instances move: 0 (out of 9400 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.459e+05 (8.452e+04 6.134e+04) (ext = 9.140e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1880.5MB
*** Finished place_detail (0:06:34 mem=1880.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2028).
  Restoring place_status_cts on 67 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:13.1 real=0:00:13.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        68 (unrouted=68, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10493 (unrouted=301, trialRouted=10192, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 68 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 68 nets for routing of which 68 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 68 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5634 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5634
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10317 nets ( ignored 10249 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 68 clock nets ( 68 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2W2S  Nets: 6
[NR-eGR] Rule id: 1  Nets: 62
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.344800e+02um
[NR-eGR] Layer group 2: route 62 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.102330e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.011123e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.112184e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.213245e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 6 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.314306e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 11]
[NR-eGR] Layer group 7: route 5 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.517283e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         11952  35877 
[NR-eGR]  Metal2   (2V)         45350  24412 
[NR-eGR]  Metal3   (3H)         60163   5865 
[NR-eGR]  Metal4   (4V)         22102   2438 
[NR-eGR]  Metal5   (5H)         23901    418 
[NR-eGR]  Metal6   (6V)          3570    169 
[NR-eGR]  Metal7   (7H)          2265     93 
[NR-eGR]  Metal8   (8V)           444     34 
[NR-eGR]  Metal9   (9H)           367      9 
[NR-eGR]  Metal10  (10V)            2      7 
[NR-eGR]  Metal11  (11H)            6      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       170122  69322 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 145860um
[NR-eGR] Total length: 170122um, number of vias: 69322
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9455um, number of vias: 6020
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2095 
[NR-eGR]  Metal2   (2V)          1475  2355 
[NR-eGR]  Metal3   (3H)          3056  1353 
[NR-eGR]  Metal4   (4V)          4221    63 
[NR-eGR]  Metal5   (5H)            22    54 
[NR-eGR]  Metal6   (6V)            14    54 
[NR-eGR]  Metal7   (7H)           282    46 
[NR-eGR]  Metal8   (8V)           384     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         9455  6020 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6016um
[NR-eGR] Total length: 9455um, number of vias: 6020
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9455um, number of vias: 6020
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.43 sec, Curr Mem: 1880.63 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:        68 (unrouted=0, trialRouted=0, noStatus=0, routed=68, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10493 (unrouted=301, trialRouted=10192, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:00.7)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9400 and nets=10561 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1880.629M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=56.772um^2, i=0.000um^2, icg=499.662um^2, dcg=0.000um^2, l=0.000um^2, total=556.434um^2
          cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.667pF, total=0.723pF
          wire lengths     : top=0.000um, trunk=846.765um, leaf=8608.240um, total=9455.005um
          hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5412.945um, total=5996.745um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.025ns count=6 avg=0.017ns sd=0.005ns min=0.009ns max=0.022ns {1 <= 0.015ns, 3 <= 0.020ns, 2 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
          Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {12 <= 0.015ns, 2 <= 0.020ns, 6 <= 0.022ns, 20 <= 0.024ns, 22 <= 0.025ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
           ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 29 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.117, avg=0.103, sd=0.010], skew [0.036 vs 0.175], 100% {0.081, 0.117} (wid=0.007 ws=0.005) (gid=0.111 gs=0.034)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.117, avg=0.103, sd=0.010], skew [0.036 vs 0.175], 100% {0.081, 0.117} (wid=0.007 ws=0.005) (gid=0.111 gs=0.034)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=56.772um^2, i=0.000um^2, icg=499.662um^2, dcg=0.000um^2, l=0.000um^2, total=556.434um^2
            cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
            sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.667pF, total=0.723pF
            wire lengths     : top=0.000um, trunk=846.765um, leaf=8608.240um, total=9455.005um
            hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5412.945um, total=5996.745um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.025ns count=6 avg=0.017ns sd=0.005ns min=0.009ns max=0.022ns {1 <= 0.015ns, 3 <= 0.020ns, 2 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
            Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {12 <= 0.015ns, 2 <= 0.020ns, 6 <= 0.022ns, 20 <= 0.024ns, 22 <= 0.025ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
             ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 29 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.117], skew [0.036 vs 0.175]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.117], skew [0.036 vs 0.175]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 17, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 49, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 17, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 17, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=56.772um^2, i=0.000um^2, icg=499.662um^2, dcg=0.000um^2, l=0.000um^2, total=556.434um^2
            cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
            sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.667pF, total=0.723pF
            wire lengths     : top=0.000um, trunk=846.765um, leaf=8608.240um, total=9455.005um
            hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5412.945um, total=5996.745um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.025ns count=6 avg=0.017ns sd=0.005ns min=0.009ns max=0.022ns {1 <= 0.015ns, 3 <= 0.020ns, 2 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
            Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {12 <= 0.015ns, 2 <= 0.020ns, 6 <= 0.022ns, 20 <= 0.024ns, 22 <= 0.025ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
             ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 29 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.117], skew [0.036 vs 0.175]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.117], skew [0.036 vs 0.175]
          Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 68, tested: 68, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=56.772um^2, i=0.000um^2, icg=499.662um^2, dcg=0.000um^2, l=0.000um^2, total=556.434um^2
            cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
            sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.667pF, total=0.723pF
            wire lengths     : top=0.000um, trunk=846.765um, leaf=8608.240um, total=9455.005um
            hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5412.945um, total=5996.745um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.025ns count=6 avg=0.017ns sd=0.005ns min=0.009ns max=0.022ns {1 <= 0.015ns, 3 <= 0.020ns, 2 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
            Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {12 <= 0.015ns, 2 <= 0.020ns, 6 <= 0.022ns, 20 <= 0.024ns, 22 <= 0.025ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
             ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 29 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.117], skew [0.036 vs 0.175]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.117], skew [0.036 vs 0.175]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=56.772um^2, i=0.000um^2, icg=499.662um^2, dcg=0.000um^2, l=0.000um^2, total=556.434um^2
          cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.667pF, total=0.723pF
          wire lengths     : top=0.000um, trunk=846.765um, leaf=8608.240um, total=9455.005um
          hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5412.945um, total=5996.745um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.025ns count=6 avg=0.017ns sd=0.005ns min=0.009ns max=0.022ns {1 <= 0.015ns, 3 <= 0.020ns, 2 <= 0.022ns, 0 <= 0.024ns, 0 <= 0.025ns}
          Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {12 <= 0.015ns, 2 <= 0.020ns, 6 <= 0.022ns, 20 <= 0.024ns, 22 <= 0.025ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
           ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 29 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.117, avg=0.103, sd=0.010], skew [0.036 vs 0.175], 100% {0.081, 0.117} (wid=0.007 ws=0.005) (gid=0.111 gs=0.034)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.081, max=0.117, avg=0.103, sd=0.010], skew [0.036 vs 0.175], 100% {0.081, 0.117} (wid=0.007 ws=0.005) (gid=0.111 gs=0.034)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 67 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:06:37 mem=1880.8M) ***
Total net bbox length = 1.459e+05 (8.452e+04 6.134e+04) (ext = 9.140e+03)
Move report: Detail placement moves 803 insts, mean move: 0.94 um, max move: 7.42 um 
	Max move on inst (FE_OFC187_pcpi_rs1_4): (114.80, 47.50) --> (110.80, 44.08)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1883.8MB
Summary Report:
Instances move: 803 (out of 9400 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 7.42 um (Instance: FE_OFC187_pcpi_rs1_4) (114.8, 47.5) -> (110.8, 44.08)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.463e+05 (8.472e+04 6.158e+04) (ext = 9.142e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1883.8MB
*** Finished place_detail (0:06:38 mem=1883.8M) ***
  ClockRefiner summary
  All clock instances: Moved 210, flipped 26 and cell swapped 0 (out of a total of 2028).
  The largest move was 4.31 um for cpuregs_reg[25][5].
  Restoring place_status_cts on 67 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:03.1 real=0:00:03.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        68 (unrouted=0, trialRouted=0, noStatus=0, routed=68, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10493 (unrouted=301, trialRouted=10192, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 68 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 68 nets for routing of which 68 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 68 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5634 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5634
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10317 nets ( ignored 10249 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 68 clock nets ( 68 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2W2S  Nets: 6
[NR-eGR] Rule id: 1  Nets: 62
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.344800e+02um
[NR-eGR] Layer group 2: route 62 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.148500e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.008729e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.103121e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.197513e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 5 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.291905e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 11]
[NR-eGR] Layer group 7: route 5 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.481373e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         11952  35877 
[NR-eGR]  Metal2   (2V)         45328  24405 
[NR-eGR]  Metal3   (3H)         60205   5861 
[NR-eGR]  Metal4   (4V)         22102   2448 
[NR-eGR]  Metal5   (5H)         23928    418 
[NR-eGR]  Metal6   (6V)          3570    169 
[NR-eGR]  Metal7   (7H)          2265     93 
[NR-eGR]  Metal8   (8V)           444     34 
[NR-eGR]  Metal9   (9H)           367      9 
[NR-eGR]  Metal10  (10V)            2      7 
[NR-eGR]  Metal11  (11H)            6      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       170170  69321 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 146305um
[NR-eGR] Total length: 170170um, number of vias: 69321
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9503um, number of vias: 6019
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2095 
[NR-eGR]  Metal2   (2V)          1453  2348 
[NR-eGR]  Metal3   (3H)          3099  1349 
[NR-eGR]  Metal4   (4V)          4222    73 
[NR-eGR]  Metal5   (5H)            49    54 
[NR-eGR]  Metal6   (6V)            14    54 
[NR-eGR]  Metal7   (7H)           282    46 
[NR-eGR]  Metal8   (8V)           384     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         9503  6019 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6030um
[NR-eGR] Total length: 9503um, number of vias: 6019
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9503um, number of vias: 6019
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.44 sec, Real: 0.51 sec, Curr Mem: 1880.96 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 68 clock nets with NanoRoute.
  62 nets are default rule and 6 are 2W2S.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Mon Dec  2 16:25:23 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=68)
#num needed restored net=0
#need_extraction net=0 (total=10561)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 9503 um.
#Total half perimeter of net bounding box = 6078 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1453 um.
#Total wire length on LAYER Metal3 = 3099 um.
#Total wire length on LAYER Metal4 = 4222 um.
#Total wire length on LAYER Metal5 = 49 um.
#Total wire length on LAYER Metal6 = 14 um.
#Total wire length on LAYER Metal7 = 282 um.
#Total wire length on LAYER Metal8 = 384 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6019
#Up-Via Summary (total 6019):
#           
#-----------------------
# Metal1           2095
# Metal2           2348
# Metal3           1349
# Metal4             73
# Metal5             54
# Metal6             54
# Metal7             46
#-----------------------
#                  6019 
#
#Start routing data preparation on Mon Dec  2 16:25:23 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 10428 nets.
#Voltage range [1.320 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 132 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1842.74 (MB), peak = 1970.99 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1908.67 (MB), peak = 1970.99 (MB)
#
#Connectivity extraction summary:
#68 routed net(s) are imported.
#242 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 310.
#
#Data initialization: cpu:00:00:07, real:00:00:07, mem:1.9 GB, peak:1.9 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     6463 ( 2         pin),   2532 ( 3         pin),    536 ( 4         pin),
#      239 ( 5         pin),     66 ( 6         pin),     35 ( 7         pin),
#       30 ( 8         pin),     25 ( 9         pin),    150 (10-19      pin),
#       45 (20-29      pin),    177 (30-39      pin),      3 (40-49      pin),
#        6 (50-59      pin),      7 (60-69      pin),      2 (70-79      pin),
#        2 (80-89      pin),      1 (90-99      pin),      0 (>=2000     pin).
#Total: 10561 nets, 10319 non-trivial nets, 68 fully global routed, 68 clocks,
#       2 tie-nets, 6 nets have nondefault rule, 62 nets have extra space,
#       68 nets have layer range, 68 nets have weight, 68 nets have avoid detour,
#       68 nets have priority.
#
#  Rule           #net     #shield    Pref.Layer
#-----------------------------------------------
#  2W2S              6           0      [ 7,  8]
#
#Nets in 2 layer ranges:
#   (Metal3, Metal4) :       62 ( 0.6%)
#   (Metal7, Metal8) :        6 ( 0.1%)
#
#68 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.88 (MB)
#Total memory = 1929.92 (MB)
#Peak memory = 1970.99 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:1.9 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 3858
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1673 ( 43.4%)
#  Total number of shifted segments     =   94 (  2.4%)
#  Average movement of shifted segments =    3.47 tracks
#
#  Total number of overlaps             =    1
#  Total length of overlaps             =    1 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 9726 um.
#Total half perimeter of net bounding box = 6078 um.
#Total wire length on LAYER Metal1 = 2 um.
#Total wire length on LAYER Metal2 = 1668 um.
#Total wire length on LAYER Metal3 = 3143 um.
#Total wire length on LAYER Metal4 = 4179 um.
#Total wire length on LAYER Metal5 = 47 um.
#Total wire length on LAYER Metal6 = 29 um.
#Total wire length on LAYER Metal7 = 281 um.
#Total wire length on LAYER Metal8 = 376 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5861
#Up-Via Summary (total 5861):
#           
#-----------------------
# Metal1           2095
# Metal2           2490
# Metal3           1083
# Metal4             58
# Metal5             51
# Metal6             49
# Metal7             35
#-----------------------
#                  5861 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 91.48 (MB)
#Total memory = 1926.95 (MB)
#Peak memory = 1970.99 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1931.15 (MB), peak = 1980.60 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 9984 um.
#Total half perimeter of net bounding box = 6078 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1059 um.
#Total wire length on LAYER Metal3 = 3451 um.
#Total wire length on LAYER Metal4 = 4739 um.
#Total wire length on LAYER Metal5 = 48 um.
#Total wire length on LAYER Metal6 = 27 um.
#Total wire length on LAYER Metal7 = 285 um.
#Total wire length on LAYER Metal8 = 376 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5811
#Up-Via Summary (total 5811):
#           
#-----------------------
# Metal1           2095
# Metal2           2032
# Metal3           1501
# Metal4             55
# Metal5             47
# Metal6             46
# Metal7             35
#-----------------------
#                  5811 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 4.18 (MB)
#Total memory = 1931.12 (MB)
#Peak memory = 1980.60 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 4.18 (MB)
#Total memory = 1931.12 (MB)
#Peak memory = 1980.60 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:20
#Increased memory = 52.05 (MB)
#Total memory = 1886.75 (MB)
#Peak memory = 1980.60 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Mon Dec  2 16:25:42 2024
#
        NanoRoute done. (took cpu=0:00:19.3 real=0:00:19.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 68 net(s)
Set FIXED placed status on 67 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1927.16 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4506 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 378168
[NR-eGR] #PG Blockages       : 4506
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 68  Num Prerouted Wires = 9902
[NR-eGR] Read 10317 nets ( ignored 68 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 2  Nets: 10249
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10249 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.545173e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        25( 0.41%)         0( 0.00%)   ( 0.41%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        30( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         11930  35997 
[NR-eGR]  Metal2   (2V)         45537  24236 
[NR-eGR]  Metal3   (3H)         60350   6189 
[NR-eGR]  Metal4   (4V)         22812   2564 
[NR-eGR]  Metal5   (5H)         24650    413 
[NR-eGR]  Metal6   (6V)          4010    174 
[NR-eGR]  Metal7   (7H)          2368     78 
[NR-eGR]  Metal8   (8V)           433     32 
[NR-eGR]  Metal9   (9H)           397     11 
[NR-eGR]  Metal10  (10V)            2      7 
[NR-eGR]  Metal11  (11H)            5      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       172493  69701 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 146305um
[NR-eGR] Total length: 172493um, number of vias: 69701
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 0.84 sec, Curr Mem: 1932.79 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.8 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        68 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=68, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10493 (unrouted=244, trialRouted=10249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:21.1 real=0:00:21.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9400 and nets=10561 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1928.785M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=56.772um^2, i=0.000um^2, icg=499.662um^2, dcg=0.000um^2, l=0.000um^2, total=556.434um^2
    cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
    sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.674pF, total=0.738pF
    wire lengths     : top=0.000um, trunk=864.285um, leaf=9119.845um, total=9984.130um
    hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5426.260um, total=6010.060um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.023ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 2 <= 0.024ns, 0 <= 0.025ns}
    Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 3 <= 0.020ns, 7 <= 0.022ns, 22 <= 0.024ns, 18 <= 0.025ns} {1 <= 0.026ns, 0 <= 0.028ns, 0 <= 0.030ns, 0 <= 0.037ns, 0 > 0.037ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
     ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 5 TLATNTSCAX8: 29 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118, avg=0.105, sd=0.010], skew [0.035 vs 0.175], 100% {0.083, 0.118} (wid=0.006 ws=0.005) (gid=0.113 gs=0.034)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118, avg=0.105, sd=0.010], skew [0.035 vs 0.175], 100% {0.083, 0.118} (wid=0.006 ws=0.005) (gid=0.113 gs=0.034)
  CCOpt::Phase::Routing done. (took cpu=0:00:21.5 real=0:00:21.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 68, tested: 68, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              0                    0                    0            0                    0                    0
      leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.052um^2 (0.369%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=56.772um^2, i=0.000um^2, icg=501.714um^2, dcg=0.000um^2, l=0.000um^2, total=558.486um^2
        cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
        sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.674pF, total=0.738pF
        wire lengths     : top=0.000um, trunk=864.285um, leaf=9119.845um, total=9984.130um
        hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5426.260um, total=6010.060um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.023ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 2 <= 0.024ns, 0 <= 0.025ns}
        Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 3 <= 0.020ns, 8 <= 0.022ns, 22 <= 0.024ns, 18 <= 0.025ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
         ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 6 TLATNTSCAX8: 28 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118], skew [0.035 vs 0.175]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118], skew [0.035 vs 0.175]
      Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 68, tested: 68, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=56.772um^2, i=0.000um^2, icg=501.714um^2, dcg=0.000um^2, l=0.000um^2, total=558.486um^2
        cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
        sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.674pF, total=0.738pF
        wire lengths     : top=0.000um, trunk=864.285um, leaf=9119.845um, total=9984.130um
        hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5426.260um, total=6010.060um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.023ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 2 <= 0.024ns, 0 <= 0.025ns}
        Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 3 <= 0.020ns, 8 <= 0.022ns, 22 <= 0.024ns, 18 <= 0.025ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
         ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 6 TLATNTSCAX8: 28 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118], skew [0.035 vs 0.175]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118], skew [0.035 vs 0.175]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 68, nets tested: 68, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=56.772um^2, i=0.000um^2, icg=501.714um^2, dcg=0.000um^2, l=0.000um^2, total=558.486um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
      sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.674pF, total=0.738pF
      wire lengths     : top=0.000um, trunk=864.285um, leaf=9119.845um, total=9984.130um
      hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5426.260um, total=6010.060um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.023ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 2 <= 0.024ns, 0 <= 0.025ns}
      Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 3 <= 0.020ns, 8 <= 0.022ns, 22 <= 0.024ns, 18 <= 0.025ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
       ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 6 TLATNTSCAX8: 28 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118, avg=0.105, sd=0.010], skew [0.035 vs 0.175], 100% {0.083, 0.118} (wid=0.006 ws=0.005) (gid=0.113 gs=0.034)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118, avg=0.105, sd=0.010], skew [0.035 vs 0.175], 100% {0.083, 0.118} (wid=0.006 ws=0.005) (gid=0.113 gs=0.034)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=56.772um^2, i=0.000um^2, icg=501.714um^2, dcg=0.000um^2, l=0.000um^2, total=558.486um^2
        cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
        sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.674pF, total=0.738pF
        wire lengths     : top=0.000um, trunk=864.285um, leaf=9119.845um, total=9984.130um
        hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5426.260um, total=6010.060um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.023ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 2 <= 0.024ns, 0 <= 0.025ns}
        Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 3 <= 0.020ns, 8 <= 0.022ns, 22 <= 0.024ns, 18 <= 0.025ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
         ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 6 TLATNTSCAX8: 28 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118, avg=0.105, sd=0.010], skew [0.035 vs 0.175], 100% {0.083, 0.118} (wid=0.006 ws=0.005) (gid=0.113 gs=0.034)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118, avg=0.105, sd=0.010], skew [0.035 vs 0.175], 100% {0.083, 0.118} (wid=0.006 ws=0.005) (gid=0.113 gs=0.034)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 67 clock instances.
    Performing Single Pass Refine Place.
*** Starting place_detail (0:07:00 mem=1928.9M) ***
Total net bbox length = 1.463e+05 (8.472e+04 6.158e+04) (ext = 9.142e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1928.9MB
Summary Report:
Instances move: 0 (out of 9400 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.463e+05 (8.472e+04 6.158e+04) (ext = 9.142e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1928.9MB
*** Finished place_detail (0:07:01 mem=1928.9M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2028).
    Restoring place_status_cts on 67 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
  PostConditioning done.
Net route status summary:
  Clock:        68 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=68, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10493 (unrouted=244, trialRouted=10249, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=242, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=56.772um^2, i=0.000um^2, icg=501.714um^2, dcg=0.000um^2, l=0.000um^2, total=558.486um^2
    cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
    sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.674pF, total=0.738pF
    wire lengths     : top=0.000um, trunk=864.285um, leaf=9119.845um, total=9984.130um
    hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5426.260um, total=6010.060um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.023ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 2 <= 0.024ns, 0 <= 0.025ns}
    Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 3 <= 0.020ns, 8 <= 0.022ns, 22 <= 0.024ns, 18 <= 0.025ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
     ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 6 TLATNTSCAX8: 28 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118, avg=0.105, sd=0.010], skew [0.035 vs 0.175], 100% {0.083, 0.118} (wid=0.006 ws=0.005) (gid=0.113 gs=0.034)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118, avg=0.105, sd=0.010], skew [0.035 vs 0.175], 100% {0.083, 0.118} (wid=0.006 ws=0.005) (gid=0.113 gs=0.034)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.4 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                     9       56.772       0.018
  Inverters                   0        0.000       0.000
  Integrated Clock Gates     58      501.714       0.018
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                        67      558.486       0.036
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1961
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1961
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      864.285
  Leaf      9119.845
  Total     9984.130
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        583.800
  Leaf        5426.260
  Total       6010.060
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.036    0.064    0.100
  Leaf     0.606    0.674    1.280
  Total    0.641    0.738    1.379
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.606     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.025       6       0.018       0.005      0.010    0.023    {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 2 <= 0.024ns, 0 <= 0.025ns}            -
  Leaf        0.025      62       0.021       0.005      0.010    0.025    {11 <= 0.015ns, 3 <= 0.020ns, 8 <= 0.022ns, 22 <= 0.024ns, 18 <= 0.025ns}         -
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------------
  Name            Type      Inst     Inst Area 
                            Count    (um^2)
  ---------------------------------------------
  CLKBUFX20       buffer      4        32.832
  CLKBUFX16       buffer      1         6.840
  CLKBUFX12       buffer      2        10.260
  CLKBUFX8        buffer      1         3.762
  CLKBUFX6        buffer      1         3.078
  TLATNTSCAX16    icg         4        51.984
  TLATNTSCAX12    icg         6        65.664
  TLATNTSCAX8     icg        28       248.976
  TLATNTSCAX6     icg         2        17.100
  TLATNTSCAX4     icg         1         7.182
  TLATNTSCAX3     icg         1         6.840
  TLATNTSCAX2     icg        16       103.968
  ---------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.083     0.118     0.035       0.175         0.005           0.003           0.105        0.010     100% {0.083, 0.118}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.083     0.118     0.035       0.175         0.005           0.003           0.105        0.010     100% {0.083, 0.118}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1980.41)
Total number of fetched objects 10380
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2039.62 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2039.62 CPU=0:00:00.8 REAL=0:00:01.0)
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.109192
	 Executing: set_clock_latency -source -early -max -rise -0.109192 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.109192
	 Executing: set_clock_latency -source -late -max -rise -0.109192 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.101855
	 Executing: set_clock_latency -source -early -max -fall -0.101855 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.101855
	 Executing: set_clock_latency -source -late -max -fall -0.101855 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.8 real=0:00:01.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=9, i=0, icg=58, dcg=0, l=0, total=67
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=56.772um^2, i=0.000um^2, icg=501.714um^2, dcg=0.000um^2, l=0.000um^2, total=558.486um^2
  cell capacitance : b=0.018pF, i=0.000pF, icg=0.018pF, dcg=0.000pF, l=0.000pF, total=0.036pF
  sink capacitance : total=0.606pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.674pF, total=0.738pF
  wire lengths     : top=0.000um, trunk=864.285um, leaf=9119.845um, total=9984.130um
  hp wire lengths  : top=0.000um, trunk=583.800um, leaf=5426.260um, total=6010.060um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.025ns count=6 avg=0.018ns sd=0.005ns min=0.010ns max=0.023ns {1 <= 0.015ns, 3 <= 0.020ns, 0 <= 0.022ns, 2 <= 0.024ns, 0 <= 0.025ns}
  Leaf  : target=0.025ns count=62 avg=0.021ns sd=0.005ns min=0.010ns max=0.025ns {11 <= 0.015ns, 3 <= 0.020ns, 8 <= 0.022ns, 22 <= 0.024ns, 18 <= 0.025ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX20: 4 CLKBUFX16: 1 CLKBUFX12: 2 CLKBUFX8: 1 CLKBUFX6: 1 
   ICGs: TLATNTSCAX16: 4 TLATNTSCAX12: 6 TLATNTSCAX8: 28 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 1 TLATNTSCAX2: 16 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118, avg=0.105, sd=0.010], skew [0.035 vs 0.175], 100% {0.083, 0.118} (wid=0.006 ws=0.005) (gid=0.113 gs=0.034)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.083, max=0.118, avg=0.105, sd=0.010], skew [0.035 vs 0.175], 100% {0.083, 0.118} (wid=0.006 ws=0.005) (gid=0.113 gs=0.034)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.9 real=0:00:01.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:01:03 real=0:01:04)
Runtime Summary
===============
Clock Runtime:  (46%) Core CTS          25.01 (Init 2.90, Construction 4.90, Implementation 13.04, eGRPC 1.67, PostConditioning 0.99, Other 1.51)
Clock Runtime:  (44%) CTS services      23.81 (RefinePlace 1.98, EarlyGlobalClock 1.69, NanoRoute 19.55, ExtractRC 0.59, TimingAnalysis 0.00)
Clock Runtime:   (9%) Other CTS          4.88 (Init 1.10, CongRepair/EGR-DP 2.02, TimingUpdate 1.76, Other 0.00)
Clock Runtime: (100%) Total             53.69

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:53.4/0:00:54.4 (1.0), totSession cpu/real = 0:07:03.1/0:16:26.2 (0.4), mem = 2020.6M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1897.0M, totSessionCpu=0:07:03 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:03.3/0:16:26.3 (0.4), mem = 1934.6M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**opt_design ... cpu = 0:00:01, real = 0:00:02, mem = 1904.3M, totSessionCpu=0:07:05 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1936.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1934.59)
Total number of fetched objects 10380
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1993.8 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1993.8 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:07:09 mem=1993.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.179  |  0.595  | -0.001  |
|           TNS (ns):| -0.001  |  0.000  |  0.000  | -0.001  |
|    Violating Paths:|    1    |    0    |    0    |    1    |
|          All Paths:|  2270   |  1960   |   58    |   722   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.103   |     32 (32)      |
|   max_tran     |    202 (202)     |   -0.063   |    202 (202)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.282%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 1918.2M, totSessionCpu=0:07:09 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:07:09.1/0:16:32.1 (0.4), mem = 1949.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 19.8
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:10.1/0:16:33.1 (0.4), mem = 1953.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |          6 | 2W2S     |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:07:11.0/0:16:34.0 (0.4), mem = 2155.1M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2155.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2155.1M) ***
*** Starting optimizing excluded clock nets MEM= 2155.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2155.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:11.1/0:16:34.1 (0.4), mem = 2155.1M
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:07:11.7/0:16:34.8 (0.4), mem = 2062.1M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:12.0/0:16:35.0 (0.4), mem = 2060.1M
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   202|   202|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 73.28%|          |         |
|   228|   228|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.12|    -2.78|      36|       0|       9| 73.59%| 0:00:04.0|  2148.1M|
|   228|   228|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.12|    -2.78|       0|       0|       0| 73.59%| 0:00:03.0|  2148.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |          6 | 2W2S     |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:07.3 real=0:00:08.0 mem=2148.1M) ***

*** Starting place_detail (0:07:21 mem=2145.1M) ***
Total net bbox length = 1.463e+05 (8.472e+04 6.159e+04) (ext = 8.788e+03)
Move report: Detail placement moves 232 insts, mean move: 2.07 um, max move: 10.80 um 
	Max move on inst (FE_OCPC338_resetn): (22.60, 119.32) --> (33.40, 119.32)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2148.1MB
Summary Report:
Instances move: 232 (out of 9369 movable)
Instances flipped: 0
Mean displacement: 2.07 um
Max displacement: 10.80 um (Instance: FE_OCPC338_resetn) (22.6, 119.32) -> (33.4, 119.32)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.467e+05 (8.480e+04 6.185e+04) (ext = 9.051e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2148.1MB
*** Finished place_detail (0:07:21 mem=2148.1M) ***
*** maximum move = 10.80 um ***
*** Finished re-routing un-routed nets (2145.1M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2145.1M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:09.8/0:00:09.9 (1.0), totSession cpu/real = 0:07:21.7/0:16:44.9 (0.4), mem = 2065.0M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:18, real = 0:00:19, mem = 2025.7M, totSessionCpu=0:07:22 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:21.8/0:16:45.0 (0.4), mem = 2065.0M
*info: 68 clock nets excluded
*info: 74 no-driver nets excluded.
*info: 68 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.117  TNS Slack -2.776 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  -0.117|  -2.776|   73.59%|   0:00:00.0| 2122.3M|default_emulate_view|  default| mem_la_addr[26]                                   |
|  -0.117|  -2.776|   73.59%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[26]                                   |
|  -0.117|  -2.776|   73.59%|   0:00:01.0| 2144.4M|default_emulate_view|  default| mem_la_addr[26]                                   |
|  -0.117|  -2.776|   73.59%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[26]                                   |
|  -0.056|  -1.221|   73.43%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.056|  -1.221|   73.43%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.056|  -1.221|   73.43%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.056|  -1.221|   73.43%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.051|  -0.424|   73.57%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[28]                                   |
|  -0.051|  -0.424|   73.57%|   0:00:01.0| 2144.4M|default_emulate_view|  default| mem_la_addr[28]                                   |
|  -0.051|  -0.424|   73.57%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[28]                                   |
|  -0.051|  -0.424|   73.57%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[28]                                   |
|  -0.029|  -0.239|   73.61%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.029|  -0.239|   73.61%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.029|  -0.239|   73.61%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.029|  -0.239|   73.61%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.013|  -0.148|   73.63%|   0:00:00.0| 2144.4M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.013|  -0.148|   73.63%|   0:00:01.0| 2144.4M|default_emulate_view|  default| mem_la_addr[17]                                   |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2144.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2144.4M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |          6 | 2W2S     |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.013  TNS Slack -0.148 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.5/0:00:04.6 (1.0), totSession cpu/real = 0:07:26.3/0:16:49.5 (0.4), mem = 2063.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.013
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:26.6/0:16:49.9 (0.4), mem = 2059.3M
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   202|   202|    -0.12|   234|   234|    -0.20|     0|     0|     0|     0|    -0.01|    -0.15|       0|       0|       0| 73.63%|          |         |
|   223|   223|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.13|    -2.61|      21|       0|       2| 73.85%| 0:00:03.0|  2144.7M|
|   225|   225|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.13|    -2.78|       2|       0|       0| 73.87%| 0:00:03.0|  2144.7M|
|   225|   225|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.13|    -2.78|       0|       0|       0| 73.87%| 0:00:03.0|  2144.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |          6 | 2W2S     |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:09.1 real=0:00:09.0 mem=2144.7M) ***

*** Starting place_detail (0:07:38 mem=2144.7M) ***
Total net bbox length = 1.467e+05 (8.485e+04 6.186e+04) (ext = 9.032e+03)
Move report: Detail placement moves 328 insts, mean move: 2.39 um, max move: 7.33 um 
	Max move on inst (FE_OFC282_mem_la_wdata_9): (17.20, 110.77) --> (19.40, 115.90)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2147.8MB
Summary Report:
Instances move: 328 (out of 9392 movable)
Instances flipped: 0
Mean displacement: 2.39 um
Max displacement: 7.33 um (Instance: FE_OFC282_mem_la_wdata_9) (17.2, 110.77) -> (19.4, 115.9)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
Total net bbox length = 1.473e+05 (8.499e+04 6.230e+04) (ext = 9.427e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2147.8MB
*** Finished place_detail (0:07:38 mem=2147.8M) ***
*** maximum move = 7.33 um ***
*** Finished re-routing un-routed nets (2144.8M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2144.8M) ***
*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:12.0/0:00:12.1 (1.0), totSession cpu/real = 0:07:38.7/0:17:02.0 (0.4), mem = 2065.7M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------------
     Summary (cpu=0.20min real=0.20min mem=2065.7M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.133  |  0.179  |  0.595  | -0.133  |
|           TNS (ns):| -2.805  |  0.000  |  0.000  | -2.805  |
|    Violating Paths:|   25    |    0    |    0    |   25    |
|          All Paths:|  2270   |  1960   |   58    |   722   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.103   |      9 (9)       |
|   max_tran     |    225 (225)     |   -0.063   |    225 (225)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.867%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:36, real = 0:00:37, mem = 2026.4M, totSessionCpu=0:07:39 **
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:39.4/0:17:02.7 (0.4), mem = 2065.9M
*info: 68 clock nets excluded
*info: 74 no-driver nets excluded.
*info: 68 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.133 TNS Slack -2.804 Density 73.87
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.133|-2.804|
|reg2cgate | 0.595| 0.000|
|reg2reg   | 0.178| 0.000|
|HEPG      | 0.178| 0.000|
|All Paths |-0.133|-2.804|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS 0.595ns TNS 0.000ns; reg2reg* WNS 0.179ns TNS 0.000ns; HEPG WNS 0.179ns TNS 0.000ns; all paths WNS -0.133ns TNS -2.805ns; Real time 0:01:42
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  -0.133|   -0.133|  -2.804|   -2.804|   73.87%|   0:00:00.0| 2123.1M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.118|   -0.118|  -1.848|   -1.848|   73.93%|   0:00:00.0| 2142.2M|default_emulate_view|  default| mem_la_addr[12]                                   |
|  -0.076|   -0.076|  -1.567|   -1.567|   73.95%|   0:00:00.0| 2142.2M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.071|   -0.071|  -1.072|   -1.072|   73.84%|   0:00:00.0| 2142.2M|default_emulate_view|  default| mem_la_addr[6]                                    |
|  -0.061|   -0.061|  -0.516|   -0.516|   73.72%|   0:00:00.0| 2142.2M|default_emulate_view|  default| mem_la_addr[12]                                   |
|  -0.056|   -0.056|  -0.217|   -0.217|   73.65%|   0:00:00.0| 2142.2M|default_emulate_view|  default| mem_la_write                                      |
|  -0.014|   -0.014|  -0.164|   -0.164|   73.65%|   0:00:00.0| 2142.2M|default_emulate_view|  default| mem_la_addr[17]                                   |
|  -0.009|   -0.009|  -0.097|   -0.097|   73.61%|   0:00:01.0| 2146.7M|default_emulate_view|  default| mem_la_addr[28]                                   |
|  -0.005|   -0.005|  -0.014|   -0.014|   73.50%|   0:00:01.0| 2146.7M|default_emulate_view|  default| mem_la_addr[11]                                   |
|   0.001|    0.001|   0.000|    0.000|   73.45%|   0:00:00.0| 2146.7M|default_emulate_view|  default| mem_la_addr[25]                                   |
|   0.002|    0.002|   0.000|    0.000|   73.48%|   0:00:01.0| 2146.7M|default_emulate_view|  default| mem_la_addr[20]                                   |
|   0.004|    0.004|   0.000|    0.000|   73.51%|   0:00:01.0| 2154.7M|default_emulate_view|  default| mem_la_addr[22]                                   |
|   0.005|    0.005|   0.000|    0.000|   73.54%|   0:00:00.0| 2154.7M|default_emulate_view|  default| mem_la_addr[27]                                   |
|   0.005|    0.005|   0.000|    0.000|   73.56%|   0:00:01.0| 2154.7M|default_emulate_view|  default| mem_la_addr[20]                                   |
|   0.006|    0.006|   0.000|    0.000|   73.58%|   0:00:01.0| 2157.8M|default_emulate_view|  default| mem_la_addr[23]                                   |
|   0.007|    0.007|   0.000|    0.000|   73.61%|   0:00:01.0| 2160.3M|default_emulate_view|  default| mem_la_addr[29]                                   |
|   0.007|    0.007|   0.000|    0.000|   73.65%|   0:00:02.0| 2179.4M|default_emulate_view|  default| mem_la_read                                       |
|   0.007|    0.007|   0.000|    0.000|   73.65%|   0:00:00.0| 2179.4M|default_emulate_view|  default| mem_la_addr[29]                                   |
|   0.008|    0.008|   0.000|    0.000|   73.67%|   0:00:02.0| 2179.4M|default_emulate_view|  default| mem_la_addr[31]                                   |
|   0.006|    0.006|   0.000|    0.000|   73.75%|   0:00:02.0| 2179.4M|default_emulate_view|  default| mem_la_addr[31]                                   |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.2 real=0:00:13.0 mem=2179.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.2 real=0:00:13.0 mem=2179.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2cgate |0.585|0.000|
|reg2reg   |0.178|0.000|
|HEPG      |0.178|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS 0.584ns TNS 0.000ns; reg2reg* WNS 0.179ns TNS 0.000ns; HEPG WNS 0.179ns TNS 0.000ns; all paths WNS 0.007ns TNS 0.000ns; Real time 0:01:56
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 73.75
*** Starting place_detail (0:07:55 mem=2156.4M) ***
Total net bbox length = 1.471e+05 (8.492e+04 6.217e+04) (ext = 9.449e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 11.522%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2156.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 482 insts, mean move: 0.80 um, max move: 3.51 um 
	Max move on inst (g102654): (60.00, 90.25) --> (61.80, 88.54)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2156.4MB
Summary Report:
Instances move: 482 (out of 9360 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 3.51 um (Instance: g102654) (60, 90.25) -> (61.8, 88.54)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: AOI221X1
Total net bbox length = 1.473e+05 (8.506e+04 6.224e+04) (ext = 9.442e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2156.4MB
*** Finished place_detail (0:07:55 mem=2156.4M) ***
*** maximum move = 3.51 um ***
*** Finished re-routing un-routed nets (2156.4M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2156.4M) ***
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 73.75
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2cgate |0.585|0.000|
|reg2reg   |0.178|0.000|
|HEPG      |0.178|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS 0.584ns TNS 0.000ns; reg2reg* WNS 0.179ns TNS 0.000ns; HEPG WNS 0.179ns TNS 0.000ns; all paths WNS 0.007ns TNS 0.000ns; Real time 0:01:57
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|   0.006|    0.006|   0.000|    0.000|   73.75%|   0:00:00.0| 2156.4M|default_emulate_view|  default| mem_la_addr[31]                                   |
|   0.011|    0.011|   0.000|    0.000|   73.79%|   0:00:03.0| 2156.4M|default_emulate_view|  default| mem_la_addr[20]                                   |
|   0.011|    0.011|   0.000|    0.000|   73.79%|   0:00:00.0| 2156.4M|default_emulate_view|  default| mem_la_addr[20]                                   |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:03.0 mem=2156.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:03.0 mem=2156.4M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.011|0.000|
|reg2cgate |0.547|0.000|
|reg2reg   |0.178|0.000|
|HEPG      |0.178|0.000|
|All Paths |0.011|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS 0.547ns TNS 0.000ns; reg2reg* WNS 0.179ns TNS 0.000ns; HEPG WNS 0.179ns TNS 0.000ns; all paths WNS 0.011ns TNS 0.000ns; Real time 0:02:00
** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 73.79
*** Starting place_detail (0:07:58 mem=2156.4M) ***
Total net bbox length = 1.474e+05 (8.510e+04 6.232e+04) (ext = 9.442e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 11.474%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2156.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 104 insts, mean move: 1.98 um, max move: 6.80 um 
	Max move on inst (FE_RC_34_0): (49.00, 103.93) --> (42.20, 103.93)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2159.4MB
Summary Report:
Instances move: 104 (out of 9365 movable)
Instances flipped: 52
Mean displacement: 1.98 um
Max displacement: 6.80 um (Instance: FE_RC_34_0) (49, 103.93) -> (42.2, 103.93)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: OR2X1
Total net bbox length = 1.476e+05 (8.517e+04 6.245e+04) (ext = 9.445e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2159.4MB
*** Finished place_detail (0:07:59 mem=2159.4M) ***
*** maximum move = 6.80 um ***
*** Finished re-routing un-routed nets (2156.4M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2156.4M) ***
** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 73.79
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.011|0.000|
|reg2cgate |0.547|0.000|
|reg2reg   |0.178|0.000|
|HEPG      |0.178|0.000|
|All Paths |0.011|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |          6 | 2W2S     |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:18.2 real=0:00:19.0 mem=2156.4M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:19.7/0:00:19.9 (1.0), totSession cpu/real = 0:07:59.1/0:17:22.6 (0.5), mem = 2074.3M
End: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:59.4/0:17:23.0 (0.5), mem = 2127.6M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.79
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   73.79%|        -|   0.000|   0.000|   0:00:00.0| 2133.6M|
|   73.69%|       20|   0.000|   0.000|   0:00:05.0| 2218.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.69
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |          6 | 2W2S     |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.9) (real = 0:00:07.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.9/0:00:07.1 (1.0), totSession cpu/real = 0:08:06.3/0:17:30.1 (0.5), mem = 2218.5M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=2079.43M, totSessionCpu=0:08:06).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:06.5/0:17:30.4 (0.5), mem = 2136.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20 
Number of usable buffer cells above: 14
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 73.69
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   73.69%|        -|   0.000|   0.000|   0:00:00.0| 2136.7M|
|   73.69%|        1|   0.000|   0.000|   0:00:01.0| 2155.7M|
|   73.69%|        0|   0.000|   0.000|   0:00:00.0| 2155.7M|
|   73.64%|        9|   0.000|   0.000|   0:00:01.0| 2155.7M|
|   73.58%|       24|   0.001|   0.000|   0:00:01.0| 2155.7M|
|   73.58%|        1|   0.001|   0.000|   0:00:00.0| 2155.7M|
|   73.58%|        0|   0.001|   0.000|   0:00:00.0| 2155.7M|
|   73.58%|        0|   0.001|   0.000|   0:00:00.0| 2155.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.001  TNS Slack 0.000 Density 73.58
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |          6 | 2W2S     |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 64 skipped = 0, called in commitmove = 25, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
*** Starting place_detail (0:08:10 mem=2155.7M) ***
Total net bbox length = 1.474e+05 (8.511e+04 6.229e+04) (ext = 9.444e+03)
Move report: Detail placement moves 22 insts, mean move: 1.18 um, max move: 3.71 um 
	Max move on inst (g246): (45.60, 85.12) --> (47.60, 83.41)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2158.8MB
Summary Report:
Instances move: 22 (out of 9348 movable)
Instances flipped: 0
Mean displacement: 1.18 um
Max displacement: 3.71 um (Instance: g246) (45.6, 85.12) -> (47.6, 83.41)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 1.474e+05 (8.511e+04 6.230e+04) (ext = 9.444e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2158.8MB
*** Finished place_detail (0:08:11 mem=2158.8M) ***
*** maximum move = 3.71 um ***
*** Finished re-routing un-routed nets (2155.8M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2155.8M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:04.3/0:00:04.4 (1.0), totSession cpu/real = 0:08:10.9/0:17:34.8 (0.5), mem = 2155.8M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2079.72M, totSessionCpu=0:08:11).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:08:11 mem=2079.7M) ***
*** Finished SKP initialization (cpu=0:00:00.9, real=0:00:01.0)***
Timing cost in AAE based: 7443.5663577742670896
Move report: Detail placement moves 1815 insts, mean move: 4.06 um, max move: 34.24 um 
	Max move on inst (FE_OFC330_pcpi_rs1_19): (15.00, 127.87) --> (42.40, 121.03)
	Runtime: CPU: 0:00:08.4 REAL: 0:00:09.0 MEM: 2100.4MB
Summary Report:
Instances move: 1815 (out of 9348 movable)
Instances flipped: 0
Mean displacement: 4.06 um
Max displacement: 34.24 um (Instance: FE_OFC330_pcpi_rs1_19) (15, 127.87) -> (42.4, 121.03)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
Runtime: CPU: 0:00:08.4 REAL: 0:00:09.0 MEM: 2100.4MB
*** Finished place_detail (0:08:19 mem=2100.4M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2065.84)
Total number of fetched objects 10395
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2125.05 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2125.05 CPU=0:00:02.6 REAL=0:00:03.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4506 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 379332
[NR-eGR] #PG Blockages       : 4506
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 68  Num Prerouted Wires = 9936
[NR-eGR] Read 10332 nets ( ignored 68 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10264
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10264 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.532878e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        15( 0.25%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]  Metal2 ( 2)         9( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        25( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         11942  36000 
[NR-eGR]  Metal2   (2V)         45550  24046 
[NR-eGR]  Metal3   (3H)         60249   6004 
[NR-eGR]  Metal4   (4V)         22494   2485 
[NR-eGR]  Metal5   (5H)         24537    404 
[NR-eGR]  Metal6   (6V)          3684    159 
[NR-eGR]  Metal7   (7H)          2016     90 
[NR-eGR]  Metal8   (8V)           431     32 
[NR-eGR]  Metal9   (9H)           384      9 
[NR-eGR]  Metal10  (10V)            1      7 
[NR-eGR]  Metal11  (11H)            6      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       171293  69236 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 145105um
[NR-eGR] Total length: 171293um, number of vias: 69236
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.10 sec, Real: 1.19 sec, Curr Mem: 2068.16 MB )
Extraction called for design 'picorv32' of instances=9415 and nets=10576 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2061.160M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:25.4/0:17:49.5 (0.5), mem = 2080.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |          6 | 2W2S     |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:08:25.5/0:17:49.6 (0.5), mem = 2080.2M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2078.24)
Total number of fetched objects 10395
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2127.91 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2127.91 CPU=0:00:02.6 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:29.4/0:17:53.5 (0.5), mem = 2127.9M
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   203|   212|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 73.58%|          |         |
|   233|   233|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.11|    -3.11|      42|       0|      12| 73.93%| 0:00:04.0|  2166.1M|
|   233|   233|    -0.12|   234|   234|    -0.16|     0|     0|     0|     0|    -0.11|    -3.11|       0|       0|       0| 73.93%| 0:00:03.0|  2163.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |          6 | 2W2S     |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=2163.6M) ***

*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:08.0/0:00:08.1 (1.0), totSession cpu/real = 0:08:37.4/0:18:01.6 (0.5), mem = 2079.5M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.006 (bump = 0.006)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> -3.111
Begin: GigaOpt TNS non-legal recovery
GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
Info: 68 nets with fixed/cover wires excluded.
Info: 68 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:08:37.8/0:18:02.0 (0.5), mem = 2079.5M
*info: 68 clock nets excluded
*info: 74 no-driver nets excluded.
*info: 68 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.114 TNS Slack -3.111 Density 73.93
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.114|-3.111|
|reg2cgate | 0.606| 0.000|
|reg2reg   | 0.178| 0.000|
|HEPG      | 0.178| 0.000|
|All Paths |-0.114|-3.111|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS 0.606ns TNS 0.000ns; reg2reg* WNS 0.178ns TNS 0.000ns; HEPG WNS 0.178ns TNS 0.000ns; all paths WNS -0.114ns TNS -3.112ns; Real time 0:02:41
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  -0.114|   -0.114|  -3.111|   -3.111|   73.93%|   0:00:00.0| 2136.7M|default_emulate_view|  default| mem_la_read                                       |
|  -0.099|   -0.099|  -0.782|   -0.782|   73.72%|   0:00:01.0| 2158.9M|default_emulate_view|  default| mem_la_addr[9]                                    |
|  -0.036|   -0.036|  -0.036|   -0.036|   73.64%|   0:00:00.0| 2158.9M|default_emulate_view|  default| mem_la_write                                      |
|   0.000|    0.002|   0.000|    0.000|   73.63%|   0:00:00.0| 2158.9M|                  NA|       NA| NA                                                |
|   0.000|    0.003|   0.000|    0.000|   73.63%|   0:00:00.0| 2158.9M|default_emulate_view|       NA| NA                                                |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2158.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2158.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.003|0.000|
|reg2cgate |0.606|0.000|
|reg2reg   |0.178|0.000|
|HEPG      |0.178|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS 0.606ns TNS 0.000ns; reg2reg* WNS 0.178ns TNS 0.000ns; HEPG WNS 0.178ns TNS 0.000ns; all paths WNS 0.003ns TNS 0.000ns; Real time 0:02:42
*** Starting place_detail (0:08:39 mem=2158.9M) ***
Total net bbox length = 1.451e+05 (8.399e+04 6.112e+04) (ext = 9.157e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 11.483%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2158.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 60 insts, mean move: 2.45 um, max move: 13.00 um 
	Max move on inst (FE_OFC136_pcpi_rs1_31): (18.40, 115.90) --> (31.40, 115.90)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2161.9MB
Summary Report:
Instances move: 60 (out of 9359 movable)
Instances flipped: 0
Mean displacement: 2.45 um
Max displacement: 13.00 um (Instance: FE_OFC136_pcpi_rs1_31) (18.4, 115.9) -> (31.4, 115.9)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.452e+05 (8.400e+04 6.122e+04) (ext = 9.248e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2161.9MB
*** Finished place_detail (0:08:40 mem=2161.9M) ***
*** maximum move = 13.00 um ***
*** Finished re-routing un-routed nets (2158.9M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2158.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 73.63
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.003|0.000|
|reg2cgate |0.606|0.000|
|reg2reg   |0.178|0.000|
|HEPG      |0.178|0.000|
|All Paths |0.003|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |         62 | default  |
+---------------+------------+----------+
| Metal7 (z=7)  |          6 | 2W2S     |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2158.9M) ***

*** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:08:40.4/0:18:04.6 (0.5), mem = 2076.8M
End: GigaOpt TNS non-legal recovery
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 10348 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9426 and nets=10587 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2061.473M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2063.49)
Total number of fetched objects 10406
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2122.7 CPU=0:00:02.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2122.7 CPU=0:00:02.7 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:08:45 mem=2122.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4506 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 379530
[NR-eGR] #PG Blockages       : 4506
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 68  Num Prerouted Wires = 9936
[NR-eGR] Read 10343 nets ( ignored 68 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10275
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10275 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534417e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        16( 0.27%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  Metal2 ( 2)         9( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        26( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.61 sec, Real: 0.68 sec, Curr Mem: 2122.70 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:42, real = 0:01:44, mem = 2031.4M, totSessionCpu=0:08:45 **
2024/12/02 16:27:32 System is not a supported distribution
2024/12/02 16:27:32 An error occurred. We don't recognize OS 
2024/12/02 16:27:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:27:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:27:33 System is not a supported distribution
2024/12/02 16:27:33 An error occurred. We don't recognize OS 
2024/12/02 16:27:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:27:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:27:33 System is not a supported distribution
2024/12/02 16:27:33 An error occurred. We don't recognize OS 
2024/12/02 16:27:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:27:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:27:33 System is not a supported distribution
2024/12/02 16:27:33 An error occurred. We don't recognize OS 
2024/12/02 16:27:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:27:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:27:34 System is not a supported distribution
2024/12/02 16:27:34 An error occurred. We don't recognize OS 
2024/12/02 16:27:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:27:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:27:34 System is not a supported distribution
2024/12/02 16:27:34 An error occurred. We don't recognize OS 
2024/12/02 16:27:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:27:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:27:35 System is not a supported distribution
2024/12/02 16:27:35 An error occurred. We don't recognize OS 
2024/12/02 16:27:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:27:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:27:35 System is not a supported distribution
2024/12/02 16:27:35 An error occurred. We don't recognize OS 
2024/12/02 16:27:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:27:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.178  |  0.606  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2270   |  1960   |   58    |   722   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.103   |     32 (32)      |
|   max_tran     |    202 (202)     |   -0.062   |    202 (202)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.627%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:01:43, real = 0:01:49, mem = 2031.7M, totSessionCpu=0:08:47 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.002 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         1961
Multi-Bit FF Count           :            0
Total Bit Count              :         1961
Total FF Count               :         1961
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      576.543
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

        Usable 2-bit cell    :            8
Dont-use/touch 2-bit cell    :            0
        Usable 4-bit cell    :            8
Dont-use/touch 4-bit cell    :            0
------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             1961                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         105.38            111          0.000 ns          0.002 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         1961
Multi-Bit FF Count           :            0
Total Bit Count              :         1961
Total FF Count               :         1961
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :      576.543
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

        Usable 2-bit cell    :            8
Dont-use/touch 2-bit cell    :            0
        Usable 4-bit cell    :            8
Dont-use/touch 4-bit cell    :            0
------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             1961                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         161.07            167          0.000 ns          0.002 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 28 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:02:51.0/0:02:56.9 (1.0), totSession cpu/real = 0:08:51.2/0:18:19.0 (0.5), mem = 2098.0M
#% End ccopt_design (date=12/02 16:27:40, total cpu=0:02:51, real=0:02:57, peak res=2116.3M, current mem=1928.9M)
@innovus 17> #WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
#WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1932.70 (MB), peak = 2116.28 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
delaycal_enable_high_fanout                                  true
delaycal_ignore_net_load                                     false
delaycal_socv_accuracy_mode                                  low
setAnalysisMode -cts                                         postCTS
setDelayCalMode -engine                                      aae
extract_rc_engine                                            pre_route
route_design_bottom_routing_layer                            1
route_design_detail_end_iteration                            1
route_design_detail_post_route_spread_wire                   1
route_design_detail_post_route_wire_widen_rule               LEFSpecialRouteSpec
route_design_detail_use_multi_cut_via_effort                 medium
route_design_extract_third_party_compatible                  false
route_design_global_exp_timing_driven_std_delay              9.9
route_design_tdr_effort                                      6
route_design_top_routing_layer                               11
route_design_with_si_driven                                  true
route_design_with_timing_driven                              true
setNanoRouteMode -timingEngine                               {}
getAnalysisMode -cts                                         postCTS
getDelayCalMode -engine                                      aae
getPlaceMode -powerDriven                                    false
getPlaceMode -timingDriven                                   true
get_power_analysis_mode -report_power_quiet                  false
getNanoRouteMode -timingEngine                               {}
getAnalysisMode -cts                                         postCTS
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1991.5M, init mem=1991.5M)
*info: Placed = 9426           (Fixed = 67)
*info: Unplaced = 0           
Placement Density:73.63%(27885/37873)
Placement Density (including fixed std cells):73.63%(27885/37873)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1991.5M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (68) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1991.5M) ***

route_global_detail

#Start route_global_detail on Mon Dec  2 16:28:58 2024
#
#Generating timing data, please wait...
#10348 total nets, 10343 already routed, 10343 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1897.04 (MB), peak = 2116.28 (MB)
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID cn90.it.auth.gr)
#  Generated on:      Mon Dec  2 16:29:03 2024
#  Design:            picorv32
###############################################################
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.750 (ns)
#Stage 1: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1940.29 (MB), peak = 2116.28 (MB)
#Library Standard Delay: 9.90ps
#Slack threshold: 19.80ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1940.29 (MB), peak = 2116.28 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1940.29 (MB), peak = 2116.28 (MB)
#Default setup view is reset to default_emulate_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1940.29 (MB), peak = 2116.28 (MB)
#Current view: default_emulate_view 
#Current enabled view: default_emulate_view 
#Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1939.52 (MB), peak = 2116.28 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10587)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Start routing data preparation on Mon Dec  2 16:29:05 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 10454 nets.
#Voltage range [1.320 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 132 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1944.69 (MB), peak = 2116.28 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 2008.57 (MB), peak = 2116.28 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2011.07 (MB), peak = 2116.28 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 242 (skipped).
#Total number of routable nets = 10345.
#Total number of nets in the design = 10587.
#10291 routable nets do not have any wires.
#54 routable nets have routed wires.
#10291 nets will be global routed.
#14 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#54 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Connectivity extraction summary:
#68 routed net(s) are imported.
#10277 (97.07%) nets are without wires.
#242 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 10587.
#
#
#Finished routing data preparation on Mon Dec  2 16:29:15 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2011.07 (MB)
#Peak memory = 2116.28 (MB)
#
#
#Start global routing on Mon Dec  2 16:29:15 2024
#
#
#Start global routing initialization on Mon Dec  2 16:29:15 2024
#
#Number of eco nets is 14
#
#Start global routing data preparation on Mon Dec  2 16:29:15 2024
#
#Start routing resource analysis on Mon Dec  2 16:29:15 2024
#
#Routing resource analysis is done on Mon Dec  2 16:29:15 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         351         824        6162    62.01%
#  Metal2         V        1055          75        6162     1.85%
#  Metal3         H        1134          41        6162     0.00%
#  Metal4         V        1058          72        6162     1.85%
#  Metal5         H        1160          15        6162     0.00%
#  Metal6         V        1077          53        6162     1.85%
#  Metal7         H        1157          18        6162     0.00%
#  Metal8         V        1074          56        6162     1.85%
#  Metal9         H        1151          24        6162     0.00%
#  Metal10        V         415          36        6162     4.87%
#  Metal11        H         373          97        6162    11.15%
#  --------------------------------------------------------------
#  Total                  10009      11.75%       67782     7.77%
#
#  62 nets (0.59%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Dec  2 16:29:15 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2013.45 (MB), peak = 2116.28 (MB)
#
#
#Global routing initialization is done on Mon Dec  2 16:29:15 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2013.57 (MB), peak = 2116.28 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2016.95 (MB), peak = 2116.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2016.95 (MB), peak = 2116.28 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 3...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2042.54 (MB), peak = 2116.28 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2043.78 (MB), peak = 2116.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 242 (skipped).
#Total number of routable nets = 10345.
#Total number of nets in the design = 10587.
#
#10345 routable nets have routed wires.
#14 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#54 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 14           10277  
#         2W2S                  0               0  
#------------------------------------------------
#        Total                 14           10277  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                 62            0              0           10277  
#         2W2S                  0            6              6               0  
#----------------------------------------------------------------------------
#        Total                 62            6              6           10277  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       24(0.39%)      6(0.10%)      1(0.02%)   (0.50%)
#  Metal3       18(0.29%)      3(0.05%)      1(0.02%)   (0.36%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     42(0.07%)      9(0.01%)      2(0.00%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.03% H + 0.05% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              1.00 |   102.59    34.20   109.44    41.04 |
[hotspot] |   Metal2(V)    |              1.00 |              1.00 |    41.04    41.04    47.88    47.88 |
[hotspot] |   Metal3(H)    |              2.00 |              2.00 |    47.88    27.36    54.72    41.04 |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal3)     2.00 | (Metal3)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 165418 um.
#Total half perimeter of net bounding box = 154976 um.
#Total wire length on LAYER Metal1 = 251 um.
#Total wire length on LAYER Metal2 = 33844 um.
#Total wire length on LAYER Metal3 = 59988 um.
#Total wire length on LAYER Metal4 = 35394 um.
#Total wire length on LAYER Metal5 = 31056 um.
#Total wire length on LAYER Metal6 = 1694 um.
#Total wire length on LAYER Metal7 = 1881 um.
#Total wire length on LAYER Metal8 = 402 um.
#Total wire length on LAYER Metal9 = 764 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 140 um.
#Total number of vias = 69110
#Up-Via Summary (total 69110):
#           
#-----------------------
# Metal1          34104
# Metal2          23857
# Metal3           7455
# Metal4           3169
# Metal5            279
# Metal6            132
# Metal7             68
# Metal8             32
# Metal9              7
# Metal10             7
#-----------------------
#                 69110 
#
#Total number of involved regular nets 1485
#Maximum src to sink distance  261.1
#Average of max src_to_sink distance  45.1
#Average of ave src_to_sink distance  29.5
#Total number of involved priority nets 14
#Maximum src to sink distance for priority net 113.9
#Average of max src_to_sink distance for priority net 57.3
#Average of ave src_to_sink distance for priority net 30.4
#Max overcon = 6 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.36%.
#
#Global routing statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 32.89 (MB)
#Total memory = 2043.96 (MB)
#Peak memory = 2116.28 (MB)
#
#Finished global routing on Mon Dec  2 16:29:24 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2042.70 (MB), peak = 2116.28 (MB)
#Start Track Assignment.
#Done with 15303 horizontal wires in 3 hboxes and 13270 vertical wires in 3 hboxes.
#Done with 3513 horizontal wires in 3 hboxes and 3207 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       236.38 	  0.00%  	  0.00% 	  0.00%
# Metal2     32096.55 	  0.09%  	  0.00% 	  0.02%
# Metal3     55793.12 	  0.22%  	  0.00% 	  0.01%
# Metal4     30331.96 	  0.05%  	  0.00% 	  0.00%
# Metal5     31048.36 	  0.01%  	  0.00% 	  0.00%
# Metal6      1646.73 	  0.02%  	  0.00% 	  0.00%
# Metal7      1602.95 	  0.00%  	  0.00% 	  0.00%
# Metal8        26.74 	  0.00%  	  0.00% 	  0.00%
# Metal9       767.93 	  0.00%  	  0.00% 	  0.00%
# Metal10        3.39 	  0.00%  	  0.00% 	  0.00%
# Metal11      141.29 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      153695.37  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 163002 um.
#Total half perimeter of net bounding box = 154976 um.
#Total wire length on LAYER Metal1 = 235 um.
#Total wire length on LAYER Metal2 = 32879 um.
#Total wire length on LAYER Metal3 = 58972 um.
#Total wire length on LAYER Metal4 = 35018 um.
#Total wire length on LAYER Metal5 = 31035 um.
#Total wire length on LAYER Metal6 = 1668 um.
#Total wire length on LAYER Metal7 = 1883 um.
#Total wire length on LAYER Metal8 = 403 um.
#Total wire length on LAYER Metal9 = 766 um.
#Total wire length on LAYER Metal10 = 3 um.
#Total wire length on LAYER Metal11 = 140 um.
#Total number of vias = 69110
#Up-Via Summary (total 69110):
#           
#-----------------------
# Metal1          34104
# Metal2          23857
# Metal3           7455
# Metal4           3169
# Metal5            279
# Metal6            132
# Metal7             68
# Metal8             32
# Metal9              7
# Metal10             7
#-----------------------
#                 69110 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2042.77 (MB), peak = 2116.28 (MB)
#
#number of short segments in preferred routing layers
#	Metal3    Metal4    Total 
#	18        3         21        
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2046.28 (MB), peak = 2116.28 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2051.28 (MB)
#Peak memory = 2116.28 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 4441 horizontal wires in 3 hboxes and 3440 vertical wires in 3 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 10343 nets were built. 323 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:04 .
#   Increased memory =    57.98 (MB), total memory =  2109.48 (MB), peak memory =  2116.28 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2073.32 (MB), peak = 2116.28 (MB)
#RC Statistics: 44635 Res, 28837 Ground Cap, 940 XCap (Edge to Edge)
#RC V/H edge ratio: 0.48, Avg V/H Edge Length: 3749.76 (29746), Avg L-Edge Length: 12638.32 (9463)
#Register nets and terms for rcdb /tmp/genus_temp_1896899_cn90.it.auth.gr_atsarnad_UymfvO/innovus_temp_1905399_cn90.it.auth.gr_atsarnad_z9IX3P/nr1905399_x6hnuJ.rcdb.d
2024/12/02 16:29:34 System is not a supported distribution
2024/12/02 16:29:34 An error occurred. We don't recognize OS 
2024/12/02 16:29:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:29:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 64287 nodes, 53944 edges, and 2240 xcaps
#323 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/genus_temp_1896899_cn90.it.auth.gr_atsarnad_UymfvO/innovus_temp_1905399_cn90.it.auth.gr_atsarnad_z9IX3P/nr1905399_x6hnuJ.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2147.746M)
Following multi-corner parasitics specified:
	/tmp/genus_temp_1896899_cn90.it.auth.gr_atsarnad_UymfvO/innovus_temp_1905399_cn90.it.auth.gr_atsarnad_z9IX3P/nr1905399_x6hnuJ.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/genus_temp_1896899_cn90.it.auth.gr_atsarnad_UymfvO/innovus_temp_1905399_cn90.it.auth.gr_atsarnad_z9IX3P/nr1905399_x6hnuJ.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
2024/12/02 16:29:35 System is not a supported distribution
2024/12/02 16:29:35 An error occurred. We don't recognize OS 
2024/12/02 16:29:35 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:29:35 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2024/12/02 16:29:36 System is not a supported distribution
2024/12/02 16:29:36 An error occurred. We don't recognize OS 
2024/12/02 16:29:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2024/12/02 16:29:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:01.0 mem: 2123.746M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 35.35 (MB)
#Total memory = 2078.37 (MB)
#Peak memory = 2116.28 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID cn90.it.auth.gr)
#  Generated on:      Mon Dec  2 16:29:43 2024
#  Design:            picorv32
###############################################################
#Normalized TNS: -0.071 -> -0.041, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.750 (ns)
#Stage 1: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2089.53 (MB), peak = 2116.28 (MB)
#Library Standard Delay: 9.90ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2090.28 (MB), peak = 2116.28 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2090.28 (MB), peak = 2116.28 (MB)
Worst slack reported in the design = 0.236258 (late)

*** writeDesignTiming (0:00:00.6) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2090.78 (MB), peak = 2116.28 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10343
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:09:56, real=0:20:26, peak res=2116.3M, current mem=2010.5M)
picorv32
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2021.3M, current mem=2021.3M)
Current (total cpu=0:09:56, real=0:20:27, peak res=2116.3M, current mem=2021.3M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2021.31 (MB), peak = 2116.28 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10343
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 471 horizontal wires in 3 hboxes and 562 vertical wires in 3 hboxes.
#Done with 79 horizontal wires in 3 hboxes and 135 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       236.58 	  0.00%  	  0.00% 	  0.00%
# Metal2     32076.86 	  0.04%  	  0.00% 	  0.01%
# Metal3     55783.48 	  0.20%  	  0.00% 	  0.01%
# Metal4     30319.67 	  0.03%  	  0.00% 	  0.00%
# Metal5     31051.62 	  0.01%  	  0.00% 	  0.00%
# Metal6      1646.95 	  0.00%  	  0.00% 	  0.00%
# Metal7      1602.95 	  0.00%  	  0.00% 	  0.00%
# Metal8        26.74 	  0.00%  	  0.00% 	  0.00%
# Metal9       767.93 	  0.00%  	  0.00% 	  0.00%
# Metal10        3.39 	  0.00%  	  0.00% 	  0.00%
# Metal11      141.29 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      153657.43  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 162993 um.
#Total half perimeter of net bounding box = 154976 um.
#Total wire length on LAYER Metal1 = 235 um.
#Total wire length on LAYER Metal2 = 32878 um.
#Total wire length on LAYER Metal3 = 58965 um.
#Total wire length on LAYER Metal4 = 35012 um.
#Total wire length on LAYER Metal5 = 31040 um.
#Total wire length on LAYER Metal6 = 1668 um.
#Total wire length on LAYER Metal7 = 1883 um.
#Total wire length on LAYER Metal8 = 403 um.
#Total wire length on LAYER Metal9 = 766 um.
#Total wire length on LAYER Metal10 = 3 um.
#Total wire length on LAYER Metal11 = 140 um.
#Total number of vias = 69110
#Up-Via Summary (total 69110):
#           
#-----------------------
# Metal1          34104
# Metal2          23857
# Metal3           7455
# Metal4           3169
# Metal5            279
# Metal6            132
# Metal7             68
# Metal8             32
# Metal9              7
# Metal10             7
#-----------------------
#                 69110 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2021.48 (MB), peak = 2116.28 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:42
#Increased memory = 81.21 (MB)
#Total memory = 2021.48 (MB)
#Peak memory = 2116.28 (MB)
#Start reading timing information from file .timing_file_1905399.tif.gz ...
#Read in timing information for 409 ports, 9426 instances from timing file .timing_file_1905399.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 30
#
#    By Layer and Type :
#	         EOLSpc    Short     Loop      Mar   Totals
#	Metal1        8        8        0        0       16
#	Metal2        0       10        0        1       11
#	Metal3        0        1        2        0        3
#	Totals        8       19        2        1       30
#2317 out of 9426 instances (24.6%) need to be verified(marked ipoed), dirty area = 11.2%.
#72.6% of the total area is being checked for drcs
#72.6% of the total area was checked
#   number of violations = 31
#
#    By Layer and Type :
#	         EOLSpc    Short     Loop      Mar   Totals
#	Metal1        8        9        0        0       17
#	Metal2        0       10        0        1       11
#	Metal3        0        1        2        0        3
#	Totals        8       20        2        1       31
#cpu time = 00:01:24, elapsed time = 00:01:25, memory = 2036.59 (MB), peak = 2137.91 (MB)
#start 1st optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        0        0        0        0
#	Metal2        2        5        0        7
#	Metal3        0        0        2        2
#	Totals        2        5        2        9
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2034.09 (MB), peak = 2137.91 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 173465 um.
#Total half perimeter of net bounding box = 154976 um.
#Total wire length on LAYER Metal1 = 2463 um.
#Total wire length on LAYER Metal2 = 42444 um.
#Total wire length on LAYER Metal3 = 58948 um.
#Total wire length on LAYER Metal4 = 34523 um.
#Total wire length on LAYER Metal5 = 30070 um.
#Total wire length on LAYER Metal6 = 1831 um.
#Total wire length on LAYER Metal7 = 1866 um.
#Total wire length on LAYER Metal8 = 418 um.
#Total wire length on LAYER Metal9 = 747 um.
#Total wire length on LAYER Metal10 = 8 um.
#Total wire length on LAYER Metal11 = 146 um.
#Total number of vias = 74097
#Total number of multi-cut vias = 49549 ( 66.9%)
#Total number of single cut vias = 24548 ( 33.1%)
#Up-Via Summary (total 74097):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12268 ( 34.6%)     23196 ( 65.4%)      35464
# Metal2          8264 ( 30.9%)     18499 ( 69.1%)      26763
# Metal3          3191 ( 38.9%)      5002 ( 61.1%)       8193
# Metal4           611 ( 19.7%)      2489 ( 80.3%)       3100
# Metal5           119 ( 36.6%)       206 ( 63.4%)        325
# Metal6            53 ( 39.6%)        81 ( 60.4%)        134
# Metal7            38 ( 54.3%)        32 ( 45.7%)         70
# Metal8             4 ( 11.8%)        30 ( 88.2%)         34
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                24548 ( 33.1%)     49549 ( 66.9%)      74097 
#
#Total number of DRC violations = 9
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 7
#Total number of violations on LAYER Metal3 = 2
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Cpu time = 00:01:28
#Elapsed time = 00:01:29
#Increased memory = 12.53 (MB)
#Total memory = 2034.02 (MB)
#Peak memory = 2137.91 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        0        0        0        0
#	Metal2        2        5        0        7
#	Metal3        0        0        2        2
#	Totals        2        5        2        9
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2034.51 (MB), peak = 2137.91 (MB)
#CELL_VIEW picorv32,init has 9 DRC violations
#Total number of DRC violations = 9
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 7
#Total number of violations on LAYER Metal3 = 2
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Dec  2 16:31:23 2024
#
#
#Start Post Route Wire Spread.
#Done with 2224 horizontal wires in 5 hboxes and 1567 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 174974 um.
#Total half perimeter of net bounding box = 154976 um.
#Total wire length on LAYER Metal1 = 2480 um.
#Total wire length on LAYER Metal2 = 42658 um.
#Total wire length on LAYER Metal3 = 59514 um.
#Total wire length on LAYER Metal4 = 34939 um.
#Total wire length on LAYER Metal5 = 30349 um.
#Total wire length on LAYER Metal6 = 1842 um.
#Total wire length on LAYER Metal7 = 1872 um.
#Total wire length on LAYER Metal8 = 418 um.
#Total wire length on LAYER Metal9 = 749 um.
#Total wire length on LAYER Metal10 = 8 um.
#Total wire length on LAYER Metal11 = 147 um.
#Total number of vias = 74097
#Total number of multi-cut vias = 49549 ( 66.9%)
#Total number of single cut vias = 24548 ( 33.1%)
#Up-Via Summary (total 74097):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12268 ( 34.6%)     23196 ( 65.4%)      35464
# Metal2          8264 ( 30.9%)     18499 ( 69.1%)      26763
# Metal3          3191 ( 38.9%)      5002 ( 61.1%)       8193
# Metal4           611 ( 19.7%)      2489 ( 80.3%)       3100
# Metal5           119 ( 36.6%)       206 ( 63.4%)        325
# Metal6            53 ( 39.6%)        81 ( 60.4%)        134
# Metal7            38 ( 54.3%)        32 ( 45.7%)         70
# Metal8             4 ( 11.8%)        30 ( 88.2%)         34
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                24548 ( 33.1%)     49549 ( 66.9%)      74097 
#
#
#Start DRC checking..
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        0        0        0        0
#	Metal2        2        5        0        7
#	Metal3        0        0        2        2
#	Totals        2        5        2        9
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2034.14 (MB), peak = 2137.91 (MB)
#CELL_VIEW picorv32,init has 9 DRC violations
#Total number of DRC violations = 9
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 7
#Total number of violations on LAYER Metal3 = 2
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        0        0        0        0
#	Metal2        2        5        0        7
#	Metal3        0        0        2        2
#	Totals        2        5        2        9
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2034.14 (MB), peak = 2137.91 (MB)
#CELL_VIEW picorv32,init has 9 DRC violations
#Total number of DRC violations = 9
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 7
#Total number of violations on LAYER Metal3 = 2
#Total number of violations on LAYER Metal4 = 0
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER Metal6 = 0
#Total number of violations on LAYER Metal7 = 0
#Total number of violations on LAYER Metal8 = 0
#Total number of violations on LAYER Metal9 = 0
#Total number of violations on LAYER Metal10 = 0
#Total number of violations on LAYER Metal11 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 68
#Total wire length = 174974 um.
#Total half perimeter of net bounding box = 154976 um.
#Total wire length on LAYER Metal1 = 2480 um.
#Total wire length on LAYER Metal2 = 42658 um.
#Total wire length on LAYER Metal3 = 59514 um.
#Total wire length on LAYER Metal4 = 34939 um.
#Total wire length on LAYER Metal5 = 30349 um.
#Total wire length on LAYER Metal6 = 1842 um.
#Total wire length on LAYER Metal7 = 1872 um.
#Total wire length on LAYER Metal8 = 418 um.
#Total wire length on LAYER Metal9 = 749 um.
#Total wire length on LAYER Metal10 = 8 um.
#Total wire length on LAYER Metal11 = 147 um.
#Total number of vias = 74097
#Total number of multi-cut vias = 49549 ( 66.9%)
#Total number of single cut vias = 24548 ( 33.1%)
#Up-Via Summary (total 74097):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12268 ( 34.6%)     23196 ( 65.4%)      35464
# Metal2          8264 ( 30.9%)     18499 ( 69.1%)      26763
# Metal3          3191 ( 38.9%)      5002 ( 61.1%)       8193
# Metal4           611 ( 19.7%)      2489 ( 80.3%)       3100
# Metal5           119 ( 36.6%)       206 ( 63.4%)        325
# Metal6            53 ( 39.6%)        81 ( 60.4%)        134
# Metal7            38 ( 54.3%)        32 ( 45.7%)         70
# Metal8             4 ( 11.8%)        30 ( 88.2%)         34
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                24548 ( 33.1%)     49549 ( 66.9%)      74097 
#
#route_detail Statistics:
#Cpu time = 00:01:44
#Elapsed time = 00:01:45
#Increased memory = 12.66 (MB)
#Total memory = 2034.14 (MB)
#Peak memory = 2137.91 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:02:33
#Elapsed time = 00:02:34
#Increased memory = 38.79 (MB)
#Total memory = 1973.44 (MB)
#Peak memory = 2137.91 (MB)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Mon Dec  2 16:31:32 2024
#
#Default setup view is reset to default_emulate_view.
#Default setup view is reset to default_emulate_view.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:02:42, elapsed time = 00:02:44, memory = 1960.27 (MB), peak = 2137.91 (MB)
@innovus 17> report_timing
###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID cn90.it.auth.gr)
#  Generated on:      Mon Dec  2 16:31:46 2024
#  Design:            picorv32
#  Command:           report_timing
###############################################################
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2025.49 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'picorv32' of instances=9426 and nets=10587 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2025.492M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2029.3)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 10406
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2115.59 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2115.59 CPU=0:00:02.9 REAL=0:00:02.0)
Path 1: MET (0.003 ns) Late Output Delay Assertion
               View: default_emulate_view
              Group: clk
         Startpoint: (R) resetn
              Clock: (R) clk
           Endpoint: (R) mem_la_read
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    1.750        0.000
         Drv Adjust:+    0.000        0.015
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (P)    0.000 (I)
            Arrival:=    1.750        0.016

       Output Delay:-    0.750
        Uncertainty:-    0.015
      Required Time:=    0.985
       Launch Clock:=    0.016
        Input Delay:+    0.750
          Data Path:+    0.217
              Slack:=    0.003

#----------------------------------------------------------------------------------------
# Timing Point        Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  resetn              -      resetn       R     (arrival)       4  0.030   0.001    0.767  
  FE_OFC307_resetn/Y  -      A->Y         F     CLKINVX4        8  0.030   0.012    0.779  
  FE_RC_117_0/Y       -      B->Y         R     NOR2BX1         4  0.013   0.022    0.801  
  g70/Y               -      B->Y         R     OR2X1           3  0.031   0.022    0.823  
  g11/Y               -      B->Y         F     NAND2X1         2  0.018   0.018    0.841  
  g180/Y              -      B->Y         R     NAND2X1         1  0.021   0.016    0.856  
  g177/Y              -      B->Y         F     NOR2X4          1  0.020   0.009    0.865  
  g21/Y               -      A1->Y        R     AOI21X4         1  0.008   0.016    0.881  
  FE_RC_15_0/Y        -      A->Y         F     NAND2X8         2  0.021   0.019    0.900  
  FE_RC_10_0/Y        -      A->Y         R     CLKINVX20       1  0.021   0.083    0.982  
  mem_la_read         -      mem_la_read  R     -               1  0.126   0.000    0.982  
#----------------------------------------------------------------------------------------

@innovus 18> report_area
    Hinst Name                      Module Name          Inst Count           Total Area
-------------------------------------------------------------------------------------
picorv32                                                       9426            27884.628
 RC_CG_HIER_INST0                   RC_CG_MOD                     1                6.498
 RC_CG_HIER_INST1                   RC_CG_MOD_1                   1               12.996
 RC_CG_HIER_INST10                  RC_CG_MOD_10                  1                8.892
 RC_CG_HIER_INST11                  RC_CG_MOD_11                  1                8.892
 RC_CG_HIER_INST12                  RC_CG_MOD_12                  1                8.892
 RC_CG_HIER_INST13                  RC_CG_MOD_13                  1               10.944
 RC_CG_HIER_INST14                  RC_CG_MOD_14                  1                8.892
 RC_CG_HIER_INST15                  RC_CG_MOD_15                  1                8.892
 RC_CG_HIER_INST16                  RC_CG_MOD_16                  1                8.892
 RC_CG_HIER_INST17                  RC_CG_MOD_17                  1                8.892
 RC_CG_HIER_INST18                  RC_CG_MOD_18                  1                8.892
 RC_CG_HIER_INST19                  RC_CG_MOD_19                  1                8.892
 RC_CG_HIER_INST2                   RC_CG_MOD_2                   1               12.996
 RC_CG_HIER_INST20                  RC_CG_MOD_20                  1                8.892
 RC_CG_HIER_INST21                  RC_CG_MOD_21                  1               10.944
 RC_CG_HIER_INST22                  RC_CG_MOD_22                  1               10.944
 RC_CG_HIER_INST23                  RC_CG_MOD_23                  1                8.892
 RC_CG_HIER_INST24                  RC_CG_MOD_24                  1                8.892
 RC_CG_HIER_INST25                  RC_CG_MOD_25                  1                8.892
 RC_CG_HIER_INST26                  RC_CG_MOD_26                  1                8.892
 RC_CG_HIER_INST27                  RC_CG_MOD_27                  1                8.892
 RC_CG_HIER_INST28                  RC_CG_MOD_28                  1                8.892
 RC_CG_HIER_INST29                  RC_CG_MOD_29                  1                8.892
 RC_CG_HIER_INST3                   RC_CG_MOD_3                   1               12.996
 RC_CG_HIER_INST30                  RC_CG_MOD_30                  1                8.892
 RC_CG_HIER_INST31                  RC_CG_MOD_31                  1                8.892
 RC_CG_HIER_INST32                  RC_CG_MOD_32                  1               10.944
 RC_CG_HIER_INST33                  RC_CG_MOD_33                  1                8.892
 RC_CG_HIER_INST34                  RC_CG_MOD_34                  1                8.892
 RC_CG_HIER_INST35                  RC_CG_MOD_35                  1               10.944
 RC_CG_HIER_INST36                  RC_CG_MOD_36                  1                8.892
 RC_CG_HIER_INST37                  RC_CG_MOD_37                  1                8.892
 RC_CG_HIER_INST38                  RC_CG_MOD_38                  1                8.892
 RC_CG_HIER_INST39                  RC_CG_MOD_39                  1                8.550
 RC_CG_HIER_INST4                   RC_CG_MOD_4                   1               10.944
 RC_CG_HIER_INST40                  RC_CG_MOD_40                  1                7.182
 RC_CG_HIER_INST41                  RC_CG_MOD_41                  1                6.840
 RC_CG_HIER_INST42                  RC_CG_MOD_42                  1                6.498
 RC_CG_HIER_INST43                  RC_CG_MOD_43                  1                6.498
 RC_CG_HIER_INST44                  RC_CG_MOD_44                  1                6.498
 RC_CG_HIER_INST45                  RC_CG_MOD_45                  1                6.498
 RC_CG_HIER_INST46                  RC_CG_MOD_46                  1                6.498
 RC_CG_HIER_INST47                  RC_CG_MOD_47                  1                6.498
 RC_CG_HIER_INST48                  RC_CG_MOD_48                  1                6.498
 RC_CG_HIER_INST49                  RC_CG_MOD_49                  1                6.498
 RC_CG_HIER_INST5                   RC_CG_MOD_5                   1                8.550
 RC_CG_HIER_INST50                  RC_CG_MOD_50                  1                6.498
 RC_CG_HIER_INST51                  RC_CG_MOD_51                  1                6.498
 RC_CG_HIER_INST52                  RC_CG_MOD_52                  1                6.498
 RC_CG_HIER_INST53                  RC_CG_MOD_53                  1                6.498
 RC_CG_HIER_INST54                  RC_CG_MOD_54                  1                6.498
 RC_CG_HIER_INST6                   RC_CG_MOD_6                   1                8.892
 RC_CG_HIER_INST7                   RC_CG_MOD_7                   1                8.892
 RC_CG_HIER_INST8                   RC_CG_MOD_8                   1                8.892
 RC_CG_HIER_INST9                   RC_CG_MOD_9                   1                8.892
 genblk2.pcpi_div_RC_CG_HIER_INST55 RC_CG_MOD_55                  1                6.498
 genblk2.pcpi_div_RC_CG_HIER_INST56 RC_CG_MOD_56                  1               12.996
 genblk2.pcpi_div_RC_CG_HIER_INST57 RC_CG_MOD_57                  1                6.498
@innovus 19> report_power
env CDS_WORKAREA is set to /home/a/atsarnad

Power Net Detected:
        Voltage	    Name
             0V	    VSS
          1.32V	    VDD
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
          1.32V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2024.59MB/3329.18MB/2129.32MB)

Begin Processing Timing Window Data for Power Calculation

clk(571.429MHz) CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2025.34MB/3329.18MB/2129.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2025.34MB/3329.18MB/2129.32MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT)
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT): 10%
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT): 20%
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT): 30%
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT): 40%
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT): 50%
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT): 60%
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT): 70%
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT): 80%
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT): 90%

Finished Levelizing
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT)

Starting Activity Propagation
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT): 10%
2024-Dec-02 16:32:27 (2024-Dec-02 14:32:27 GMT): 20%

Finished Activity Propagation
2024-Dec-02 16:32:28 (2024-Dec-02 14:32:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2025.96MB/3329.18MB/2129.32MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Dec-02 16:32:28 (2024-Dec-02 14:32:28 GMT)
 ... Calculating switching power
2024-Dec-02 16:32:28 (2024-Dec-02 14:32:28 GMT): 10%
2024-Dec-02 16:32:28 (2024-Dec-02 14:32:28 GMT): 20%
2024-Dec-02 16:32:28 (2024-Dec-02 14:32:28 GMT): 30%
2024-Dec-02 16:32:28 (2024-Dec-02 14:32:28 GMT): 40%
2024-Dec-02 16:32:28 (2024-Dec-02 14:32:28 GMT): 50%
 ... Calculating internal and leakage power
2024-Dec-02 16:32:28 (2024-Dec-02 14:32:28 GMT): 60%
2024-Dec-02 16:32:28 (2024-Dec-02 14:32:28 GMT): 70%
2024-Dec-02 16:32:29 (2024-Dec-02 14:32:29 GMT): 80%
2024-Dec-02 16:32:29 (2024-Dec-02 14:32:29 GMT): 90%

Finished Calculating power
2024-Dec-02 16:32:29 (2024-Dec-02 14:32:29 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2026.59MB/3329.18MB/2129.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2026.71MB/3329.18MB/2129.32MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2026.71MB/3329.18MB/2129.32MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2026.71MB/3329.18MB/2129.32MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Dec-02 16:32:29 (2024-Dec-02 14:32:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib
*
*	Parasitic Files used:
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        5.47332487 	   28.2064%
Total Switching Power:      13.92782927 	   71.7762%
Total Leakage Power:         0.00336109 	    0.0173%
Total Power:                19.40451523
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         2.281      0.6557    0.001158       2.938       15.14
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      2.641       12.85    0.002115       15.49       79.85
Clock (Combinational)             0.1352      0.2955   1.476e-05      0.4307        2.22
Clock (Sequential)                0.4156      0.1248   7.314e-05      0.5404       2.785
-----------------------------------------------------------------------------------------
Total                              5.473       13.93    0.003361        19.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.32      5.473       13.93    0.003361        19.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.5507      0.4203    8.79e-05      0.9711       5.005
-----------------------------------------------------------------------------------------
Total                             0.5507      0.4203    8.79e-05      0.9711       5.005
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001750 usec 
Clock Toggle Rate:  1142.8571 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:  FE_OFC2129_mem_la_addr_3 (BUFX20):          0.08404
*              Highest Leakage Power: RC_CG_HIER_INST3/RC_CGIC_INST (TLATNTSCAX16):        2.466e-06
*                Total Cap:      1.17861e-10 F
*                Total instances in design:  9426
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2028.84MB/3329.18MB/2129.32MB)

1
@innovus 20> 