<!-- HTML header for doxygen 1.8.5-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>CORE-V-MCU Chip UVM Environment: uvme_cvmcu_chip_cov_model_c Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea" style="width: 100%;">
<table cellspacing="0" cellpadding="0" style="width: 100%;">
 <tbody>
 <tr style="height: 56px;">
  &#160;<span id="projectname">uvme_cvmcu_chip</span>
  <td style="padding-left: 0.5em; width: 100%;">
   <!--div id="projectnumber">CORE-V-MCU Chip UVM Environment
   </div-->
   <div id="projectbrief">CORE-V-MCU Chip UVM Environment</div>
  </td>
   <td style="display: flex;">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classuvme__cvmcu__chip__cov__model__c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="classuvme__cvmcu__chip__cov__model__c-members.html">List of all members</a> &#124;
<a href="#pub-methods">Functions and Tasks</a>  </div>
  <div class="headertitle">
<div class="title">uvme_cvmcu_chip_cov_model_c Class Reference<div class="ingroups"><a class="el" href="group__uvme__cvmcu__chip__comps.html">Components</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Component encapsulating CORE-V-MCU Chip's functional coverage model. </p>
</div><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Inheritance diagram for uvme_cvmcu_chip_cov_model_c:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="classuvme__cvmcu__chip__cov__model__c__inherit__graph.svg" width="456" height="80"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> Collaboration diagram for uvme_cvmcu_chip_cov_model_c:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classuvme__cvmcu__chip__cov__model__c__coll__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Functions and Tasks</h2></td></tr>
<tr class="memitem:ab0e0933b257b79137767bef671fba3ac"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ab0e0933b257b79137767bef671fba3ac">cvmcu_chip_cfg_cg</a> ()</td></tr>
<tr class="memdesc:ab0e0933b257b79137767bef671fba3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for #cfg.  <a href="#ab0e0933b257b79137767bef671fba3ac">More...</a><br/></td></tr>
<tr class="separator:ab0e0933b257b79137767bef671fba3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b8322f134825d950410c5a5e13c07e"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ac1b8322f134825d950410c5a5e13c07e">cvmcu_chip_cntxt_cg</a> ()</td></tr>
<tr class="memdesc:ac1b8322f134825d950410c5a5e13c07e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for #cntxt.  <a href="#ac1b8322f134825d950410c5a5e13c07e">More...</a><br/></td></tr>
<tr class="separator:ac1b8322f134825d950410c5a5e13c07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a13e5242783ac9b34cd238ee53d383"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ae4a13e5242783ac9b34cd238ee53d383">cvmcu_chip_probe_vif_sys_clk_cg</a> ()</td></tr>
<tr class="memdesc:ae4a13e5242783ac9b34cd238ee53d383"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for probe virtual interface signals clocked to sys_clk.  <a href="#ae4a13e5242783ac9b34cd238ee53d383">More...</a><br/></td></tr>
<tr class="separator:ae4a13e5242783ac9b34cd238ee53d383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298153ca6ad800f35478e3ee1e3a9bef"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a298153ca6ad800f35478e3ee1e3a9bef">cvmcu_chip_probe_vif_jtag_clk_cg</a> ()</td></tr>
<tr class="memdesc:a298153ca6ad800f35478e3ee1e3a9bef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for probe virtual interface signals clocked to jtag_clk.  <a href="#a298153ca6ad800f35478e3ee1e3a9bef">More...</a><br/></td></tr>
<tr class="separator:a298153ca6ad800f35478e3ee1e3a9bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc3bc46ed4acb60d3edcc8571f656a1"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aecc3bc46ed4acb60d3edcc8571f656a1">cvmcu_chip_udma_qspi0_ingress_exp_cg</a> ()</td></tr>
<tr class="memdesc:aecc3bc46ed4acb60d3edcc8571f656a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_qspi0_ingress expected transaction: udma_qspi0_ingress_exp_trn.  <a href="#aecc3bc46ed4acb60d3edcc8571f656a1">More...</a><br/></td></tr>
<tr class="separator:aecc3bc46ed4acb60d3edcc8571f656a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30974f34ad32ac23771f12f8df0ca2c3"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a30974f34ad32ac23771f12f8df0ca2c3">cvmcu_chip_udma_qspi1_ingress_exp_cg</a> ()</td></tr>
<tr class="memdesc:a30974f34ad32ac23771f12f8df0ca2c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_qspi1_ingress expected transaction: udma_qspi1_ingress_exp_trn.  <a href="#a30974f34ad32ac23771f12f8df0ca2c3">More...</a><br/></td></tr>
<tr class="separator:a30974f34ad32ac23771f12f8df0ca2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10fa00d2882918e445c4acaf9374a74"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aa10fa00d2882918e445c4acaf9374a74">cvmcu_chip_udma_camera_exp_cg</a> ()</td></tr>
<tr class="memdesc:aa10fa00d2882918e445c4acaf9374a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_camera expected transaction: udma_camera_exp_trn.  <a href="#aa10fa00d2882918e445c4acaf9374a74">More...</a><br/></td></tr>
<tr class="separator:aa10fa00d2882918e445c4acaf9374a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4350c9b74f5bb243309fb43e9e3078"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#afd4350c9b74f5bb243309fb43e9e3078">cvmcu_chip_udma_i2c0_ingress_exp_cg</a> ()</td></tr>
<tr class="memdesc:afd4350c9b74f5bb243309fb43e9e3078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_i2c0_ingress expected transaction: udma_i2c0_ingress_exp_trn.  <a href="#afd4350c9b74f5bb243309fb43e9e3078">More...</a><br/></td></tr>
<tr class="separator:afd4350c9b74f5bb243309fb43e9e3078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94c3cb165cc7ae1c73fd1b8260e8b3af"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a94c3cb165cc7ae1c73fd1b8260e8b3af">cvmcu_chip_udma_i2c1_ingress_exp_cg</a> ()</td></tr>
<tr class="memdesc:a94c3cb165cc7ae1c73fd1b8260e8b3af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_i2c1_ingress expected transaction: udma_i2c1_ingress_exp_trn.  <a href="#a94c3cb165cc7ae1c73fd1b8260e8b3af">More...</a><br/></td></tr>
<tr class="separator:a94c3cb165cc7ae1c73fd1b8260e8b3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed2e42c272387eec32ceb2bda87723ad"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aed2e42c272387eec32ceb2bda87723ad">cvmcu_chip_udma_uart0_ingress_exp_cg</a> ()</td></tr>
<tr class="memdesc:aed2e42c272387eec32ceb2bda87723ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_uart0_ingress expected transaction: udma_uart0_ingress_exp_trn.  <a href="#aed2e42c272387eec32ceb2bda87723ad">More...</a><br/></td></tr>
<tr class="separator:aed2e42c272387eec32ceb2bda87723ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec32d914d0674aecf601fd184e11bf65"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aec32d914d0674aecf601fd184e11bf65">cvmcu_chip_udma_uart1_ingress_exp_cg</a> ()</td></tr>
<tr class="memdesc:aec32d914d0674aecf601fd184e11bf65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_uart1_ingress expected transaction: udma_uart1_ingress_exp_trn.  <a href="#aec32d914d0674aecf601fd184e11bf65">More...</a><br/></td></tr>
<tr class="separator:aec32d914d0674aecf601fd184e11bf65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a491ac3ad9d970a960792c601b1dbb6d7"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a491ac3ad9d970a960792c601b1dbb6d7">cvmcu_chip_apb_i2c_ingress_exp_cg</a> ()</td></tr>
<tr class="memdesc:a491ac3ad9d970a960792c601b1dbb6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for apb_i2c_ingress expected transaction: apb_i2c_ingress_exp_trn.  <a href="#a491ac3ad9d970a960792c601b1dbb6d7">More...</a><br/></td></tr>
<tr class="separator:a491ac3ad9d970a960792c601b1dbb6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a748da3a25ace592ea9afe9b67f493df4"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a748da3a25ace592ea9afe9b67f493df4">cvmcu_chip_gpio_ingress_exp_cg</a> ()</td></tr>
<tr class="memdesc:a748da3a25ace592ea9afe9b67f493df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for gpio_ingress expected transaction: gpio_ingress_exp_trn.  <a href="#a748da3a25ace592ea9afe9b67f493df4">More...</a><br/></td></tr>
<tr class="separator:a748da3a25ace592ea9afe9b67f493df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e633e22ebef325b2cf5fcc13546802"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a86e633e22ebef325b2cf5fcc13546802">cvmcu_chip_mon_event_exp_cg</a> ()</td></tr>
<tr class="memdesc:a86e633e22ebef325b2cf5fcc13546802"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for mon_event expected transaction: mon_event_exp_trn.  <a href="#a86e633e22ebef325b2cf5fcc13546802">More...</a><br/></td></tr>
<tr class="separator:a86e633e22ebef325b2cf5fcc13546802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdddc6236acd203a4a1756d9d660ec8b"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#abdddc6236acd203a4a1756d9d660ec8b">cvmcu_chip_mon_dbg_exp_cg</a> ()</td></tr>
<tr class="memdesc:abdddc6236acd203a4a1756d9d660ec8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for mon_dbg expected transaction: mon_dbg_exp_trn.  <a href="#abdddc6236acd203a4a1756d9d660ec8b">More...</a><br/></td></tr>
<tr class="separator:abdddc6236acd203a4a1756d9d660ec8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683e12bb5e81be8e71380b2a3ff4a82a"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a683e12bb5e81be8e71380b2a3ff4a82a">cvmcu_chip_udma_qspi0_egress_exp_cg</a> ()</td></tr>
<tr class="memdesc:a683e12bb5e81be8e71380b2a3ff4a82a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_qspi0_egress expected transaction: udma_qspi0_egress_exp_trn.  <a href="#a683e12bb5e81be8e71380b2a3ff4a82a">More...</a><br/></td></tr>
<tr class="separator:a683e12bb5e81be8e71380b2a3ff4a82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c00e3d3d99c7db5765e081e456c24f"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a13c00e3d3d99c7db5765e081e456c24f">cvmcu_chip_udma_qspi1_egress_exp_cg</a> ()</td></tr>
<tr class="memdesc:a13c00e3d3d99c7db5765e081e456c24f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_qspi1_egress expected transaction: udma_qspi1_egress_exp_trn.  <a href="#a13c00e3d3d99c7db5765e081e456c24f">More...</a><br/></td></tr>
<tr class="separator:a13c00e3d3d99c7db5765e081e456c24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67a5e11941cabf9829a9b57d222d1c9"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ae67a5e11941cabf9829a9b57d222d1c9">cvmcu_chip_udma_i2c0_egress_exp_cg</a> ()</td></tr>
<tr class="memdesc:ae67a5e11941cabf9829a9b57d222d1c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_i2c0_egress expected transaction: udma_i2c0_egress_exp_trn.  <a href="#ae67a5e11941cabf9829a9b57d222d1c9">More...</a><br/></td></tr>
<tr class="separator:ae67a5e11941cabf9829a9b57d222d1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7926e797f805358548280c0abd72530b"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a7926e797f805358548280c0abd72530b">cvmcu_chip_udma_i2c1_egress_exp_cg</a> ()</td></tr>
<tr class="memdesc:a7926e797f805358548280c0abd72530b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_i2c1_egress expected transaction: udma_i2c1_egress_exp_trn.  <a href="#a7926e797f805358548280c0abd72530b">More...</a><br/></td></tr>
<tr class="separator:a7926e797f805358548280c0abd72530b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e81b3e731cf27fa1bdde67d0d47a595"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a9e81b3e731cf27fa1bdde67d0d47a595">cvmcu_chip_udma_uart0_egress_exp_cg</a> ()</td></tr>
<tr class="memdesc:a9e81b3e731cf27fa1bdde67d0d47a595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_uart0_egress expected transaction: udma_uart0_egress_exp_trn.  <a href="#a9e81b3e731cf27fa1bdde67d0d47a595">More...</a><br/></td></tr>
<tr class="separator:a9e81b3e731cf27fa1bdde67d0d47a595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ad4410b9b89807ced9d5b506ed5199"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aa9ad4410b9b89807ced9d5b506ed5199">cvmcu_chip_udma_uart1_egress_exp_cg</a> ()</td></tr>
<tr class="memdesc:aa9ad4410b9b89807ced9d5b506ed5199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_uart1_egress expected transaction: udma_uart1_egress_exp_trn.  <a href="#aa9ad4410b9b89807ced9d5b506ed5199">More...</a><br/></td></tr>
<tr class="separator:aa9ad4410b9b89807ced9d5b506ed5199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd76ed8d51ad9183bc2843dbb273c16"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a3fd76ed8d51ad9183bc2843dbb273c16">cvmcu_chip_apb_i2c_egress_exp_cg</a> ()</td></tr>
<tr class="memdesc:a3fd76ed8d51ad9183bc2843dbb273c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for apb_i2c_egress expected transaction: apb_i2c_egress_exp_trn.  <a href="#a3fd76ed8d51ad9183bc2843dbb273c16">More...</a><br/></td></tr>
<tr class="separator:a3fd76ed8d51ad9183bc2843dbb273c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0b1c4bca8d8cb8225bd3777cb1b89e"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a7d0b1c4bca8d8cb8225bd3777cb1b89e">cvmcu_chip_gpio_egress_exp_cg</a> ()</td></tr>
<tr class="memdesc:a7d0b1c4bca8d8cb8225bd3777cb1b89e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for gpio_egress expected transaction: gpio_egress_exp_trn.  <a href="#a7d0b1c4bca8d8cb8225bd3777cb1b89e">More...</a><br/></td></tr>
<tr class="separator:a7d0b1c4bca8d8cb8225bd3777cb1b89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6bd7bf27db28c5c92626611ed908ddf"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ab6bd7bf27db28c5c92626611ed908ddf">cvmcu_chip_event_exp_cg</a> ()</td></tr>
<tr class="memdesc:ab6bd7bf27db28c5c92626611ed908ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for event expected transaction: event_exp_trn.  <a href="#ab6bd7bf27db28c5c92626611ed908ddf">More...</a><br/></td></tr>
<tr class="separator:ab6bd7bf27db28c5c92626611ed908ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae9acf3dde5b617b1ef3a160aa124bb"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a9ae9acf3dde5b617b1ef3a160aa124bb">cvmcu_chip_dbg_exp_cg</a> ()</td></tr>
<tr class="memdesc:a9ae9acf3dde5b617b1ef3a160aa124bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for dbg expected transaction: dbg_exp_trn.  <a href="#a9ae9acf3dde5b617b1ef3a160aa124bb">More...</a><br/></td></tr>
<tr class="separator:a9ae9acf3dde5b617b1ef3a160aa124bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48afadb26c8b6a5fc2af17984504751"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ab48afadb26c8b6a5fc2af17984504751">cvmcu_chip_udma_qspi0_egress_act_cg</a> ()</td></tr>
<tr class="memdesc:ab48afadb26c8b6a5fc2af17984504751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_qspi0_egress actual transaction: udma_qspi0_egress_act_trn.  <a href="#ab48afadb26c8b6a5fc2af17984504751">More...</a><br/></td></tr>
<tr class="separator:ab48afadb26c8b6a5fc2af17984504751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21daf97bcdd11785961574904bd69fff"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a21daf97bcdd11785961574904bd69fff">cvmcu_chip_udma_qspi1_egress_act_cg</a> ()</td></tr>
<tr class="memdesc:a21daf97bcdd11785961574904bd69fff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_qspi1_egress actual transaction: udma_qspi1_egress_act_trn.  <a href="#a21daf97bcdd11785961574904bd69fff">More...</a><br/></td></tr>
<tr class="separator:a21daf97bcdd11785961574904bd69fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ff87aa2f9c39268e61adc38d07c43f"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ad1ff87aa2f9c39268e61adc38d07c43f">cvmcu_chip_udma_i2c0_egress_act_cg</a> ()</td></tr>
<tr class="memdesc:ad1ff87aa2f9c39268e61adc38d07c43f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_i2c0_egress actual transaction: udma_i2c0_egress_act_trn.  <a href="#ad1ff87aa2f9c39268e61adc38d07c43f">More...</a><br/></td></tr>
<tr class="separator:ad1ff87aa2f9c39268e61adc38d07c43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0830a720f3694077b7d1d6f980c5e0cc"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a0830a720f3694077b7d1d6f980c5e0cc">cvmcu_chip_udma_i2c1_egress_act_cg</a> ()</td></tr>
<tr class="memdesc:a0830a720f3694077b7d1d6f980c5e0cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_i2c1_egress actual transaction: udma_i2c1_egress_act_trn.  <a href="#a0830a720f3694077b7d1d6f980c5e0cc">More...</a><br/></td></tr>
<tr class="separator:a0830a720f3694077b7d1d6f980c5e0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a74403c8075300624aaaf3d8c3adf1b"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a6a74403c8075300624aaaf3d8c3adf1b">cvmcu_chip_udma_uart0_egress_act_cg</a> ()</td></tr>
<tr class="memdesc:a6a74403c8075300624aaaf3d8c3adf1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_uart0_egress actual transaction: udma_uart0_egress_act_trn.  <a href="#a6a74403c8075300624aaaf3d8c3adf1b">More...</a><br/></td></tr>
<tr class="separator:a6a74403c8075300624aaaf3d8c3adf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109e4df8bc7050cffea870600afab31a"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a109e4df8bc7050cffea870600afab31a">cvmcu_chip_udma_uart1_egress_act_cg</a> ()</td></tr>
<tr class="memdesc:a109e4df8bc7050cffea870600afab31a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_uart1_egress actual transaction: udma_uart1_egress_act_trn.  <a href="#a109e4df8bc7050cffea870600afab31a">More...</a><br/></td></tr>
<tr class="separator:a109e4df8bc7050cffea870600afab31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b102f73d3c071a829d4739888730264"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a1b102f73d3c071a829d4739888730264">cvmcu_chip_apb_i2c_egress_act_cg</a> ()</td></tr>
<tr class="memdesc:a1b102f73d3c071a829d4739888730264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for apb_i2c_egress actual transaction: apb_i2c_egress_act_trn.  <a href="#a1b102f73d3c071a829d4739888730264">More...</a><br/></td></tr>
<tr class="separator:a1b102f73d3c071a829d4739888730264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab481d2c37d205c879d13ba6eda6a82"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a9ab481d2c37d205c879d13ba6eda6a82">cvmcu_chip_gpio_egress_act_cg</a> ()</td></tr>
<tr class="memdesc:a9ab481d2c37d205c879d13ba6eda6a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for gpio_egress actual transaction: gpio_egress_act_trn.  <a href="#a9ab481d2c37d205c879d13ba6eda6a82">More...</a><br/></td></tr>
<tr class="separator:a9ab481d2c37d205c879d13ba6eda6a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6add4b9e80bc6e557cb37f607972ce53"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a6add4b9e80bc6e557cb37f607972ce53">cvmcu_chip_event_act_cg</a> ()</td></tr>
<tr class="memdesc:a6add4b9e80bc6e557cb37f607972ce53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for event actual transaction: event_act_trn.  <a href="#a6add4b9e80bc6e557cb37f607972ce53">More...</a><br/></td></tr>
<tr class="separator:a6add4b9e80bc6e557cb37f607972ce53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348a89fddf84577e9fbf0d1a6ebb7841"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a348a89fddf84577e9fbf0d1a6ebb7841">cvmcu_chip_dbg_act_cg</a> ()</td></tr>
<tr class="memdesc:a348a89fddf84577e9fbf0d1a6ebb7841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for dbg actual transaction: dbg_act_trn.  <a href="#a348a89fddf84577e9fbf0d1a6ebb7841">More...</a><br/></td></tr>
<tr class="separator:a348a89fddf84577e9fbf0d1a6ebb7841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92505d325d57aaae4e80624900e273de"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a92505d325d57aaae4e80624900e273de">cvmcu_chip_udma_qspi0_ingress_act_cg</a> ()</td></tr>
<tr class="memdesc:a92505d325d57aaae4e80624900e273de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_qspi0_ingress actual transaction: udma_qspi0_ingress_act_trn.  <a href="#a92505d325d57aaae4e80624900e273de">More...</a><br/></td></tr>
<tr class="separator:a92505d325d57aaae4e80624900e273de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516ea9290f17d4483624964b38c5cda4"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a516ea9290f17d4483624964b38c5cda4">cvmcu_chip_udma_qspi1_ingress_act_cg</a> ()</td></tr>
<tr class="memdesc:a516ea9290f17d4483624964b38c5cda4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_qspi1_ingress actual transaction: udma_qspi1_ingress_act_trn.  <a href="#a516ea9290f17d4483624964b38c5cda4">More...</a><br/></td></tr>
<tr class="separator:a516ea9290f17d4483624964b38c5cda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc74d3267cc8f79c5bc6c51aaa0c21ec"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#acc74d3267cc8f79c5bc6c51aaa0c21ec">cvmcu_chip_udma_camera_act_cg</a> ()</td></tr>
<tr class="memdesc:acc74d3267cc8f79c5bc6c51aaa0c21ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_camera actual transaction: udma_camera_act_trn.  <a href="#acc74d3267cc8f79c5bc6c51aaa0c21ec">More...</a><br/></td></tr>
<tr class="separator:acc74d3267cc8f79c5bc6c51aaa0c21ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0234a5c0fc9b29efd4586c3b4bf0f9"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a9e0234a5c0fc9b29efd4586c3b4bf0f9">cvmcu_chip_udma_i2c0_ingress_act_cg</a> ()</td></tr>
<tr class="memdesc:a9e0234a5c0fc9b29efd4586c3b4bf0f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_i2c0_ingress actual transaction: udma_i2c0_ingress_act_trn.  <a href="#a9e0234a5c0fc9b29efd4586c3b4bf0f9">More...</a><br/></td></tr>
<tr class="separator:a9e0234a5c0fc9b29efd4586c3b4bf0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec875a6ab6289832671dce1601698f4b"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aec875a6ab6289832671dce1601698f4b">cvmcu_chip_udma_i2c1_ingress_act_cg</a> ()</td></tr>
<tr class="memdesc:aec875a6ab6289832671dce1601698f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_i2c1_ingress actual transaction: udma_i2c1_ingress_act_trn.  <a href="#aec875a6ab6289832671dce1601698f4b">More...</a><br/></td></tr>
<tr class="separator:aec875a6ab6289832671dce1601698f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6eb79093269b8a6b4b686c949e31ed"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#adb6eb79093269b8a6b4b686c949e31ed">cvmcu_chip_udma_uart0_ingress_act_cg</a> ()</td></tr>
<tr class="memdesc:adb6eb79093269b8a6b4b686c949e31ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_uart0_ingress actual transaction: udma_uart0_ingress_act_trn.  <a href="#adb6eb79093269b8a6b4b686c949e31ed">More...</a><br/></td></tr>
<tr class="separator:adb6eb79093269b8a6b4b686c949e31ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712e08f0cad1f3052a174c359225474f"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a712e08f0cad1f3052a174c359225474f">cvmcu_chip_udma_uart1_ingress_act_cg</a> ()</td></tr>
<tr class="memdesc:a712e08f0cad1f3052a174c359225474f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for udma_uart1_ingress actual transaction: udma_uart1_ingress_act_trn.  <a href="#a712e08f0cad1f3052a174c359225474f">More...</a><br/></td></tr>
<tr class="separator:a712e08f0cad1f3052a174c359225474f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a8d77ba01a6663043301b0a3620112"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ad2a8d77ba01a6663043301b0a3620112">cvmcu_chip_apb_i2c_ingress_act_cg</a> ()</td></tr>
<tr class="memdesc:ad2a8d77ba01a6663043301b0a3620112"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for apb_i2c_ingress actual transaction: apb_i2c_ingress_act_trn.  <a href="#ad2a8d77ba01a6663043301b0a3620112">More...</a><br/></td></tr>
<tr class="separator:ad2a8d77ba01a6663043301b0a3620112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce8c28366645e5af18b31d521a16b2e"><td class="memItemLeft" align="right" valign="top">covergroup&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a2ce8c28366645e5af18b31d521a16b2e">cvmcu_chip_gpio_ingress_act_cg</a> ()</td></tr>
<tr class="memdesc:a2ce8c28366645e5af18b31d521a16b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coverage for gpio_ingress actual transaction: gpio_ingress_act_trn.  <a href="#a2ce8c28366645e5af18b31d521a16b2e">More...</a><br/></td></tr>
<tr class="separator:a2ce8c28366645e5af18b31d521a16b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233e316b9c24c90248fb8e38ddba5608"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a233e316b9c24c90248fb8e38ddba5608">new</a> (string name=&quot;uvme_cvmcu_chip_cov_model&quot;, uvm_component <a class="el" href="uvmx__subscriber_8sv.html#ace5c468da6fa0339ec0be664d8a177cf">parent</a>=null)</td></tr>
<tr class="memdesc:a233e316b9c24c90248fb8e38ddba5608"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates covergroups.  <a href="#a233e316b9c24c90248fb8e38ddba5608">More...</a><br/></td></tr>
<tr class="separator:a233e316b9c24c90248fb8e38ddba5608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb282869efd5b058852a713706cd7e14"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#abb282869efd5b058852a713706cd7e14">create_fifos</a> ()</td></tr>
<tr class="memdesc:abb282869efd5b058852a713706cd7e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates TLM FIFOs.  <a href="#abb282869efd5b058852a713706cd7e14">More...</a><br/></td></tr>
<tr class="separator:abb282869efd5b058852a713706cd7e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Sampling functions</div></td></tr>
<tr class="memitem:a274cd996f9ad21965fccd00eec10ab25"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a274cd996f9ad21965fccd00eec10ab25">sample_cfg</a> ()</td></tr>
<tr class="separator:a274cd996f9ad21965fccd00eec10ab25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231126c4d9932ed82846b26635bd3045"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a231126c4d9932ed82846b26635bd3045">sample_cntxt</a> ()</td></tr>
<tr class="separator:a231126c4d9932ed82846b26635bd3045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bd49967a12c92ba1252357505b130c"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a93bd49967a12c92ba1252357505b130c">sample_vifs</a> ()</td></tr>
<tr class="separator:a93bd49967a12c92ba1252357505b130c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e657af8880fddfef5ed3e00f05287ea"><td class="memItemLeft" align="right" valign="top">virtual task&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a2e657af8880fddfef5ed3e00f05287ea">sample_tlm</a> ()</td></tr>
<tr class="separator:a2e657af8880fddfef5ed3e00f05287ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Fields</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Objects</div></td></tr>
<tr class="memitem:ae96d835556997cda6da631bb828987a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ae96d835556997cda6da631bb828987a8">udma_qspi0_ingress_exp_trn</a></td></tr>
<tr class="memdesc:ae96d835556997cda6da631bb828987a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_qspi0_ingress expected.  <a href="#ae96d835556997cda6da631bb828987a8">More...</a><br/></td></tr>
<tr class="separator:ae96d835556997cda6da631bb828987a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b49a4e9c096de65aa747328ae5b813"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a01b49a4e9c096de65aa747328ae5b813">udma_qspi1_ingress_exp_trn</a></td></tr>
<tr class="memdesc:a01b49a4e9c096de65aa747328ae5b813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_qspi1_ingress expected.  <a href="#a01b49a4e9c096de65aa747328ae5b813">More...</a><br/></td></tr>
<tr class="separator:a01b49a4e9c096de65aa747328ae5b813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5cd90002b6997bace59c9653c59cb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a9f5cd90002b6997bace59c9653c59cb5">udma_camera_exp_trn</a></td></tr>
<tr class="memdesc:a9f5cd90002b6997bace59c9653c59cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_camera expected.  <a href="#a9f5cd90002b6997bace59c9653c59cb5">More...</a><br/></td></tr>
<tr class="separator:a9f5cd90002b6997bace59c9653c59cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee49a653d1f2b8e9c8941fb2350b3bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aeee49a653d1f2b8e9c8941fb2350b3bb">udma_i2c0_ingress_exp_trn</a></td></tr>
<tr class="memdesc:aeee49a653d1f2b8e9c8941fb2350b3bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_i2c0_ingress expected.  <a href="#aeee49a653d1f2b8e9c8941fb2350b3bb">More...</a><br/></td></tr>
<tr class="separator:aeee49a653d1f2b8e9c8941fb2350b3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3dc6709ffc024bc796c401a7c303174"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ac3dc6709ffc024bc796c401a7c303174">udma_i2c1_ingress_exp_trn</a></td></tr>
<tr class="memdesc:ac3dc6709ffc024bc796c401a7c303174"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_i2c1_ingress expected.  <a href="#ac3dc6709ffc024bc796c401a7c303174">More...</a><br/></td></tr>
<tr class="separator:ac3dc6709ffc024bc796c401a7c303174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaceb83af63572295c9dec1d60bb43a8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aaceb83af63572295c9dec1d60bb43a8b">udma_uart0_ingress_exp_trn</a></td></tr>
<tr class="memdesc:aaceb83af63572295c9dec1d60bb43a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_uart0_ingress expected.  <a href="#aaceb83af63572295c9dec1d60bb43a8b">More...</a><br/></td></tr>
<tr class="separator:aaceb83af63572295c9dec1d60bb43a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6f9048062763999c94d48c848df3a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#acf6f9048062763999c94d48c848df3a2">udma_uart1_ingress_exp_trn</a></td></tr>
<tr class="memdesc:acf6f9048062763999c94d48c848df3a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_uart1_ingress expected.  <a href="#acf6f9048062763999c94d48c848df3a2">More...</a><br/></td></tr>
<tr class="separator:acf6f9048062763999c94d48c848df3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab07e0673314161c35112310302da0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a8ab07e0673314161c35112310302da0b">apb_i2c_ingress_exp_trn</a></td></tr>
<tr class="memdesc:a8ab07e0673314161c35112310302da0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for apb_i2c_ingress expected.  <a href="#a8ab07e0673314161c35112310302da0b">More...</a><br/></td></tr>
<tr class="separator:a8ab07e0673314161c35112310302da0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6933be9a11ddc3bc01fad9d781804f61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a6933be9a11ddc3bc01fad9d781804f61">gpio_ingress_exp_trn</a></td></tr>
<tr class="memdesc:a6933be9a11ddc3bc01fad9d781804f61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for gpio_ingress expected.  <a href="#a6933be9a11ddc3bc01fad9d781804f61">More...</a><br/></td></tr>
<tr class="separator:a6933be9a11ddc3bc01fad9d781804f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82466151c7cba56449c2be7aa87cba5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a82466151c7cba56449c2be7aa87cba5e">mon_event_exp_trn</a></td></tr>
<tr class="memdesc:a82466151c7cba56449c2be7aa87cba5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for mon_event expected.  <a href="#a82466151c7cba56449c2be7aa87cba5e">More...</a><br/></td></tr>
<tr class="separator:a82466151c7cba56449c2be7aa87cba5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955ef61b203ffa4e2ad486a6d3b50ece"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a955ef61b203ffa4e2ad486a6d3b50ece">mon_dbg_exp_trn</a></td></tr>
<tr class="memdesc:a955ef61b203ffa4e2ad486a6d3b50ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for mon_dbg expected.  <a href="#a955ef61b203ffa4e2ad486a6d3b50ece">More...</a><br/></td></tr>
<tr class="separator:a955ef61b203ffa4e2ad486a6d3b50ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac355ff5991ce478c18794ec4869ec45b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ac355ff5991ce478c18794ec4869ec45b">udma_qspi0_egress_exp_trn</a></td></tr>
<tr class="memdesc:ac355ff5991ce478c18794ec4869ec45b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_qspi0_egress expected.  <a href="#ac355ff5991ce478c18794ec4869ec45b">More...</a><br/></td></tr>
<tr class="separator:ac355ff5991ce478c18794ec4869ec45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1fd19302360d9cd030d9f4ee14cd79b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ad1fd19302360d9cd030d9f4ee14cd79b">udma_qspi1_egress_exp_trn</a></td></tr>
<tr class="memdesc:ad1fd19302360d9cd030d9f4ee14cd79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_qspi1_egress expected.  <a href="#ad1fd19302360d9cd030d9f4ee14cd79b">More...</a><br/></td></tr>
<tr class="separator:ad1fd19302360d9cd030d9f4ee14cd79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e73965eb74453a891ab593fab98d2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a18e73965eb74453a891ab593fab98d2e">udma_i2c0_egress_exp_trn</a></td></tr>
<tr class="memdesc:a18e73965eb74453a891ab593fab98d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_i2c0_egress expected.  <a href="#a18e73965eb74453a891ab593fab98d2e">More...</a><br/></td></tr>
<tr class="separator:a18e73965eb74453a891ab593fab98d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf539507f0098d80d0cc991c2e9def5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aaf539507f0098d80d0cc991c2e9def5e">udma_i2c1_egress_exp_trn</a></td></tr>
<tr class="memdesc:aaf539507f0098d80d0cc991c2e9def5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_i2c1_egress expected.  <a href="#aaf539507f0098d80d0cc991c2e9def5e">More...</a><br/></td></tr>
<tr class="separator:aaf539507f0098d80d0cc991c2e9def5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a224cd66ce6f0799247ab913eccfe15b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a224cd66ce6f0799247ab913eccfe15b8">udma_uart0_egress_exp_trn</a></td></tr>
<tr class="memdesc:a224cd66ce6f0799247ab913eccfe15b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_uart0_egress expected.  <a href="#a224cd66ce6f0799247ab913eccfe15b8">More...</a><br/></td></tr>
<tr class="separator:a224cd66ce6f0799247ab913eccfe15b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af3393d44d4d1496befa0f9b474b43f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a3af3393d44d4d1496befa0f9b474b43f">udma_uart1_egress_exp_trn</a></td></tr>
<tr class="memdesc:a3af3393d44d4d1496befa0f9b474b43f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_uart1_egress expected.  <a href="#a3af3393d44d4d1496befa0f9b474b43f">More...</a><br/></td></tr>
<tr class="separator:a3af3393d44d4d1496befa0f9b474b43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42fc6198b185dd5c808643f48db4b20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#af42fc6198b185dd5c808643f48db4b20">apb_i2c_egress_exp_trn</a></td></tr>
<tr class="memdesc:af42fc6198b185dd5c808643f48db4b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for apb_i2c_egress expected.  <a href="#af42fc6198b185dd5c808643f48db4b20">More...</a><br/></td></tr>
<tr class="separator:af42fc6198b185dd5c808643f48db4b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5092484c7670e6a42da2458e07c638a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a5092484c7670e6a42da2458e07c638a7">gpio_egress_exp_trn</a></td></tr>
<tr class="memdesc:a5092484c7670e6a42da2458e07c638a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for gpio_egress expected.  <a href="#a5092484c7670e6a42da2458e07c638a7">More...</a><br/></td></tr>
<tr class="separator:a5092484c7670e6a42da2458e07c638a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7231a310324601cf875c9c17564406"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aae7231a310324601cf875c9c17564406">event_exp_trn</a></td></tr>
<tr class="memdesc:aae7231a310324601cf875c9c17564406"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for event expected.  <a href="#aae7231a310324601cf875c9c17564406">More...</a><br/></td></tr>
<tr class="separator:aae7231a310324601cf875c9c17564406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ebb02fdc164ab23c39c0f8dd56eed8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a8ebb02fdc164ab23c39c0f8dd56eed8a">dbg_exp_trn</a></td></tr>
<tr class="memdesc:a8ebb02fdc164ab23c39c0f8dd56eed8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for dbg expected.  <a href="#a8ebb02fdc164ab23c39c0f8dd56eed8a">More...</a><br/></td></tr>
<tr class="separator:a8ebb02fdc164ab23c39c0f8dd56eed8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa774d04976eda764c1514bf4562876bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aa774d04976eda764c1514bf4562876bb">udma_qspi0_egress_act_trn</a></td></tr>
<tr class="memdesc:aa774d04976eda764c1514bf4562876bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_qspi0_egress actual.  <a href="#aa774d04976eda764c1514bf4562876bb">More...</a><br/></td></tr>
<tr class="separator:aa774d04976eda764c1514bf4562876bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af61944150b4454b6b19b156f751fb188"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#af61944150b4454b6b19b156f751fb188">udma_qspi1_egress_act_trn</a></td></tr>
<tr class="memdesc:af61944150b4454b6b19b156f751fb188"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_qspi1_egress actual.  <a href="#af61944150b4454b6b19b156f751fb188">More...</a><br/></td></tr>
<tr class="separator:af61944150b4454b6b19b156f751fb188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b5c446fc0ee746c9b28bc132b83d3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ab8b5c446fc0ee746c9b28bc132b83d3e">udma_i2c0_egress_act_trn</a></td></tr>
<tr class="memdesc:ab8b5c446fc0ee746c9b28bc132b83d3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_i2c0_egress actual.  <a href="#ab8b5c446fc0ee746c9b28bc132b83d3e">More...</a><br/></td></tr>
<tr class="separator:ab8b5c446fc0ee746c9b28bc132b83d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047254c71dab082a80dcd8afc1aa5beb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a047254c71dab082a80dcd8afc1aa5beb">udma_i2c1_egress_act_trn</a></td></tr>
<tr class="memdesc:a047254c71dab082a80dcd8afc1aa5beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_i2c1_egress actual.  <a href="#a047254c71dab082a80dcd8afc1aa5beb">More...</a><br/></td></tr>
<tr class="separator:a047254c71dab082a80dcd8afc1aa5beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ef296311c5802d1c8e37e0ba1062a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ab0ef296311c5802d1c8e37e0ba1062a4">udma_uart0_egress_act_trn</a></td></tr>
<tr class="memdesc:ab0ef296311c5802d1c8e37e0ba1062a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_uart0_egress actual.  <a href="#ab0ef296311c5802d1c8e37e0ba1062a4">More...</a><br/></td></tr>
<tr class="separator:ab0ef296311c5802d1c8e37e0ba1062a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38e5f3258771dbd310116f2f9a66670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ad38e5f3258771dbd310116f2f9a66670">udma_uart1_egress_act_trn</a></td></tr>
<tr class="memdesc:ad38e5f3258771dbd310116f2f9a66670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_uart1_egress actual.  <a href="#ad38e5f3258771dbd310116f2f9a66670">More...</a><br/></td></tr>
<tr class="separator:ad38e5f3258771dbd310116f2f9a66670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15fa5d2f63e6e456290e08f22be0457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ad15fa5d2f63e6e456290e08f22be0457">apb_i2c_egress_act_trn</a></td></tr>
<tr class="memdesc:ad15fa5d2f63e6e456290e08f22be0457"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for apb_i2c_egress actual.  <a href="#ad15fa5d2f63e6e456290e08f22be0457">More...</a><br/></td></tr>
<tr class="separator:ad15fa5d2f63e6e456290e08f22be0457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed92429c4dea6753491fda8a58aa7d9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aed92429c4dea6753491fda8a58aa7d9b">gpio_egress_act_trn</a></td></tr>
<tr class="memdesc:aed92429c4dea6753491fda8a58aa7d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for gpio_egress actual.  <a href="#aed92429c4dea6753491fda8a58aa7d9b">More...</a><br/></td></tr>
<tr class="separator:aed92429c4dea6753491fda8a58aa7d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf932be1a4e1bed7f2a1bcceb7e1a8bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#acf932be1a4e1bed7f2a1bcceb7e1a8bf">event_act_trn</a></td></tr>
<tr class="memdesc:acf932be1a4e1bed7f2a1bcceb7e1a8bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for event actual.  <a href="#acf932be1a4e1bed7f2a1bcceb7e1a8bf">More...</a><br/></td></tr>
<tr class="separator:acf932be1a4e1bed7f2a1bcceb7e1a8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefcafc289de77fa79acc339a71dcfa22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aefcafc289de77fa79acc339a71dcfa22">dbg_act_trn</a></td></tr>
<tr class="memdesc:aefcafc289de77fa79acc339a71dcfa22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for dbg actual.  <a href="#aefcafc289de77fa79acc339a71dcfa22">More...</a><br/></td></tr>
<tr class="separator:aefcafc289de77fa79acc339a71dcfa22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd27e2545514f5d06ccbc1bd83f79ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aadd27e2545514f5d06ccbc1bd83f79ff">udma_qspi0_ingress_act_trn</a></td></tr>
<tr class="memdesc:aadd27e2545514f5d06ccbc1bd83f79ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_qspi0_ingress actual.  <a href="#aadd27e2545514f5d06ccbc1bd83f79ff">More...</a><br/></td></tr>
<tr class="separator:aadd27e2545514f5d06ccbc1bd83f79ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67fc48e9b1bde9638eca96c8845b3bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ac67fc48e9b1bde9638eca96c8845b3bf">udma_qspi1_ingress_act_trn</a></td></tr>
<tr class="memdesc:ac67fc48e9b1bde9638eca96c8845b3bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_qspi1_ingress actual.  <a href="#ac67fc48e9b1bde9638eca96c8845b3bf">More...</a><br/></td></tr>
<tr class="separator:ac67fc48e9b1bde9638eca96c8845b3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87fbdd41012db36dd73ef7ff9fb7e3d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a87fbdd41012db36dd73ef7ff9fb7e3d2">udma_camera_act_trn</a></td></tr>
<tr class="memdesc:a87fbdd41012db36dd73ef7ff9fb7e3d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_camera actual.  <a href="#a87fbdd41012db36dd73ef7ff9fb7e3d2">More...</a><br/></td></tr>
<tr class="separator:a87fbdd41012db36dd73ef7ff9fb7e3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287c7b7fc4058670fe414a6bd501d4c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a287c7b7fc4058670fe414a6bd501d4c5">udma_i2c0_ingress_act_trn</a></td></tr>
<tr class="memdesc:a287c7b7fc4058670fe414a6bd501d4c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_i2c0_ingress actual.  <a href="#a287c7b7fc4058670fe414a6bd501d4c5">More...</a><br/></td></tr>
<tr class="separator:a287c7b7fc4058670fe414a6bd501d4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ca9a5971cadd71a5731bf4b063c046"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a40ca9a5971cadd71a5731bf4b063c046">udma_i2c1_ingress_act_trn</a></td></tr>
<tr class="memdesc:a40ca9a5971cadd71a5731bf4b063c046"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_i2c1_ingress actual.  <a href="#a40ca9a5971cadd71a5731bf4b063c046">More...</a><br/></td></tr>
<tr class="separator:a40ca9a5971cadd71a5731bf4b063c046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd720b5e3b75940c38b3e60f2b9a9b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a3dd720b5e3b75940c38b3e60f2b9a9b5">udma_uart0_ingress_act_trn</a></td></tr>
<tr class="memdesc:a3dd720b5e3b75940c38b3e60f2b9a9b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_uart0_ingress actual.  <a href="#a3dd720b5e3b75940c38b3e60f2b9a9b5">More...</a><br/></td></tr>
<tr class="separator:a3dd720b5e3b75940c38b3e60f2b9a9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b05d77aabea01d57f79311e790a2de9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a1b05d77aabea01d57f79311e790a2de9">udma_uart1_ingress_act_trn</a></td></tr>
<tr class="memdesc:a1b05d77aabea01d57f79311e790a2de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for udma_uart1_ingress actual.  <a href="#a1b05d77aabea01d57f79311e790a2de9">More...</a><br/></td></tr>
<tr class="separator:a1b05d77aabea01d57f79311e790a2de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e384f25c5399af41fe05ad8b6c3a120"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a7e384f25c5399af41fe05ad8b6c3a120">apb_i2c_ingress_act_trn</a></td></tr>
<tr class="memdesc:a7e384f25c5399af41fe05ad8b6c3a120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transaction to be sampled for apb_i2c_ingress actual.  <a href="#a7e384f25c5399af41fe05ad8b6c3a120">More...</a><br/></td></tr>
<tr class="separator:a7e384f25c5399af41fe05ad8b6c3a120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TLM</div></td></tr>
<tr class="memitem:a7eb24504ea1553a1766cb8e1d222ee45"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a7eb24504ea1553a1766cb8e1d222ee45">udma_qspi0_ingress_exp_fifo</a></td></tr>
<tr class="memdesc:a7eb24504ea1553a1766cb8e1d222ee45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_qspi0_ingress expected transactions.  <a href="#a7eb24504ea1553a1766cb8e1d222ee45">More...</a><br/></td></tr>
<tr class="separator:a7eb24504ea1553a1766cb8e1d222ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76c7a712c796c2150db24785e4bf1ee3"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a76c7a712c796c2150db24785e4bf1ee3">udma_qspi1_ingress_exp_fifo</a></td></tr>
<tr class="memdesc:a76c7a712c796c2150db24785e4bf1ee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_qspi1_ingress expected transactions.  <a href="#a76c7a712c796c2150db24785e4bf1ee3">More...</a><br/></td></tr>
<tr class="separator:a76c7a712c796c2150db24785e4bf1ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b33bd6c3ef3817bac3cdcd49107b9c"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a17b33bd6c3ef3817bac3cdcd49107b9c">udma_camera_exp_fifo</a></td></tr>
<tr class="memdesc:a17b33bd6c3ef3817bac3cdcd49107b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_camera expected transactions.  <a href="#a17b33bd6c3ef3817bac3cdcd49107b9c">More...</a><br/></td></tr>
<tr class="separator:a17b33bd6c3ef3817bac3cdcd49107b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6ab745e095d290d7e09364ed362091"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#afa6ab745e095d290d7e09364ed362091">udma_i2c0_ingress_exp_fifo</a></td></tr>
<tr class="memdesc:afa6ab745e095d290d7e09364ed362091"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_i2c0_ingress expected transactions.  <a href="#afa6ab745e095d290d7e09364ed362091">More...</a><br/></td></tr>
<tr class="separator:afa6ab745e095d290d7e09364ed362091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2131671718b0934b50fdc3ca64a00e75"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a2131671718b0934b50fdc3ca64a00e75">udma_i2c1_ingress_exp_fifo</a></td></tr>
<tr class="memdesc:a2131671718b0934b50fdc3ca64a00e75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_i2c1_ingress expected transactions.  <a href="#a2131671718b0934b50fdc3ca64a00e75">More...</a><br/></td></tr>
<tr class="separator:a2131671718b0934b50fdc3ca64a00e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896c036b8ca07da4c64cb2e6da43ddf3"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a896c036b8ca07da4c64cb2e6da43ddf3">udma_uart0_ingress_exp_fifo</a></td></tr>
<tr class="memdesc:a896c036b8ca07da4c64cb2e6da43ddf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_uart0_ingress expected transactions.  <a href="#a896c036b8ca07da4c64cb2e6da43ddf3">More...</a><br/></td></tr>
<tr class="separator:a896c036b8ca07da4c64cb2e6da43ddf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a61ed49f8bea5a0692bbbf534e2bc58"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a8a61ed49f8bea5a0692bbbf534e2bc58">udma_uart1_ingress_exp_fifo</a></td></tr>
<tr class="memdesc:a8a61ed49f8bea5a0692bbbf534e2bc58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_uart1_ingress expected transactions.  <a href="#a8a61ed49f8bea5a0692bbbf534e2bc58">More...</a><br/></td></tr>
<tr class="separator:a8a61ed49f8bea5a0692bbbf534e2bc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2e0da697e53152a3d35778da14fdab"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a9d2e0da697e53152a3d35778da14fdab">apb_i2c_ingress_exp_fifo</a></td></tr>
<tr class="memdesc:a9d2e0da697e53152a3d35778da14fdab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for apb_i2c_ingress expected transactions.  <a href="#a9d2e0da697e53152a3d35778da14fdab">More...</a><br/></td></tr>
<tr class="separator:a9d2e0da697e53152a3d35778da14fdab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28777625da91ab50bebbb88d4e223b3"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ae28777625da91ab50bebbb88d4e223b3">gpio_ingress_exp_fifo</a></td></tr>
<tr class="memdesc:ae28777625da91ab50bebbb88d4e223b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for gpio_ingress expected transactions.  <a href="#ae28777625da91ab50bebbb88d4e223b3">More...</a><br/></td></tr>
<tr class="separator:ae28777625da91ab50bebbb88d4e223b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71093db5ad2a4c9581e52d6a967967ad"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a71093db5ad2a4c9581e52d6a967967ad">mon_event_exp_fifo</a></td></tr>
<tr class="memdesc:a71093db5ad2a4c9581e52d6a967967ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for mon_event expected transactions.  <a href="#a71093db5ad2a4c9581e52d6a967967ad">More...</a><br/></td></tr>
<tr class="separator:a71093db5ad2a4c9581e52d6a967967ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2396375d969ce95b079f77e4f78f2017"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a2396375d969ce95b079f77e4f78f2017">mon_dbg_exp_fifo</a></td></tr>
<tr class="memdesc:a2396375d969ce95b079f77e4f78f2017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for mon_dbg expected transactions.  <a href="#a2396375d969ce95b079f77e4f78f2017">More...</a><br/></td></tr>
<tr class="separator:a2396375d969ce95b079f77e4f78f2017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39a7c2d3b4b1b324d36d99728316c91"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ae39a7c2d3b4b1b324d36d99728316c91">udma_qspi0_egress_exp_fifo</a></td></tr>
<tr class="memdesc:ae39a7c2d3b4b1b324d36d99728316c91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_qspi0_egress expected transactions.  <a href="#ae39a7c2d3b4b1b324d36d99728316c91">More...</a><br/></td></tr>
<tr class="separator:ae39a7c2d3b4b1b324d36d99728316c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a4af8608efab4e279870542eca14e6"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a45a4af8608efab4e279870542eca14e6">udma_qspi1_egress_exp_fifo</a></td></tr>
<tr class="memdesc:a45a4af8608efab4e279870542eca14e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_qspi1_egress expected transactions.  <a href="#a45a4af8608efab4e279870542eca14e6">More...</a><br/></td></tr>
<tr class="separator:a45a4af8608efab4e279870542eca14e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefde097a02d04f9e3b790642e50ea5c9"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aefde097a02d04f9e3b790642e50ea5c9">udma_i2c0_egress_exp_fifo</a></td></tr>
<tr class="memdesc:aefde097a02d04f9e3b790642e50ea5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_i2c0_egress expected transactions.  <a href="#aefde097a02d04f9e3b790642e50ea5c9">More...</a><br/></td></tr>
<tr class="separator:aefde097a02d04f9e3b790642e50ea5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1274f12cc15056a367e4cac199554fc6"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a1274f12cc15056a367e4cac199554fc6">udma_i2c1_egress_exp_fifo</a></td></tr>
<tr class="memdesc:a1274f12cc15056a367e4cac199554fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_i2c1_egress expected transactions.  <a href="#a1274f12cc15056a367e4cac199554fc6">More...</a><br/></td></tr>
<tr class="separator:a1274f12cc15056a367e4cac199554fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac700ffd39cce439774fffa06d1fe23c5"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#ac700ffd39cce439774fffa06d1fe23c5">udma_uart0_egress_exp_fifo</a></td></tr>
<tr class="memdesc:ac700ffd39cce439774fffa06d1fe23c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_uart0_egress expected transactions.  <a href="#ac700ffd39cce439774fffa06d1fe23c5">More...</a><br/></td></tr>
<tr class="separator:ac700ffd39cce439774fffa06d1fe23c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1104b0d0d60ddc6c781ebbd2966b4e55"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a1104b0d0d60ddc6c781ebbd2966b4e55">udma_uart1_egress_exp_fifo</a></td></tr>
<tr class="memdesc:a1104b0d0d60ddc6c781ebbd2966b4e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_uart1_egress expected transactions.  <a href="#a1104b0d0d60ddc6c781ebbd2966b4e55">More...</a><br/></td></tr>
<tr class="separator:a1104b0d0d60ddc6c781ebbd2966b4e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c241800977b832f743498aa4cc900d1"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a3c241800977b832f743498aa4cc900d1">apb_i2c_egress_exp_fifo</a></td></tr>
<tr class="memdesc:a3c241800977b832f743498aa4cc900d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for apb_i2c_egress expected transactions.  <a href="#a3c241800977b832f743498aa4cc900d1">More...</a><br/></td></tr>
<tr class="separator:a3c241800977b832f743498aa4cc900d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccbe9c5d5ce9dbbc56142e7a00ee678"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a4ccbe9c5d5ce9dbbc56142e7a00ee678">gpio_egress_exp_fifo</a></td></tr>
<tr class="memdesc:a4ccbe9c5d5ce9dbbc56142e7a00ee678"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for gpio_egress expected transactions.  <a href="#a4ccbe9c5d5ce9dbbc56142e7a00ee678">More...</a><br/></td></tr>
<tr class="separator:a4ccbe9c5d5ce9dbbc56142e7a00ee678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc5fbc3c85e810f38aee2159cfd348e"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a5fc5fbc3c85e810f38aee2159cfd348e">event_exp_fifo</a></td></tr>
<tr class="memdesc:a5fc5fbc3c85e810f38aee2159cfd348e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for event expected transactions.  <a href="#a5fc5fbc3c85e810f38aee2159cfd348e">More...</a><br/></td></tr>
<tr class="separator:a5fc5fbc3c85e810f38aee2159cfd348e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a10d6dd6322f71b531bff5f25ce588"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a70a10d6dd6322f71b531bff5f25ce588">dbg_exp_fifo</a></td></tr>
<tr class="memdesc:a70a10d6dd6322f71b531bff5f25ce588"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for dbg expected transactions.  <a href="#a70a10d6dd6322f71b531bff5f25ce588">More...</a><br/></td></tr>
<tr class="separator:a70a10d6dd6322f71b531bff5f25ce588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4242aeec3cdc0d32aecdafe4a213928c"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a4242aeec3cdc0d32aecdafe4a213928c">udma_qspi0_egress_act_fifo</a></td></tr>
<tr class="memdesc:a4242aeec3cdc0d32aecdafe4a213928c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_qspi0_egress actual transactions.  <a href="#a4242aeec3cdc0d32aecdafe4a213928c">More...</a><br/></td></tr>
<tr class="separator:a4242aeec3cdc0d32aecdafe4a213928c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b191b9c564ec0fd29a391cacb8b5eaa"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a9b191b9c564ec0fd29a391cacb8b5eaa">udma_qspi1_egress_act_fifo</a></td></tr>
<tr class="memdesc:a9b191b9c564ec0fd29a391cacb8b5eaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_qspi1_egress actual transactions.  <a href="#a9b191b9c564ec0fd29a391cacb8b5eaa">More...</a><br/></td></tr>
<tr class="separator:a9b191b9c564ec0fd29a391cacb8b5eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b270450e7eea248762a385f86eba23a"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a0b270450e7eea248762a385f86eba23a">udma_i2c0_egress_act_fifo</a></td></tr>
<tr class="memdesc:a0b270450e7eea248762a385f86eba23a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_i2c0_egress actual transactions.  <a href="#a0b270450e7eea248762a385f86eba23a">More...</a><br/></td></tr>
<tr class="separator:a0b270450e7eea248762a385f86eba23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9903de9c2c650f8f7f2763fc7897061"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#af9903de9c2c650f8f7f2763fc7897061">udma_i2c1_egress_act_fifo</a></td></tr>
<tr class="memdesc:af9903de9c2c650f8f7f2763fc7897061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_i2c1_egress actual transactions.  <a href="#af9903de9c2c650f8f7f2763fc7897061">More...</a><br/></td></tr>
<tr class="separator:af9903de9c2c650f8f7f2763fc7897061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496d7cdf6e7cc5894ac20283e9f36b60"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a496d7cdf6e7cc5894ac20283e9f36b60">udma_uart0_egress_act_fifo</a></td></tr>
<tr class="memdesc:a496d7cdf6e7cc5894ac20283e9f36b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_uart0_egress actual transactions.  <a href="#a496d7cdf6e7cc5894ac20283e9f36b60">More...</a><br/></td></tr>
<tr class="separator:a496d7cdf6e7cc5894ac20283e9f36b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af608f79326f28ff65ec541872ce41275"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#af608f79326f28ff65ec541872ce41275">udma_uart1_egress_act_fifo</a></td></tr>
<tr class="memdesc:af608f79326f28ff65ec541872ce41275"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_uart1_egress actual transactions.  <a href="#af608f79326f28ff65ec541872ce41275">More...</a><br/></td></tr>
<tr class="separator:af608f79326f28ff65ec541872ce41275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f571ed35ef7a7f0b49c3ca9ef621a87"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a8f571ed35ef7a7f0b49c3ca9ef621a87">apb_i2c_egress_act_fifo</a></td></tr>
<tr class="memdesc:a8f571ed35ef7a7f0b49c3ca9ef621a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for apb_i2c_egress actual transactions.  <a href="#a8f571ed35ef7a7f0b49c3ca9ef621a87">More...</a><br/></td></tr>
<tr class="separator:a8f571ed35ef7a7f0b49c3ca9ef621a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa151d4143bde9c7bfa728da9b674d2b9"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aa151d4143bde9c7bfa728da9b674d2b9">gpio_egress_act_fifo</a></td></tr>
<tr class="memdesc:aa151d4143bde9c7bfa728da9b674d2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for gpio_egress actual transactions.  <a href="#aa151d4143bde9c7bfa728da9b674d2b9">More...</a><br/></td></tr>
<tr class="separator:aa151d4143bde9c7bfa728da9b674d2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f27e92ec99f485475aa9c0ca0cc381"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a27f27e92ec99f485475aa9c0ca0cc381">event_act_fifo</a></td></tr>
<tr class="memdesc:a27f27e92ec99f485475aa9c0ca0cc381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for event actual transactions.  <a href="#a27f27e92ec99f485475aa9c0ca0cc381">More...</a><br/></td></tr>
<tr class="separator:a27f27e92ec99f485475aa9c0ca0cc381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdf176808c2b5ee61de088fddd657c5"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#abfdf176808c2b5ee61de088fddd657c5">dbg_act_fifo</a></td></tr>
<tr class="memdesc:abfdf176808c2b5ee61de088fddd657c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for dbg actual transactions.  <a href="#abfdf176808c2b5ee61de088fddd657c5">More...</a><br/></td></tr>
<tr class="separator:abfdf176808c2b5ee61de088fddd657c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6827a33186e56bf0a0c55003b2177551"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a6827a33186e56bf0a0c55003b2177551">udma_qspi0_ingress_act_fifo</a></td></tr>
<tr class="memdesc:a6827a33186e56bf0a0c55003b2177551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_qspi0_ingress actual transactions.  <a href="#a6827a33186e56bf0a0c55003b2177551">More...</a><br/></td></tr>
<tr class="separator:a6827a33186e56bf0a0c55003b2177551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab1d0e08627a57041fa1701b5bbdd23"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a0ab1d0e08627a57041fa1701b5bbdd23">udma_qspi1_ingress_act_fifo</a></td></tr>
<tr class="memdesc:a0ab1d0e08627a57041fa1701b5bbdd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_qspi1_ingress actual transactions.  <a href="#a0ab1d0e08627a57041fa1701b5bbdd23">More...</a><br/></td></tr>
<tr class="separator:a0ab1d0e08627a57041fa1701b5bbdd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8720889d669faed8cf29aec830d3689"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#aa8720889d669faed8cf29aec830d3689">udma_camera_act_fifo</a></td></tr>
<tr class="memdesc:aa8720889d669faed8cf29aec830d3689"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_camera actual transactions.  <a href="#aa8720889d669faed8cf29aec830d3689">More...</a><br/></td></tr>
<tr class="separator:aa8720889d669faed8cf29aec830d3689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c1d2b4f878b969fd481896d011a754"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a07c1d2b4f878b969fd481896d011a754">udma_i2c0_ingress_act_fifo</a></td></tr>
<tr class="memdesc:a07c1d2b4f878b969fd481896d011a754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_i2c0_ingress actual transactions.  <a href="#a07c1d2b4f878b969fd481896d011a754">More...</a><br/></td></tr>
<tr class="separator:a07c1d2b4f878b969fd481896d011a754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2f67145bd6a868179cabd0208f20dd"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a9d2f67145bd6a868179cabd0208f20dd">udma_i2c1_ingress_act_fifo</a></td></tr>
<tr class="memdesc:a9d2f67145bd6a868179cabd0208f20dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_i2c1_ingress actual transactions.  <a href="#a9d2f67145bd6a868179cabd0208f20dd">More...</a><br/></td></tr>
<tr class="separator:a9d2f67145bd6a868179cabd0208f20dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d6cd0e40f3fd80f6539b6e0a6e0c2b"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a30d6cd0e40f3fd80f6539b6e0a6e0c2b">udma_uart0_ingress_act_fifo</a></td></tr>
<tr class="memdesc:a30d6cd0e40f3fd80f6539b6e0a6e0c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_uart0_ingress actual transactions.  <a href="#a30d6cd0e40f3fd80f6539b6e0a6e0c2b">More...</a><br/></td></tr>
<tr class="separator:a30d6cd0e40f3fd80f6539b6e0a6e0c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254a2852f5caf07469ffc8ecf1d9d08d"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a254a2852f5caf07469ffc8ecf1d9d08d">udma_uart1_ingress_act_fifo</a></td></tr>
<tr class="memdesc:a254a2852f5caf07469ffc8ecf1d9d08d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for udma_uart1_ingress actual transactions.  <a href="#a254a2852f5caf07469ffc8ecf1d9d08d">More...</a><br/></td></tr>
<tr class="separator:a254a2852f5caf07469ffc8ecf1d9d08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f301117dd596186fbb463f5603ee5a9"><td class="memItemLeft" align="right" valign="top">uvm_tlm_analysis_fifo<br class="typebreak"/>
&lt; <a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classuvme__cvmcu__chip__cov__model__c.html#a0f301117dd596186fbb463f5603ee5a9">apb_i2c_ingress_act_fifo</a></td></tr>
<tr class="memdesc:a0f301117dd596186fbb463f5603ee5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue for apb_i2c_ingress actual transactions.  <a href="#a0f301117dd596186fbb463f5603ee5a9">More...</a><br/></td></tr>
<tr class="separator:a0f301117dd596186fbb463f5603ee5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="ab0e0933b257b79137767bef671fba3ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_cfg_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for #cfg. </p>

</div>
</div>
<a class="anchor" id="ac1b8322f134825d950410c5a5e13c07e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_cntxt_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for #cntxt. </p>

</div>
</div>
<a class="anchor" id="ae4a13e5242783ac9b34cd238ee53d383"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_probe_vif_sys_clk_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for probe virtual interface signals clocked to sys_clk. </p>

</div>
</div>
<a class="anchor" id="a298153ca6ad800f35478e3ee1e3a9bef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_probe_vif_jtag_clk_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for probe virtual interface signals clocked to jtag_clk. </p>

</div>
</div>
<a class="anchor" id="aecc3bc46ed4acb60d3edcc8571f656a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_qspi0_ingress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_qspi0_ingress expected transaction: udma_qspi0_ingress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a30974f34ad32ac23771f12f8df0ca2c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_qspi1_ingress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_qspi1_ingress expected transaction: udma_qspi1_ingress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="aa10fa00d2882918e445c4acaf9374a74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_camera_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_camera expected transaction: udma_camera_exp_trn. </p>

</div>
</div>
<a class="anchor" id="afd4350c9b74f5bb243309fb43e9e3078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_i2c0_ingress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_i2c0_ingress expected transaction: udma_i2c0_ingress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a94c3cb165cc7ae1c73fd1b8260e8b3af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_i2c1_ingress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_i2c1_ingress expected transaction: udma_i2c1_ingress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="aed2e42c272387eec32ceb2bda87723ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_uart0_ingress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_uart0_ingress expected transaction: udma_uart0_ingress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="aec32d914d0674aecf601fd184e11bf65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_uart1_ingress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_uart1_ingress expected transaction: udma_uart1_ingress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a491ac3ad9d970a960792c601b1dbb6d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_apb_i2c_ingress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for apb_i2c_ingress expected transaction: apb_i2c_ingress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a748da3a25ace592ea9afe9b67f493df4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_gpio_ingress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for gpio_ingress expected transaction: gpio_ingress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a86e633e22ebef325b2cf5fcc13546802"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_mon_event_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for mon_event expected transaction: mon_event_exp_trn. </p>

</div>
</div>
<a class="anchor" id="abdddc6236acd203a4a1756d9d660ec8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_mon_dbg_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for mon_dbg expected transaction: mon_dbg_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a683e12bb5e81be8e71380b2a3ff4a82a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_qspi0_egress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_qspi0_egress expected transaction: udma_qspi0_egress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a13c00e3d3d99c7db5765e081e456c24f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_qspi1_egress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_qspi1_egress expected transaction: udma_qspi1_egress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="ae67a5e11941cabf9829a9b57d222d1c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_i2c0_egress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_i2c0_egress expected transaction: udma_i2c0_egress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a7926e797f805358548280c0abd72530b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_i2c1_egress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_i2c1_egress expected transaction: udma_i2c1_egress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a9e81b3e731cf27fa1bdde67d0d47a595"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_uart0_egress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_uart0_egress expected transaction: udma_uart0_egress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="aa9ad4410b9b89807ced9d5b506ed5199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_uart1_egress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_uart1_egress expected transaction: udma_uart1_egress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a3fd76ed8d51ad9183bc2843dbb273c16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_apb_i2c_egress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for apb_i2c_egress expected transaction: apb_i2c_egress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a7d0b1c4bca8d8cb8225bd3777cb1b89e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_gpio_egress_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for gpio_egress expected transaction: gpio_egress_exp_trn. </p>

</div>
</div>
<a class="anchor" id="ab6bd7bf27db28c5c92626611ed908ddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_event_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for event expected transaction: event_exp_trn. </p>

</div>
</div>
<a class="anchor" id="a9ae9acf3dde5b617b1ef3a160aa124bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_dbg_exp_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for dbg expected transaction: dbg_exp_trn. </p>

</div>
</div>
<a class="anchor" id="ab48afadb26c8b6a5fc2af17984504751"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_qspi0_egress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_qspi0_egress actual transaction: udma_qspi0_egress_act_trn. </p>

</div>
</div>
<a class="anchor" id="a21daf97bcdd11785961574904bd69fff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_qspi1_egress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_qspi1_egress actual transaction: udma_qspi1_egress_act_trn. </p>

</div>
</div>
<a class="anchor" id="ad1ff87aa2f9c39268e61adc38d07c43f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_i2c0_egress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_i2c0_egress actual transaction: udma_i2c0_egress_act_trn. </p>

</div>
</div>
<a class="anchor" id="a0830a720f3694077b7d1d6f980c5e0cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_i2c1_egress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_i2c1_egress actual transaction: udma_i2c1_egress_act_trn. </p>

</div>
</div>
<a class="anchor" id="a6a74403c8075300624aaaf3d8c3adf1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_uart0_egress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_uart0_egress actual transaction: udma_uart0_egress_act_trn. </p>

</div>
</div>
<a class="anchor" id="a109e4df8bc7050cffea870600afab31a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_uart1_egress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_uart1_egress actual transaction: udma_uart1_egress_act_trn. </p>

</div>
</div>
<a class="anchor" id="a1b102f73d3c071a829d4739888730264"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_apb_i2c_egress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for apb_i2c_egress actual transaction: apb_i2c_egress_act_trn. </p>

</div>
</div>
<a class="anchor" id="a9ab481d2c37d205c879d13ba6eda6a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_gpio_egress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for gpio_egress actual transaction: gpio_egress_act_trn. </p>

</div>
</div>
<a class="anchor" id="a6add4b9e80bc6e557cb37f607972ce53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_event_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for event actual transaction: event_act_trn. </p>

</div>
</div>
<a class="anchor" id="a348a89fddf84577e9fbf0d1a6ebb7841"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_dbg_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for dbg actual transaction: dbg_act_trn. </p>

</div>
</div>
<a class="anchor" id="a92505d325d57aaae4e80624900e273de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_qspi0_ingress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_qspi0_ingress actual transaction: udma_qspi0_ingress_act_trn. </p>

</div>
</div>
<a class="anchor" id="a516ea9290f17d4483624964b38c5cda4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_qspi1_ingress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_qspi1_ingress actual transaction: udma_qspi1_ingress_act_trn. </p>

</div>
</div>
<a class="anchor" id="acc74d3267cc8f79c5bc6c51aaa0c21ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_camera_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_camera actual transaction: udma_camera_act_trn. </p>

</div>
</div>
<a class="anchor" id="a9e0234a5c0fc9b29efd4586c3b4bf0f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_i2c0_ingress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_i2c0_ingress actual transaction: udma_i2c0_ingress_act_trn. </p>

</div>
</div>
<a class="anchor" id="aec875a6ab6289832671dce1601698f4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_i2c1_ingress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_i2c1_ingress actual transaction: udma_i2c1_ingress_act_trn. </p>

</div>
</div>
<a class="anchor" id="adb6eb79093269b8a6b4b686c949e31ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_uart0_ingress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_uart0_ingress actual transaction: udma_uart0_ingress_act_trn. </p>

</div>
</div>
<a class="anchor" id="a712e08f0cad1f3052a174c359225474f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_udma_uart1_ingress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for udma_uart1_ingress actual transaction: udma_uart1_ingress_act_trn. </p>

</div>
</div>
<a class="anchor" id="ad2a8d77ba01a6663043301b0a3620112"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_apb_i2c_ingress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for apb_i2c_ingress actual transaction: apb_i2c_ingress_act_trn. </p>

</div>
</div>
<a class="anchor" id="a2ce8c28366645e5af18b31d521a16b2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">covergroup uvme_cvmcu_chip_cov_model_c::cvmcu_chip_gpio_ingress_act_cg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coverage for gpio_ingress actual transaction: gpio_ingress_act_trn. </p>

</div>
</div>
<a class="anchor" id="a233e316b9c24c90248fb8e38ddba5608"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvme_cvmcu_chip_cov_model_c::new </td>
          <td>(</td>
          <td class="paramtype">string&#160;</td>
          <td class="paramname"><em>name</em> = <code>&quot;uvme_cvmcu_chip_cov_model&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uvm_component&#160;</td>
          <td class="paramname"><em>parent</em> = <code>null</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Creates covergroups. </p>

</div>
</div>
<a class="anchor" id="abb282869efd5b058852a713706cd7e14"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_cvmcu_chip_cov_model_c::create_fifos </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates TLM FIFOs. </p>

</div>
</div>
<a class="anchor" id="a274cd996f9ad21965fccd00eec10ab25"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_cvmcu_chip_cov_model_c::sample_cfg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a231126c4d9932ed82846b26635bd3045"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void uvme_cvmcu_chip_cov_model_c::sample_cntxt </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a93bd49967a12c92ba1252357505b130c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_cov_model_c::sample_vifs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e657af8880fddfef5ed3e00f05287ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual task uvme_cvmcu_chip_cov_model_c::sample_tlm </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="ae96d835556997cda6da631bb828987a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_qspi0_ingress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_qspi0_ingress expected. </p>

</div>
</div>
<a class="anchor" id="a01b49a4e9c096de65aa747328ae5b813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_qspi1_ingress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_qspi1_ingress expected. </p>

</div>
</div>
<a class="anchor" id="a9f5cd90002b6997bace59c9653c59cb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_camera_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_camera expected. </p>

</div>
</div>
<a class="anchor" id="aeee49a653d1f2b8e9c8941fb2350b3bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_i2c0_ingress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_i2c0_ingress expected. </p>

</div>
</div>
<a class="anchor" id="ac3dc6709ffc024bc796c401a7c303174"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_i2c1_ingress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_i2c1_ingress expected. </p>

</div>
</div>
<a class="anchor" id="aaceb83af63572295c9dec1d60bb43a8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_uart0_ingress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_uart0_ingress expected. </p>

</div>
</div>
<a class="anchor" id="acf6f9048062763999c94d48c848df3a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_uart1_ingress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_uart1_ingress expected. </p>

</div>
</div>
<a class="anchor" id="a8ab07e0673314161c35112310302da0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::apb_i2c_ingress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for apb_i2c_ingress expected. </p>

</div>
</div>
<a class="anchor" id="a6933be9a11ddc3bc01fad9d781804f61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::gpio_ingress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for gpio_ingress expected. </p>

</div>
</div>
<a class="anchor" id="a82466151c7cba56449c2be7aa87cba5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::mon_event_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for mon_event expected. </p>

</div>
</div>
<a class="anchor" id="a955ef61b203ffa4e2ad486a6d3b50ece"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::mon_dbg_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for mon_dbg expected. </p>

</div>
</div>
<a class="anchor" id="ac355ff5991ce478c18794ec4869ec45b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_qspi0_egress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_qspi0_egress expected. </p>

</div>
</div>
<a class="anchor" id="ad1fd19302360d9cd030d9f4ee14cd79b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_qspi1_egress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_qspi1_egress expected. </p>

</div>
</div>
<a class="anchor" id="a18e73965eb74453a891ab593fab98d2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_i2c0_egress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_i2c0_egress expected. </p>

</div>
</div>
<a class="anchor" id="aaf539507f0098d80d0cc991c2e9def5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_i2c1_egress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_i2c1_egress expected. </p>

</div>
</div>
<a class="anchor" id="a224cd66ce6f0799247ab913eccfe15b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_uart0_egress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_uart0_egress expected. </p>

</div>
</div>
<a class="anchor" id="a3af3393d44d4d1496befa0f9b474b43f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_uart1_egress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_uart1_egress expected. </p>

</div>
</div>
<a class="anchor" id="af42fc6198b185dd5c808643f48db4b20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::apb_i2c_egress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for apb_i2c_egress expected. </p>

</div>
</div>
<a class="anchor" id="a5092484c7670e6a42da2458e07c638a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::gpio_egress_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for gpio_egress expected. </p>

</div>
</div>
<a class="anchor" id="aae7231a310324601cf875c9c17564406"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::event_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for event expected. </p>

</div>
</div>
<a class="anchor" id="a8ebb02fdc164ab23c39c0f8dd56eed8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::dbg_exp_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for dbg expected. </p>

</div>
</div>
<a class="anchor" id="aa774d04976eda764c1514bf4562876bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_qspi0_egress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_qspi0_egress actual. </p>

</div>
</div>
<a class="anchor" id="af61944150b4454b6b19b156f751fb188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_qspi1_egress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_qspi1_egress actual. </p>

</div>
</div>
<a class="anchor" id="ab8b5c446fc0ee746c9b28bc132b83d3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_i2c0_egress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_i2c0_egress actual. </p>

</div>
</div>
<a class="anchor" id="a047254c71dab082a80dcd8afc1aa5beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_i2c1_egress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_i2c1_egress actual. </p>

</div>
</div>
<a class="anchor" id="ab0ef296311c5802d1c8e37e0ba1062a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_uart0_egress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_uart0_egress actual. </p>

</div>
</div>
<a class="anchor" id="ad38e5f3258771dbd310116f2f9a66670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_uart1_egress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_uart1_egress actual. </p>

</div>
</div>
<a class="anchor" id="ad15fa5d2f63e6e456290e08f22be0457"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::apb_i2c_egress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for apb_i2c_egress actual. </p>

</div>
</div>
<a class="anchor" id="aed92429c4dea6753491fda8a58aa7d9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::gpio_egress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for gpio_egress actual. </p>

</div>
</div>
<a class="anchor" id="acf932be1a4e1bed7f2a1bcceb7e1a8bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::event_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for event actual. </p>

</div>
</div>
<a class="anchor" id="aefcafc289de77fa79acc339a71dcfa22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::dbg_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for dbg actual. </p>

</div>
</div>
<a class="anchor" id="aadd27e2545514f5d06ccbc1bd83f79ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_qspi0_ingress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_qspi0_ingress actual. </p>

</div>
</div>
<a class="anchor" id="ac67fc48e9b1bde9638eca96c8845b3bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_qspi1_ingress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_qspi1_ingress actual. </p>

</div>
</div>
<a class="anchor" id="a87fbdd41012db36dd73ef7ff9fb7e3d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_camera_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_camera actual. </p>

</div>
</div>
<a class="anchor" id="a287c7b7fc4058670fe414a6bd501d4c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_i2c0_ingress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_i2c0_ingress actual. </p>

</div>
</div>
<a class="anchor" id="a40ca9a5971cadd71a5731bf4b063c046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_i2c1_ingress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_i2c1_ingress actual. </p>

</div>
</div>
<a class="anchor" id="a3dd720b5e3b75940c38b3e60f2b9a9b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_uart0_ingress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_uart0_ingress actual. </p>

</div>
</div>
<a class="anchor" id="a1b05d77aabea01d57f79311e790a2de9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::udma_uart1_ingress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for udma_uart1_ingress actual. </p>

</div>
</div>
<a class="anchor" id="a7e384f25c5399af41fe05ad8b6c3a120"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a> uvme_cvmcu_chip_cov_model_c::apb_i2c_ingress_act_trn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transaction to be sampled for apb_i2c_ingress actual. </p>

</div>
</div>
<a class="anchor" id="a7eb24504ea1553a1766cb8e1d222ee45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_qspi0_ingress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_qspi0_ingress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a76c7a712c796c2150db24785e4bf1ee3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_qspi1_ingress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_qspi1_ingress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a17b33bd6c3ef3817bac3cdcd49107b9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_camera_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_camera expected transactions. </p>

</div>
</div>
<a class="anchor" id="afa6ab745e095d290d7e09364ed362091"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_i2c0_ingress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_i2c0_ingress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a2131671718b0934b50fdc3ca64a00e75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_i2c1_ingress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_i2c1_ingress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a896c036b8ca07da4c64cb2e6da43ddf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_uart0_ingress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_uart0_ingress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a8a61ed49f8bea5a0692bbbf534e2bc58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_uart1_ingress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_uart1_ingress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a9d2e0da697e53152a3d35778da14fdab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::apb_i2c_ingress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for apb_i2c_ingress expected transactions. </p>

</div>
</div>
<a class="anchor" id="ae28777625da91ab50bebbb88d4e223b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::gpio_ingress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for gpio_ingress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a71093db5ad2a4c9581e52d6a967967ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::mon_event_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for mon_event expected transactions. </p>

</div>
</div>
<a class="anchor" id="a2396375d969ce95b079f77e4f78f2017"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::mon_dbg_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for mon_dbg expected transactions. </p>

</div>
</div>
<a class="anchor" id="ae39a7c2d3b4b1b324d36d99728316c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_qspi0_egress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_qspi0_egress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a45a4af8608efab4e279870542eca14e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_qspi1_egress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_qspi1_egress expected transactions. </p>

</div>
</div>
<a class="anchor" id="aefde097a02d04f9e3b790642e50ea5c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_i2c0_egress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_i2c0_egress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a1274f12cc15056a367e4cac199554fc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_i2c1_egress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_i2c1_egress expected transactions. </p>

</div>
</div>
<a class="anchor" id="ac700ffd39cce439774fffa06d1fe23c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_uart0_egress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_uart0_egress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a1104b0d0d60ddc6c781ebbd2966b4e55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_uart1_egress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_uart1_egress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a3c241800977b832f743498aa4cc900d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::apb_i2c_egress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for apb_i2c_egress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a4ccbe9c5d5ce9dbbc56142e7a00ee678"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::gpio_egress_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for gpio_egress expected transactions. </p>

</div>
</div>
<a class="anchor" id="a5fc5fbc3c85e810f38aee2159cfd348e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::event_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for event expected transactions. </p>

</div>
</div>
<a class="anchor" id="a70a10d6dd6322f71b531bff5f25ce588"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::dbg_exp_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for dbg expected transactions. </p>

</div>
</div>
<a class="anchor" id="a4242aeec3cdc0d32aecdafe4a213928c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_qspi0_egress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_qspi0_egress actual transactions. </p>

</div>
</div>
<a class="anchor" id="a9b191b9c564ec0fd29a391cacb8b5eaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_qspi1_egress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_qspi1_egress actual transactions. </p>

</div>
</div>
<a class="anchor" id="a0b270450e7eea248762a385f86eba23a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_i2c0_egress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_i2c0_egress actual transactions. </p>

</div>
</div>
<a class="anchor" id="af9903de9c2c650f8f7f2763fc7897061"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_i2c1_egress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_i2c1_egress actual transactions. </p>

</div>
</div>
<a class="anchor" id="a496d7cdf6e7cc5894ac20283e9f36b60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_uart0_egress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_uart0_egress actual transactions. </p>

</div>
</div>
<a class="anchor" id="af608f79326f28ff65ec541872ce41275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_uart1_egress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_uart1_egress actual transactions. </p>

</div>
</div>
<a class="anchor" id="a8f571ed35ef7a7f0b49c3ca9ef621a87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::apb_i2c_egress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for apb_i2c_egress actual transactions. </p>

</div>
</div>
<a class="anchor" id="aa151d4143bde9c7bfa728da9b674d2b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__io__mon__trn__c.html">uvma_cvmcu_io_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::gpio_egress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for gpio_egress actual transactions. </p>

</div>
</div>
<a class="anchor" id="a27f27e92ec99f485475aa9c0ca0cc381"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__event__mon__trn__c.html">uvma_cvmcu_event_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::event_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for event actual transactions. </p>

</div>
</div>
<a class="anchor" id="abfdf176808c2b5ee61de088fddd657c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__dbg__mon__trn__c.html">uvma_cvmcu_dbg_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::dbg_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for dbg actual transactions. </p>

</div>
</div>
<a class="anchor" id="a6827a33186e56bf0a0c55003b2177551"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_qspi0_ingress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_qspi0_ingress actual transactions. </p>

</div>
</div>
<a class="anchor" id="a0ab1d0e08627a57041fa1701b5bbdd23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__spi__mon__trn__c.html">uvma_spi_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_qspi1_ingress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_qspi1_ingress actual transactions. </p>

</div>
</div>
<a class="anchor" id="aa8720889d669faed8cf29aec830d3689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__cvmcu__cpi__mon__trn__c.html">uvma_cvmcu_cpi_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_camera_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_camera actual transactions. </p>

</div>
</div>
<a class="anchor" id="a07c1d2b4f878b969fd481896d011a754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_i2c0_ingress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_i2c0_ingress actual transactions. </p>

</div>
</div>
<a class="anchor" id="a9d2f67145bd6a868179cabd0208f20dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_i2c1_ingress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_i2c1_ingress actual transactions. </p>

</div>
</div>
<a class="anchor" id="a30d6cd0e40f3fd80f6539b6e0a6e0c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_uart0_ingress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_uart0_ingress actual transactions. </p>

</div>
</div>
<a class="anchor" id="a254a2852f5caf07469ffc8ecf1d9d08d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__uart__mon__trn__c.html">uvma_uart_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::udma_uart1_ingress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for udma_uart1_ingress actual transactions. </p>

</div>
</div>
<a class="anchor" id="a0f301117dd596186fbb463f5603ee5a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uvm_tlm_analysis_fifo&lt;<a class="el" href="classuvma__i2c__mon__trn__c.html">uvma_i2c_mon_trn_c</a>&gt; uvme_cvmcu_chip_cov_model_c::apb_i2c_ingress_act_fifo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Queue for apb_i2c_ingress actual transactions. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<script type="text/javascript">
    // script for doxygen 1.9.1
    $(function() {
        $(document).ready(function(){
           toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
           toggleButton.title = "Toggle Light/Dark Mode"
           document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
       })
    })
</script>
</body>
</html>
