// Seed: 602275729
`define pp_14 0
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input id_7,
    input id_8,
    input logic id_9,
    output logic id_10,
    input id_11,
    input logic id_12,
    input logic id_13
);
  reg   id_14;
  logic id_15;
  type_26(
      1'd0 - 1, id_5, id_11 | 1
  );
  logic id_16;
  logic id_17;
  always @(*) begin
    id_14 <= 1;
  end
endmodule
