

================================================================
== Vitis HLS Report for 'generic_rint_double_s'
================================================================
* Date:           Sat Feb  6 16:57:12 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        RLCADCungrounded_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       67|  10.000 ns|  0.670 us|    1|   67|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       62|       62|         1|          1|          1|    62|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 7 2 6 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.02>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x"   --->   Operation 8 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%index_table = alloca i64 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:49]   --->   Operation 9 'alloca' 'index_table' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 64> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %x_read" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 10 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 11 'bitselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 12 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i64 %data_V"   --->   Operation 13 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%icmp_ln840 = icmp_ult  i11 %tmp_38, i11 1022"   --->   Operation 14 'icmp' 'icmp_ln840' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln840, void, void %._crit_edge" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:34]   --->   Operation 15 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%icmp_ln824 = icmp_eq  i11 %tmp_38, i11 1022"   --->   Operation 16 'icmp' 'icmp_ln824' <Predicate = (!icmp_ln840)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%icmp_ln824_3 = icmp_eq  i52 %tmp_39, i52 0"   --->   Operation 17 'icmp' 'icmp_ln824_3' <Predicate = (!icmp_ln840)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.61ns)   --->   "%and_ln34 = and i1 %icmp_ln824, i1 %icmp_ln824_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:34]   --->   Operation 18 'and' 'and_ln34' <Predicate = (!icmp_ln840)> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %and_ln34, void, void %._crit_edge" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:34]   --->   Operation 19 'br' 'br_ln34' <Predicate = (!icmp_ln840)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%icmp_ln836 = icmp_ugt  i11 %tmp_38, i11 1074"   --->   Operation 20 'icmp' 'icmp_ln836' <Predicate = (!icmp_ln840 & !and_ln34)> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.05ns)   --->   "%br_ln37 = br i1 %icmp_ln836, void, void %._crit_edge2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:37]   --->   Operation 21 'br' 'br_ln37' <Predicate = (!icmp_ln840 & !and_ln34)> <Delay = 1.05>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%index = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_V, i32 52, i32 57"   --->   Operation 22 'partselect' 'index' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i6 %index"   --->   Operation 23 'zext' 'zext_ln488' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i52 %mask_table, i64 0, i64 %zext_ln488" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:46]   --->   Operation 24 'getelementptr' 'mask_table_addr' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.66ns)   --->   "%mask = load i6 %mask_table_addr" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:73]   --->   Operation 25 'load' 'mask' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%one_half_minus_one_table_addr = getelementptr i52 %one_half_minus_one_table, i64 0, i64 %zext_ln488" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:47]   --->   Operation 26 'getelementptr' 'one_half_minus_one_table_addr' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.66ns)   --->   "%one_half = load i6 %one_half_minus_one_table_addr" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:47]   --->   Operation 27 'load' 'one_half' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 28 [1/2] (2.66ns)   --->   "%mask = load i6 %mask_table_addr" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:73]   --->   Operation 28 'load' 'mask' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_2 : Operation 29 [1/2] (2.66ns)   --->   "%one_half = load i6 %one_half_minus_one_table_addr" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:47]   --->   Operation 29 'load' 'one_half' <Predicate = true> <Delay = 2.66> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 64> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i52 %one_half" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:42]   --->   Operation 30 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.03ns)   --->   "%br_ln50 = br void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:50]   --->   Operation 31 'br' 'br_ln50' <Predicate = true> <Delay = 1.03>

State 3 <SV = 2> <Delay = 2.81>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln50, void %.split, i6 0, void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:51]   --->   Operation 32 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.37ns)   --->   "%add_ln50 = add i6 %i, i6 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:50]   --->   Operation 33 'add' 'add_ln50' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.12ns)   --->   "%icmp_ln50 = icmp_eq  i6 %i, i6 62" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:50]   --->   Operation 35 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 62, i64 62, i64 62"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %.split, void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:50]   --->   Operation 37 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln51_cast1 = zext i6 %i" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:51]   --->   Operation 38 'zext' 'trunc_ln51_cast1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %i" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:51]   --->   Operation 39 'zext' 'zext_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%index_table_addr_3 = getelementptr i7 %index_table, i64 0, i64 %trunc_ln51_cast1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:51]   --->   Operation 40 'getelementptr' 'index_table_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.38ns)   --->   "%sub_ln51 = sub i7 51, i7 %zext_ln51" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:51]   --->   Operation 41 'sub' 'sub_ln51' <Predicate = (!icmp_ln50)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.42ns)   --->   "%store_ln51 = store i7 %sub_ln51, i6 %index_table_addr_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:51]   --->   Operation 42 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 64> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%index_table_addr = getelementptr i7 %index_table, i64 0, i64 62" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:53]   --->   Operation 44 'getelementptr' 'index_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.42ns)   --->   "%store_ln53 = store i7 50, i6 %index_table_addr" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:53]   --->   Operation 45 'store' 'store_ln53' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 64> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%index_table_addr_1 = getelementptr i7 %index_table, i64 0, i64 63" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:59]   --->   Operation 46 'getelementptr' 'index_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.42ns)   --->   "%store_ln59 = store i7 52, i6 %index_table_addr_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:59]   --->   Operation 47 'store' 'store_ln59' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%index_table_addr_2 = getelementptr i7 %index_table, i64 0, i64 %zext_ln488" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:61]   --->   Operation 48 'getelementptr' 'index_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (1.42ns)   --->   "%index_table_load = load i6 %index_table_addr_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:61]   --->   Operation 49 'load' 'index_table_load' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 5.55>
ST_6 : Operation 50 [1/2] (1.42ns)   --->   "%index_table_load = load i6 %index_table_addr_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:61]   --->   Operation 50 'load' 'index_table_load' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 64> <RAM>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node data_V_3)   --->   "%sext_ln773 = sext i7 %index_table_load"   --->   Operation 51 'sext' 'sext_ln773' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node data_V_3)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 %sext_ln773"   --->   Operation 52 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.83ns)   --->   "%add_ln61 = add i53 %zext_ln42, i53 1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:61]   --->   Operation 53 'add' 'add_ln61' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 1.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node data_V_3)   --->   "%one_half_1 = select i1 %p_Result_s, i53 %add_ln61, i53 %zext_ln42" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:61]   --->   Operation 54 'select' 'one_half_1' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node data_V_3)   --->   "%zext_ln42_1 = zext i53 %one_half_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:42]   --->   Operation 55 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.99ns) (out node of the LUT)   --->   "%data_V_3 = add i64 %zext_ln42_1, i64 %data_V"   --->   Operation 56 'add' 'data_V_3' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 1.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xs_sig_V)   --->   "%tmp_40 = trunc i64 %data_V_3"   --->   Operation 57 'trunc' 'tmp_40' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xs_sig_V)   --->   "%xor_ln1302 = xor i52 %mask, i52 4503599627370495"   --->   Operation 58 'xor' 'xor_ln1302' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.67ns) (out node of the LUT)   --->   "%xs_sig_V = and i52 %tmp_40, i52 %xor_ln1302"   --->   Operation 59 'and' 'xs_sig_V' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %data_V_3, i32 52, i32 63"   --->   Operation 60 'partselect' 'tmp' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i12.i52, i12 %tmp, i52 %xs_sig_V"   --->   Operation 61 'bitconcatenate' 'p_Result_42' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln521_1 = bitcast i64 %p_Result_42" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 62 'bitcast' 'bitcast_ln521_1' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.05ns)   --->   "%br_ln74 = br void %._crit_edge2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:74]   --->   Operation 63 'br' 'br_ln74' <Predicate = (!icmp_ln840 & !and_ln34 & !icmp_ln836)> <Delay = 1.05>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%retval_0 = phi i64 %bitcast_ln521, void %._crit_edge, i64 %bitcast_ln521_1, void, i64 %x_read, void" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 64 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln76 = ret i64 %retval_0" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:76]   --->   Operation 65 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.05>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %p_Result_40, i63 0"   --->   Operation 66 'bitconcatenate' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %p_Result_41" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 67 'bitcast' 'bitcast_ln521' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.05ns)   --->   "%br_ln36 = br void %._crit_edge2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_rint.h:36]   --->   Operation 68 'br' 'br_ln36' <Predicate = true> <Delay = 1.05>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mask_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_minus_one_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                        (read             ) [ 01111111]
index_table                   (alloca           ) [ 00111100]
data_V                        (bitcast          ) [ 00111111]
p_Result_40                   (bitselect        ) [ 00000001]
tmp_38                        (partselect       ) [ 00000000]
tmp_39                        (trunc            ) [ 00000000]
icmp_ln840                    (icmp             ) [ 01111111]
br_ln34                       (br               ) [ 00000000]
icmp_ln824                    (icmp             ) [ 00000000]
icmp_ln824_3                  (icmp             ) [ 00000000]
and_ln34                      (and              ) [ 01111111]
br_ln34                       (br               ) [ 00000000]
icmp_ln836                    (icmp             ) [ 01111111]
br_ln37                       (br               ) [ 01111111]
index                         (partselect       ) [ 00000000]
zext_ln488                    (zext             ) [ 00111100]
mask_table_addr               (getelementptr    ) [ 00100000]
one_half_minus_one_table_addr (getelementptr    ) [ 00100000]
mask                          (load             ) [ 00011110]
one_half                      (load             ) [ 00000000]
zext_ln42                     (zext             ) [ 00011110]
br_ln50                       (br               ) [ 00110000]
i                             (phi              ) [ 00010000]
add_ln50                      (add              ) [ 00110000]
specpipeline_ln0              (specpipeline     ) [ 00000000]
icmp_ln50                     (icmp             ) [ 00010000]
empty                         (speclooptripcount) [ 00000000]
br_ln50                       (br               ) [ 00000000]
trunc_ln51_cast1              (zext             ) [ 00000000]
zext_ln51                     (zext             ) [ 00000000]
index_table_addr_3            (getelementptr    ) [ 00000000]
sub_ln51                      (sub              ) [ 00000000]
store_ln51                    (store            ) [ 00000000]
br_ln0                        (br               ) [ 00110000]
index_table_addr              (getelementptr    ) [ 00000000]
store_ln53                    (store            ) [ 00000000]
index_table_addr_1            (getelementptr    ) [ 00000000]
store_ln59                    (store            ) [ 00000000]
index_table_addr_2            (getelementptr    ) [ 00000010]
index_table_load              (load             ) [ 00000000]
sext_ln773                    (sext             ) [ 00000000]
p_Result_s                    (bitselect        ) [ 00000000]
add_ln61                      (add              ) [ 00000000]
one_half_1                    (select           ) [ 00000000]
zext_ln42_1                   (zext             ) [ 00000000]
data_V_3                      (add              ) [ 00000000]
tmp_40                        (trunc            ) [ 00000000]
xor_ln1302                    (xor              ) [ 00000000]
xs_sig_V                      (and              ) [ 00000000]
tmp                           (partselect       ) [ 00000000]
p_Result_42                   (bitconcatenate   ) [ 00000000]
bitcast_ln521_1               (bitcast          ) [ 00000000]
br_ln74                       (br               ) [ 00000000]
retval_0                      (phi              ) [ 00000010]
ret_ln76                      (ret              ) [ 00000000]
p_Result_41                   (bitconcatenate   ) [ 00000000]
bitcast_ln521                 (bitcast          ) [ 01000011]
br_ln36                       (br               ) [ 01000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mask_table">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="one_half_minus_one_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_minus_one_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i12.i52"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="index_table_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="index_table/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mask_table_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="52" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mask_table_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="52" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mask/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="one_half_minus_one_table_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="52" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="one_half_minus_one_table_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="one_half/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="index_table_addr_3_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="index_table_addr_3/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="6" slack="0"/>
<pin id="128" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="130" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln51/3 store_ln53/4 store_ln59/4 index_table_load/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="index_table_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="index_table_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="index_table_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="7" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="index_table_addr_1/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="index_table_addr_2_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="4"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="index_table_addr_2/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="1"/>
<pin id="151" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="160" class="1005" name="retval_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="162" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="retval_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="retval_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="64" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="4" bw="64" slack="5"/>
<pin id="169" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="6" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="data_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Result_40_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="0" index="2" bw="7" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_40/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_38_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="0" index="3" bw="7" slack="0"/>
<pin id="188" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_39_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln840_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="11" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln840/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln824_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="11" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln824_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="52" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824_3/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="and_ln34_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln836_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="11" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln836/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="index_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="0" index="3" bw="7" slack="0"/>
<pin id="232" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln488_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln488/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln42_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="52" slack="0"/>
<pin id="245" dir="1" index="1" bw="53" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln50_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln50_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln51_cast1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln51_cast1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln51_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sub_ln51_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="6" slack="0"/>
<pin id="271" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln51/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln773_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln773/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Result_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="5"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln61_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="52" slack="4"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="one_half_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="53" slack="0"/>
<pin id="294" dir="0" index="2" bw="52" slack="4"/>
<pin id="295" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="one_half_1/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln42_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="53" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="data_V_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="53" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="5"/>
<pin id="305" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_V_3/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_40_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="0"/>
<pin id="309" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="xor_ln1302_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="52" slack="4"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1302/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="xs_sig_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="52" slack="0"/>
<pin id="318" dir="0" index="1" bw="52" slack="0"/>
<pin id="319" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="xs_sig_V/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_42_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="12" slack="0"/>
<pin id="335" dir="0" index="2" bw="52" slack="0"/>
<pin id="336" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_42/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="bitcast_ln521_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521_1/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Result_41_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="4"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_41/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="bitcast_ln521_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521/7 "/>
</bind>
</comp>

<comp id="356" class="1005" name="x_read_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="5"/>
<pin id="358" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="361" class="1005" name="data_V_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="5"/>
<pin id="363" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="367" class="1005" name="p_Result_40_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="4"/>
<pin id="369" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_40 "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln840_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="5"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln840 "/>
</bind>
</comp>

<comp id="376" class="1005" name="and_ln34_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="5"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln34 "/>
</bind>
</comp>

<comp id="380" class="1005" name="icmp_ln836_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="5"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln836 "/>
</bind>
</comp>

<comp id="384" class="1005" name="zext_ln488_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="4"/>
<pin id="386" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln488 "/>
</bind>
</comp>

<comp id="389" class="1005" name="mask_table_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="1"/>
<pin id="391" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mask_table_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="one_half_minus_one_table_addr_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="1"/>
<pin id="396" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="one_half_minus_one_table_addr "/>
</bind>
</comp>

<comp id="399" class="1005" name="mask_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="52" slack="4"/>
<pin id="401" dir="1" index="1" bw="52" slack="4"/>
</pin_list>
<bind>
<opset="mask "/>
</bind>
</comp>

<comp id="404" class="1005" name="zext_ln42_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="53" slack="4"/>
<pin id="406" dir="1" index="1" bw="53" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_ln50_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="418" class="1005" name="index_table_addr_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="1"/>
<pin id="420" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="index_table_addr_2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="bitcast_ln521_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln521 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="108" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="141"><net_src comp="133" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="142" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="174"><net_src comp="76" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="171" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="171" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="183" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="183" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="193" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="203" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="183" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="171" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="240"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="246"><net_src comp="102" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="153" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="153" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="153" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="267"><net_src comp="153" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="52" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="278"><net_src comp="114" pin="7"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="279" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="307" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="302" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="337"><net_src comp="66" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="322" pin="4"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="316" pin="2"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="70" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="76" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="364"><net_src comp="171" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="370"><net_src comp="175" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="375"><net_src comp="197" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="215" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="221" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="237" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="392"><net_src comp="82" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="397"><net_src comp="95" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="402"><net_src comp="89" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="407"><net_src comp="243" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="413"><net_src comp="247" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="421"><net_src comp="142" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="426"><net_src comp="352" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="163" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: generic_rint<double> : x | {1 }
	Port: generic_rint<double> : mask_table | {1 2 }
	Port: generic_rint<double> : one_half_minus_one_table | {1 2 }
  - Chain level:
	State 1
		p_Result_40 : 1
		tmp_38 : 1
		tmp_39 : 1
		icmp_ln840 : 2
		br_ln34 : 3
		icmp_ln824 : 2
		icmp_ln824_3 : 2
		and_ln34 : 3
		br_ln34 : 3
		icmp_ln836 : 2
		br_ln37 : 3
		index : 1
		zext_ln488 : 2
		mask_table_addr : 3
		mask : 4
		one_half_minus_one_table_addr : 3
		one_half : 4
	State 2
		zext_ln42 : 1
	State 3
		add_ln50 : 1
		icmp_ln50 : 1
		br_ln50 : 2
		trunc_ln51_cast1 : 1
		zext_ln51 : 1
		index_table_addr_3 : 2
		sub_ln51 : 2
		store_ln51 : 3
	State 4
		store_ln53 : 1
		store_ln59 : 1
	State 5
		index_table_load : 1
	State 6
		sext_ln773 : 1
		p_Result_s : 2
		one_half_1 : 3
		zext_ln42_1 : 4
		data_V_3 : 5
		tmp_40 : 6
		xs_sig_V : 7
		tmp : 6
		p_Result_42 : 7
		bitcast_ln521_1 : 8
		retval_0 : 9
		ret_ln76 : 10
	State 7
		bitcast_ln521 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln50_fu_247     |    0    |    14   |
|    add   |     add_ln61_fu_286     |    0    |    59   |
|          |     data_V_3_fu_302     |    0    |    71   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln840_fu_197    |    0    |    11   |
|          |    icmp_ln824_fu_203    |    0    |    11   |
|   icmp   |   icmp_ln824_3_fu_209   |    0    |    24   |
|          |    icmp_ln836_fu_221    |    0    |    11   |
|          |     icmp_ln50_fu_253    |    0    |    10   |
|----------|-------------------------|---------|---------|
|    and   |     and_ln34_fu_215     |    0    |    2    |
|          |     xs_sig_V_fu_316     |    0    |    52   |
|----------|-------------------------|---------|---------|
|  select  |    one_half_1_fu_291    |    0    |    53   |
|----------|-------------------------|---------|---------|
|    xor   |    xor_ln1302_fu_311    |    0    |    52   |
|----------|-------------------------|---------|---------|
|    sub   |     sub_ln51_fu_268     |    0    |    14   |
|----------|-------------------------|---------|---------|
|   read   |    x_read_read_fu_76    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|    p_Result_40_fu_175   |    0    |    0    |
|          |    p_Result_s_fu_279    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      tmp_38_fu_183      |    0    |    0    |
|partselect|       index_fu_227      |    0    |    0    |
|          |        tmp_fu_322       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |      tmp_39_fu_193      |    0    |    0    |
|          |      tmp_40_fu_307      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln488_fu_237    |    0    |    0    |
|          |     zext_ln42_fu_243    |    0    |    0    |
|   zext   | trunc_ln51_cast1_fu_259 |    0    |    0    |
|          |     zext_ln51_fu_264    |    0    |    0    |
|          |    zext_ln42_1_fu_298   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |    sext_ln773_fu_275    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    p_Result_42_fu_332   |    0    |    0    |
|          |    p_Result_41_fu_345   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   384   |
|----------|-------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|index_table|    0   |   14   |    7   |
+-----------+--------+--------+--------+
|   Total   |    0   |   14   |    7   |
+-----------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|           add_ln50_reg_410          |    6   |
|           and_ln34_reg_376          |    1   |
|        bitcast_ln521_reg_423        |   64   |
|            data_V_reg_361           |   64   |
|              i_reg_149              |    6   |
|          icmp_ln836_reg_380         |    1   |
|          icmp_ln840_reg_372         |    1   |
|      index_table_addr_2_reg_418     |    6   |
|             mask_reg_399            |   52   |
|       mask_table_addr_reg_389       |    6   |
|one_half_minus_one_table_addr_reg_394|    6   |
|         p_Result_40_reg_367         |    1   |
|           retval_0_reg_160          |   64   |
|            x_read_reg_356           |   64   |
|          zext_ln42_reg_404          |   53   |
|          zext_ln488_reg_384         |   64   |
+-------------------------------------+--------+
|                Total                |   459  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_114 |  p1  |   2  |   7  |   14   ||    9    |
| grp_access_fu_114 |  p2  |   3  |   0  |    0   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   50   || 5.20771 ||    49   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   384  |
|   Memory  |    0   |    -   |   14   |    7   |
|Multiplexer|    -   |    5   |    -   |   49   |
|  Register |    -   |    -   |   459  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   473  |   440  |
+-----------+--------+--------+--------+--------+
