
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
ÿ
Running: %s
333*	simulator2¨
ó/opt/Xilinx/Vivado/2013.4/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L fifo_generator_v11_0 -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav --prj /home/ceca/litianshi/test_deinterleaver/test_deinterleaver.sim/sim_1/behav/tb.prj work.tb work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
62default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
ü
+Analyzing Verilog file "%s" into library %s165*xsimverific2©
î/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v11_0/simulation/fifo_generator_v11_0.v2default:default2(
fifo_generator_v11_02default:defaultZ10-165
Ó
+Analyzing Verilog file "%s" into library %s165*xsimverific2à
t/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v2default:default2
work2default:defaultZ10-165
ˆ
+Analyzing Verilog file "%s" into library %s165*xsimverific2ê
|/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/imports/04afterinterleaver/rx_deinterleaver_QPSK.v2default:default2
work2default:defaultZ10-165
˜
+Analyzing Verilog file "%s" into library %s165*xsimverific2ë
}/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/imports/04afterinterleaver/rx_deinterleaver_QAM64.v2default:default2
work2default:defaultZ10-165
˜
+Analyzing Verilog file "%s" into library %s165*xsimverific2ë
}/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/imports/04afterinterleaver/rx_deinterleaver_QAM16.v2default:default2
work2default:defaultZ10-165
ˆ
+Analyzing Verilog file "%s" into library %s165*xsimverific2ê
|/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/imports/04afterinterleaver/rx_deinterleaver_BPSK.v2default:default2
work2default:defaultZ10-165
˘
+Analyzing Verilog file "%s" into library %s165*xsimverific2ì
/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/imports/04afterinterleaver/rx_deinterleaver_wrapper.v2default:default2
work2default:defaultZ10-165
Ã
+Analyzing Verilog file "%s" into library %s165*xsimverific2g
S/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/new/top.v2default:default2
work2default:defaultZ10-165
«
+Analyzing Verilog file "%s" into library %s165*xsimverific2b
N/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sim_1/new/tb.v2default:default2
work2default:defaultZ10-165
™
+Analyzing Verilog file "%s" into library %s165*xsimverific2E
1/opt/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460

Compiling module %s405*	simulator2M
9fifo_generator_v11_0.fifo_generator_v11_0_bhv_ver_ss(...
2default:defaultZ43-3953

Compiling module %s405*	simulator2M
9fifo_generator_v11_0.fifo_generator_v11_0_bhv_ver_pre...
2default:defaultZ43-3953

Compiling module %s405*	simulator2M
9fifo_generator_v11_0.FIFO_GENERATOR_v11_0_CONV_VER(C_...
2default:defaultZ43-3953

Compiling module %s405*	simulator2M
9fifo_generator_v11_0.fifo_generator_v11_0(C_COMMON_CL...
2default:defaultZ43-3953
\
Compiling module %s405*	simulator2*
work.fifo_generator_0
2default:defaultZ43-3953
a
Compiling module %s405*	simulator2/
work.rx_deinterleaver_BPSK
2default:defaultZ43-3953
a
Compiling module %s405*	simulator2/
work.rx_deinterleaver_QPSK
2default:defaultZ43-3953
b
Compiling module %s405*	simulator20
work.rx_deinterleaver_QAM16
2default:defaultZ43-3953
b
Compiling module %s405*	simulator20
work.rx_deinterleaver_QAM64
2default:defaultZ43-3953
\
Compiling module %s405*	simulator2*
work.rx_deinterleaver
2default:defaultZ43-3953
O
Compiling module %s405*	simulator2
	work.top
2default:defaultZ43-3953
N
Compiling module %s405*	simulator2
work.tb
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
X
Built simulation snapshot %s
278*	simulator2
tb_behav2default:defaultZ43-3394


End Record