---
permalink: /
title: ""
excerpt: ""
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

{% if site.google_scholar_stats_use_cdn %}
{% assign gsDataBaseUrl = "https://cdn.jsdelivr.net/gh/" | append: site.repository | append: "@" %}
{% else %}
{% assign gsDataBaseUrl = "https://raw.githubusercontent.com/" | append: site.repository | append: "/" %}
{% endif %}
{% assign url = gsDataBaseUrl | append: "google-scholar-stats/gs_data_shieldsio.json" %}

<span class='anchor' id='about-me'></span>

# üòÑ Bio
I am a M.S.E student in the Shenzhen Institute for Advanced Study at [University of Electronic Science and Technology of China](https://www.uestc.edu.cn/), supervised by Xili Han. I received my B.E degree from college of Electronic Engineering, [South China Agricultural University](https://www.scau.edu.cn/). I used to intern at Guangdong Institute of Intelligence Science and Technology, [GDIIST](https://www.gdiist.cn/).

My research interest includes Hardware Formal Verification.

# üéì Educations
- <img src='./images/uestc.webp' style='width: 3em;'> **2022.09 - now**, Master, Shenzhen Institute for Advanced Study, University of Electronic Science and Technology of China. 
- <img src='./images/scau.webp' style='width: 3em;'> *2018.09 - 2022.06*, Undergraduate, College of Electronic Engineering, South China Agricultural University. 

# üíª Internships
- <img src='./images/hkust.png' style='width: 3em;'> **2024.08 - now**, Research Assistant, The Hong Kong University of Science and Technology (Guangzhou), HKUST(GZ).
- <img src='./images/gdiist.png' style='width: 3em;'> *2024.01 - 2024.06*, FPGA Engineer Intern, Guangdong Institute of Intelligence Science and Technology (GDIIST).

# üèÜ Honors and Awards
- *2022.11*  First Class of Graduate Academic Scholarship in UESTC. 
- *2023.11*  Third Class of Graduate Academic Scholarship in UESTC.
- *2023.08*  Excellent Award at the 6th China Graduate Innovation Chip Competition National Competition.
- *2023.06*  Second Prize in the 6th China Graduate Innovation Chip Competition at the UESTC.

# üî• News
- *2024.08*: &nbsp; I joined MICS at the HKUST(GZ) as a research assistant.
- *2023.11*: &nbsp;üéâ A collaborative work was accepted by EIECT 2023.

# üìù Publications 
- *Che W*. FPGA-based memory test system design and test algorithm implementation[C]//2023 3rd International Conference on Electronic Information Engineering and Computer (EIECT). IEEE, 2023: 376-380.

