

================================================================
== Vitis HLS Report for 'apply_watermark'
================================================================
* Date:           Wed May  3 22:20:15 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        HLS_project_apply_watermark
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    31731|    31731|  0.317 ms|  0.317 ms|  31643|  31643|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+
        |                      |                   |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+
        |entry_proc_U0         |entry_proc         |        0|        0|      0 ns|      0 ns|      0|      0|       no|
        |load_input_U0         |load_input         |    31642|    31642|  0.316 ms|  0.316 ms|  31642|  31642|       no|
        |compute_watermark_U0  |compute_watermark  |    31588|    31588|  0.316 ms|  0.316 ms|  31588|  31588|       no|
        |store_result_U0       |store_result       |    31642|    31642|  0.316 ms|  0.316 ms|  31642|  31642|       no|
        +----------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|     495|    340|    -|
|Instance         |       15|    -|    8183|  11645|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       15|    0|    8683|  12015|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    0|       8|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+----+------+------+-----+
    |compute_watermark_U0  |compute_watermark  |       15|   0|  3334|  5171|    0|
    |control_s_axi_U       |control_s_axi      |        0|   0|   176|   296|    0|
    |entry_proc_U0         |entry_proc         |        0|   0|     3|    29|    0|
    |gmem0_m_axi_U         |gmem0_m_axi        |        0|   0|  1621|  2323|    0|
    |gmem1_m_axi_U         |gmem1_m_axi        |        0|   0|  1621|  2323|    0|
    |load_input_U0         |load_input         |        0|   0|   763|   871|    0|
    |store_result_U0       |store_result       |        0|   0|   665|   632|    0|
    +----------------------+-------------------+---------+----+------+------+-----+
    |Total                 |                   |       15|   0|  8183| 11645|    0|
    +----------------------+-------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |inStream_U    |        0|  99|   0|    -|     2|  512|     1024|
    |outStream_U   |        0|  99|   0|    -|     2|  512|     1024|
    |output_r_c_U  |        0|  99|   0|    -|     4|   64|      256|
    |xStream_U     |        0|  99|   0|    -|     2|   32|       64|
    |yStream_U     |        0|  99|   0|    -|     2|   32|       64|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 495|   0|    0|    12| 1152|     2432|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_input_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_input_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_input_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                        |  1|   0|    1|          0|
    |ap_rst_reg_1                        |  1|   0|    1|          0|
    |ap_rst_reg_2                        |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_input_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  5|   0|    5|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|          control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|          control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|          control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|          control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|          control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|          control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|          control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  apply_watermark|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  apply_watermark|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  apply_watermark|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|            gmem1|       pointer|
+-----------------------+-----+-----+------------+-----------------+--------------+

