// Seed: 1905030284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_2
  );
  output wire id_1;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output uwire id_3;
  output wire id_2;
  input wire id_1;
  genvar id_5;
  wire id_6;
  assign id_4 = id_1;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  integer id_8;
endmodule
