/dts-v1/;
#include "lan966x.dtsi"

/ {
	model = "lan966x_pcb8290";

	chosen {
		stdout-path = &usb_uart0;
	};

	ahb {
		apb {
			usb_uart0: serial@e0808000 {
				status = "okay";
			};

			uart0: serial@e0040200 {
				status = "okay";
			};

			sdhci0: sdhci-host@e0830000 {
				status = "okay";
			};

			emmc: emmc@e0830000 {
				status = "okay";
			};

			qspi: qspi@e0834000 {
				status = "okay";

				spi-flash@0 {
					status = "okay";
					compatible = "jedec,spi-nor";
					reg = <0>;
					spi-max-frequency = <20000000>;
				};
			};

			lan966x_mdio0: mdio@4118 {
				status = "okay";

				phy0: ethernet-phy@0 {
					reg = <7>;
				};
				phy1: ethernet-phy@1 {
					reg = <8>;
				};
				phy2: ethernet-phy@2 {
					reg = <9>;
				};
				phy3: ethernet-phy@3 {
					reg = <10>;
				};
				phy4: ethernet-phy@4 {
					reg = <15>;
				};
				phy5: ethernet-phy@5 {
					reg = <16>;
				};
				phy6: ethernet-phy@6 {
					reg = <17>;
				};
				phy7: ethernet-phy@7 {
					reg = <18>;
				};
			};

			lan966x_switch: switch@0 {
				status = "okay";

				pinctrl-0 = <&miim_a_pins>;
				pinctrl-names = "default";

				ethernet-ports {
					port2: port@2 {
						reg = <2>;
						phy-handle = <&phy2>;
						phys = <&serdes 1>;
						phy-mode = "qsgmii";
					};

					port3: port@3 {
						reg = <3>;
						phy-handle = <&phy3>;
						phys = <&serdes 1>;
						phy-mode = "qsgmii";
					};

					port0: port@0 {
						reg = <0>;
						phy-handle = <&phy0>;
						phys = <&serdes 1>;
						phy-mode = "qsgmii";
					};

					port1: port@1 {
						reg = <1>;
						phy-handle = <&phy1>;
						phys = <&serdes 1>;
						phy-mode = "qsgmii";
					};

					port6: port@6 {
						reg = <6>;
						phy-handle = <&phy6>;
						phys = <&serdes 2>;
						phy-mode = "qsgmii";
					};

					port7: port@7 {
						reg = <7>;
						phy-handle = <&phy7>;
						phys = <&serdes 2>;
						phy-mode = "qsgmii";
					};

					port4: port@4 {
						reg = <4>;
						phy-handle = <&phy4>;
						phys = <&serdes 2>;
						phy-mode = "qsgmii";
					};

					port5: port@5 {
						reg = <5>;
						phy-handle = <&phy5>;
						phys = <&serdes 2>;
						phy-mode = "qsgmii";
					};
				};
			};
		};
	};
};
