set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) C:/altera/90/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc]
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) cpu.sdc]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) video_sync_generator.v]
 set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) C:/altera/90/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator_hw.tcl]
set_global_assignment -name SDC_FILE [file join $::quartus(qip_path) pll.sdc]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/90/ip/altera/sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter.v]
 set_global_assignment -name TCL_FILE [file join $::quartus(qip_path) C:/altera/90/ip/altera/sopc_builder_ip/altera_avalon_pixel_converter/altera_avalon_pixel_converter_hw.tcl]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) C:/altera/90/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator.v]
 set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) lcd_pixel_converter.v]
 set_global_assignment -name SOPC_BUILDER_SIGNATURE_ID 00248C457D110000012AE5F232CE 
 