Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/main.v" Line 1. Module main(N=2,index_size=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/connector.v" Line 1. Module connector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/main.v" Line 1. Module main(N=2,index_size=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/khar zadan/GUST/GUST/GUST.srcs/sim_1/new/connector.v" Line 1. Module connector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.connector
Compiling module xil_defaultlib.main(N=2,index_size=2)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
