WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528615 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 32 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528616 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 32 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528616 (Simulation time: 0 hr 0 min 32 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10162812 heartbeat IPC: 1.3099 cumulative IPC: 1.3099 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18073835 heartbeat IPC: 1.26406 cumulative IPC: 1.28657 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 26090249 heartbeat IPC: 1.24745 cumulative IPC: 1.27326 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 34033426 heartbeat IPC: 1.25895 cumulative IPC: 1.26965 (Simulation time: 0 hr 3 min 58 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 42079465 heartbeat IPC: 1.24285 cumulative IPC: 1.2642 (Simulation time: 0 hr 5 min 16 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 39550850 cumulative IPC: 1.2642 (Simulation time: 0 hr 5 min 16 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 39550850 (Simulation time: 0 hr 5 min 16 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.2642 instructions: 50000001 cycles: 39550850
CPU 0 Branch Prediction Accuracy: 87.5016% MPKI: 21.1486 Average ROB Occupancy at Mispredict: 15.0264
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.10488
BRANCH_INDIRECT: 0.0134
BRANCH_CONDITIONAL: 20.9887
BRANCH_DIRECT_CALL: 0.00596
BRANCH_INDIRECT_CALL: 0.0036
BRANCH_RETURN: 0.0321

LLC TOTAL       ACCESS:     136116  HIT:     110876  MISS:      25240
LLC LOAD         ACCESS:      55052  HIT:      37334  MISS:      17718
LLC RFO          ACCESS:      34353  HIT:      26962  MISS:       7391
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      46476  HIT:      46476  MISS:          0
LLC TRANSLATION  ACCESS:        235  HIT:        104  MISS:        131
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 178.977 cycles
cpu0_DTLB TOTAL       ACCESS:   12266377  HIT:   12231214  MISS:      35163
cpu0_DTLB LOAD         ACCESS:   12266377  HIT:   12231214  MISS:      35163
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.45079 cycles
cpu0_ITLB TOTAL       ACCESS:    2089084  HIT:    2088266  MISS:        818
cpu0_ITLB LOAD         ACCESS:    2089084  HIT:    2088266  MISS:        818
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 18.3191 cycles
cpu0_L1D TOTAL       ACCESS:   16239550  HIT:   15213031  MISS:    1026519
cpu0_L1D LOAD         ACCESS:    9462257  HIT:    9000129  MISS:     462128
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6776578  HIT:    6212716  MISS:     563862
cpu0_L1D TRANSLATION  ACCESS:        715  HIT:        186  MISS:        529
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 8.01833 cycles
cpu0_L1I TOTAL       ACCESS:    2356848  HIT:    2335850  MISS:      20998
cpu0_L1I LOAD         ACCESS:    2356848  HIT:    2335850  MISS:      20998
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.2502 cycles
cpu0_L2C TOTAL       ACCESS:     301108  HIT:     211458  MISS:      89650
cpu0_L2C LOAD         ACCESS:     137701  HIT:      82649  MISS:      55052
cpu0_L2C RFO          ACCESS:      66267  HIT:      31914  MISS:      34353
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      96775  HIT:      96765  MISS:         10
cpu0_L2C TRANSLATION  ACCESS:        365  HIT:        130  MISS:        235
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 70.6907 cycles
cpu0_STLB TOTAL       ACCESS:      20427  HIT:      19877  MISS:        550
cpu0_STLB LOAD         ACCESS:      20427  HIT:      19877  MISS:        550
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 269.281 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19208
  ROW_BUFFER_MISS:       6032
 AVG DBUS CONGESTED CYCLE:    3.95163
 WQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:        101  FULL:          0

