## Tools & Environment

### Hardware & Platforms
- Xilinx Zynq-7000 SoC (Zynq-7020 class)
- FPGA development board (Zynq-based)

### FPGA & SoC Toolchain
- Vivado Design Suite (for block design, RTL integration, timing/resource analysis)
- Vivado HLS (C simulation, synthesis, RTL co-simulation)
- Vitis (bare-metal and application development)
- PetaLinux (Linux build and user-space integration)

### Verification & Debugging
- AXI VIP (AXI protocol validation)
- Integrated Logic Analyzer (ILA)

### Programming & Modeling
- C / C++ (algorithm modeling, HLS)
- Verilog (custom IP, AXI-Lite interface)
- Python (optional, analysis or visualization)

### Operating System & Build
- Linux (Ubuntu recommended)
- Git / GitHub (version control)
