// Seed: 2786624593
module module_0;
  logic id_1;
  logic id_2;
  logic id_3 = id_3;
  logic id_4;
  type_12 id_5 (
      1,
      1'd0,
      1'b0,
      1'b0
  );
  logic id_6;
  assign id_2 = 1;
  logic id_7;
endmodule
`timescale 1ps / 1ps
