Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 14:22:27 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MineSweep_inst/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MineSweep_inst/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MineSweep_inst/MOVE_FSM.moveTraker_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.667        0.000                      0                   52        0.224        0.000                      0                   52        4.020        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.667        0.000                      0                   52        0.224        0.000                      0                   52        4.020        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.467ns (43.884%)  route 1.876ns (56.116%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.558     5.079    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           1.246     6.781    MineSweep_inst/in2[11]
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.905 r  MineSweep_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.905    MineSweep_inst/moveDet1_carry_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.306 r  MineSweep_inst/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    MineSweep_inst/moveDet1_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.463 r  MineSweep_inst/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.630     8.093    MineSweep_inst/in3
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.329     8.422 r  MineSweep_inst/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.422    MineSweep_inst/nextState[0]
    SLICE_X8Y34          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.444    14.785    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)        0.079    15.089    MineSweep_inst/FSM_sequential_currState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 1.496ns (44.366%)  route 1.876ns (55.634%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.558     5.079    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           1.246     6.781    MineSweep_inst/in2[11]
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.905 r  MineSweep_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.905    MineSweep_inst/moveDet1_carry_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.306 r  MineSweep_inst/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    MineSweep_inst/moveDet1_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.463 f  MineSweep_inst/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.630     8.093    MineSweep_inst/in3
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.358     8.451 r  MineSweep_inst/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     8.451    MineSweep_inst/FSM_sequential_currState[1]_i_1_n_0
    SLICE_X8Y34          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.444    14.785    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y34          FDCE (Setup_fdce_C_D)        0.118    15.128    MineSweep_inst/FSM_sequential_currState_reg[1]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.467ns (44.677%)  route 1.817ns (55.323%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.558     5.079    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           1.246     6.781    MineSweep_inst/in2[11]
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.905 r  MineSweep_inst/moveDet1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.905    MineSweep_inst/moveDet1_carry_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.306 r  MineSweep_inst/moveDet1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.306    MineSweep_inst/moveDet1_carry_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.463 f  MineSweep_inst/moveDet1_carry__0/CO[1]
                         net (fo=19, routed)          0.571     8.034    MineSweep_inst/RANDOMIZER/CO[0]
    SLICE_X11Y35         LUT4 (Prop_lut4_I1_O)        0.329     8.363 r  MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1/O
                         net (fo=1, routed)           0.000     8.363    MineSweep_inst/RANDOMIZER/bombLocation[14]_i_1_n_0
    SLICE_X11Y35         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X11Y35         FDCE (Setup_fdce_C_D)        0.029    15.054    MineSweep_inst/RANDOMIZER/bombLocation_reg[14]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_13/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.456ns (17.899%)  route 2.092ns (82.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/Q
                         net (fo=16, routed)          2.092     7.633    MineSweep_inst/bombLocation[14]
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.848    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_13/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          FDCE (Setup_fdce_C_D)       -0.028    15.045    MineSweep_inst/tiles_reg[14]_lopt_replica_13
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_12/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.456ns (19.336%)  route 1.902ns (80.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/Q
                         net (fo=16, routed)          1.902     7.444    MineSweep_inst/bombLocation[14]
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.848    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_12/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          FDCE (Setup_fdce_C_D)       -0.045    15.028    MineSweep_inst/tiles_reg[14]_lopt_replica_12
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.609ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_14/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.456ns (19.400%)  route 1.894ns (80.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/Q
                         net (fo=16, routed)          1.894     7.436    MineSweep_inst/bombLocation[14]
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.848    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_14/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          FDCE (Setup_fdce_C_D)       -0.028    15.045    MineSweep_inst/tiles_reg[14]_lopt_replica_14
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  7.609    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_9/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.456ns (20.637%)  route 1.754ns (79.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/Q
                         net (fo=16, routed)          1.754     7.295    MineSweep_inst/bombLocation[14]
    SLICE_X6Y19          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.506    14.847    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_9/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y19          FDCE (Setup_fdce_C_D)       -0.045    15.027    MineSweep_inst/tiles_reg[14]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_10/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.456ns (21.099%)  route 1.705ns (78.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/Q
                         net (fo=16, routed)          1.705     7.246    MineSweep_inst/bombLocation[14]
    SLICE_X7Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.848    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_10/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y18          FDCE (Setup_fdce_C_D)       -0.081    14.992    MineSweep_inst/tiles_reg[14]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.456ns (21.023%)  route 1.713ns (78.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/Q
                         net (fo=16, routed)          1.713     7.254    MineSweep_inst/bombLocation[14]
    SLICE_X7Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.848    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y18          FDCE (Setup_fdce_C_D)       -0.067    15.006    MineSweep_inst/tiles_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_11/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.456ns (21.023%)  route 1.713ns (78.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/Q
                         net (fo=16, routed)          1.713     7.254    MineSweep_inst/bombLocation[14]
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.848    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_11/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          FDCE (Setup_fdce_C_D)       -0.031    15.042    MineSweep_inst/tiles_reg[14]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  7.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.246ns (68.789%)  route 0.112ns (31.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MOVE_SYNC[13].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.112     1.705    MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X10Y33         LUT2 (Prop_lut2_I0_O)        0.098     1.803 r  MOVE_SYNC[13].SynchronizerChain_inst/MOVE_SYNC_gate__12/O
                         net (fo=1, routed)           0.000     1.803    MOVE_SYNC[13].SynchronizerChain_inst/MOVE_SYNC_gate__12_n_0
    SLICE_X10Y33         FDCE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     1.956    MOVE_SYNC[13].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X10Y33         FDCE (Hold_fdce_C_D)         0.121     1.579    MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.162%)  route 0.163ns (43.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.163     1.772    MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.817 r  MOVE_SYNC[12].SynchronizerChain_inst/MOVE_SYNC_gate__11/O
                         net (fo=1, routed)           0.000     1.817    MOVE_SYNC[12].SynchronizerChain_inst/MOVE_SYNC_gate__11_n_0
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    MOVE_SYNC[12].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y36         FDCE (Hold_fdce_C_D)         0.120     1.565    MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.565%)  route 0.167ns (44.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.167     1.776    MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  MOVE_SYNC[15].SynchronizerChain_inst/MOVE_SYNC_gate__14/O
                         net (fo=1, routed)           0.000     1.821    MOVE_SYNC[15].SynchronizerChain_inst/MOVE_SYNC_gate__14_n_0
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y36         FDCE (Hold_fdce_C_D)         0.121     1.566    MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC_c_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  MOVE_SYNC_c_0/Q
                         net (fo=1, routed)           0.120     1.713    MOVE_SYNC_c_0_n_0
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC_c_1/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y36         FDCE (Hold_fdce_C_D)         0.009     1.454    MOVE_SYNC_c_1
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.247ns (62.663%)  route 0.147ns (37.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.147     1.740    MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X10Y33         LUT2 (Prop_lut2_I0_O)        0.099     1.839 r  MOVE_SYNC[14].SynchronizerChain_inst/MOVE_SYNC_gate__13/O
                         net (fo=1, routed)           0.000     1.839    MOVE_SYNC[14].SynchronizerChain_inst/MOVE_SYNC_gate__13_n_0
    SLICE_X10Y33         FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     1.956    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X10Y33         FDCE (Hold_fdce_C_D)         0.121     1.579    MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC_c_0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  MOVE_SYNC_c/Q
                         net (fo=1, routed)           0.119     1.712    MOVE_SYNC_c_n_0
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC_c_0/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y36         FDCE (Hold_fdce_C_D)         0.000     1.445    MOVE_SYNC_c_0
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.246ns (57.746%)  route 0.180ns (42.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.557     1.440    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.180     1.768    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X10Y33         LUT2 (Prop_lut2_I0_O)        0.098     1.866 r  MOVE_SYNC[10].SynchronizerChain_inst/MOVE_SYNC_gate__9/O
                         net (fo=1, routed)           0.000     1.866    MOVE_SYNC[10].SynchronizerChain_inst/MOVE_SYNC_gate__9_n_0
    SLICE_X10Y33         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.829     1.956    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X10Y33         FDCE (Hold_fdce_C_D)         0.120     1.578    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.246ns (54.650%)  route 0.204ns (45.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MOVE_SYNC[8].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.204     1.797    MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.098     1.895 r  MOVE_SYNC[8].SynchronizerChain_inst/MOVE_SYNC_gate__7/O
                         net (fo=1, routed)           0.000     1.895    MOVE_SYNC[8].SynchronizerChain_inst/MOVE_SYNC_gate__7_n_0
    SLICE_X8Y34          FDCE                                         r  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.957    MOVE_SYNC[8].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.120     1.599    MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/tiles_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.839%)  route 0.276ns (66.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X11Y35         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/Q
                         net (fo=16, routed)          0.276     1.862    MineSweep_inst/bombLocation[14]
    SLICE_X15Y37         FDCE                                         r  MineSweep_inst/tiles_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.832     1.959    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  MineSweep_inst/tiles_reg[14]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X15Y37         FDCE (Hold_fdce_C_D)         0.070     1.551    MineSweep_inst/tiles_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.246ns (52.077%)  route 0.226ns (47.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y34         FDRE                                         r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.226     1.820    MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1_n_0
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.098     1.918 r  MOVE_SYNC[9].SynchronizerChain_inst/MOVE_SYNC_gate__8/O
                         net (fo=1, routed)           0.000     1.918    MOVE_SYNC[9].SynchronizerChain_inst/MOVE_SYNC_gate__8_n_0
    SLICE_X8Y34          FDCE                                         r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.957    MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.121     1.600    MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y36   MOVE_SYNC_c/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y36   MOVE_SYNC_c_0/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y36   MOVE_SYNC_c_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y27    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y31    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y29   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y33   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y29   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y31   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y29   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y29   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y29   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y29   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y34   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y34   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27    MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y29   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y29   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y29   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y29   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y34   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y34   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/tiles_reg[14]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 3.974ns (49.038%)  route 4.130ns (50.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  MineSweep_inst/tiles_reg[14]_lopt_replica_4/Q
                         net (fo=1, routed)           4.130     9.673    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.191 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.191    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/tiles_reg[14]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.958ns  (logic 3.963ns (49.805%)  route 3.994ns (50.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  MineSweep_inst/tiles_reg[14]_lopt_replica_5/Q
                         net (fo=1, routed)           3.994     9.538    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.045 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.045    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/tiles_reg[14]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 3.971ns (51.982%)  route 3.669ns (48.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.566     5.087    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  MineSweep_inst/tiles_reg[14]_lopt_replica_6/Q
                         net (fo=1, routed)           3.669     9.212    lopt_5
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.727 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.727    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/tiles_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 3.964ns (55.812%)  route 3.139ns (44.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.565     5.086    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  MineSweep_inst/tiles_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  MineSweep_inst/tiles_reg[14]/Q
                         net (fo=1, routed)           3.139     8.681    led_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.189 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.189    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/tiles_reg[14]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 3.960ns (55.784%)  route 3.139ns (44.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.558     5.079    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y31         FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  MineSweep_inst/tiles_reg[14]_lopt_replica_3/Q
                         net (fo=1, routed)           3.139     8.674    lopt_2
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.178 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.178    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/tiles_reg[14]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 3.981ns (56.921%)  route 3.013ns (43.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.565     5.086    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  MineSweep_inst/tiles_reg[14]_lopt_replica_2/Q
                         net (fo=1, routed)           3.013     8.555    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.081 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.081    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/tiles_reg[14]_lopt_replica_14/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.429ns  (logic 4.022ns (62.563%)  route 2.407ns (37.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.624     5.145    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MineSweep_inst/tiles_reg[14]_lopt_replica_14/Q
                         net (fo=1, routed)           2.407     8.070    lopt_13
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.574 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.574    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/tiles_reg[14]_lopt_replica_12/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 4.024ns (63.437%)  route 2.319ns (36.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.624     5.145    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MineSweep_inst/tiles_reg[14]_lopt_replica_12/Q
                         net (fo=1, routed)           2.319     7.983    lopt_11
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.489 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.489    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/tiles_reg[14]_lopt_replica_13/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 4.019ns (63.382%)  route 2.322ns (36.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.624     5.145    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MineSweep_inst/tiles_reg[14]_lopt_replica_13/Q
                         net (fo=1, routed)           2.322     7.985    lopt_12
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.486 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.486    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/tiles_reg[14]_lopt_replica_11/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.302ns  (logic 4.032ns (63.987%)  route 2.270ns (36.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.624     5.145    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  MineSweep_inst/tiles_reg[14]_lopt_replica_11/Q
                         net (fo=1, routed)           2.270     7.933    lopt_10
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.447 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.447    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.347%)  route 0.163ns (46.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.559     1.442    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.163     1.746    MineSweep_inst/in2[11]
    SLICE_X11Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.791 r  MineSweep_inst/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.791    MineSweep_inst/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X11Y33         LDCE                                         r  MineSweep_inst/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (50.937%)  route 0.201ns (49.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.559     1.442    MOVE_SYNC[3].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X8Y31          FDCE                                         r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.164     1.606 r  MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.201     1.807    MineSweep_inst/in2[3]
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  MineSweep_inst/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    MineSweep_inst/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X9Y32          LDCE                                         r  MineSweep_inst/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.209ns (50.690%)  route 0.203ns (49.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.203     1.812    MineSweep_inst/in2[9]
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.045     1.857 r  MineSweep_inst/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.857    MineSweep_inst/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X9Y35          LDCE                                         r  MineSweep_inst/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.209ns (49.675%)  route 0.212ns (50.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MOVE_SYNC[12].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.212     1.821    MineSweep_inst/in2[12]
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.045     1.866 r  MineSweep_inst/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.866    MineSweep_inst/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X8Y36          LDCE                                         r  MineSweep_inst/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.209ns (48.205%)  route 0.225ns (51.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.559     1.442    MOVE_SYNC[2].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X8Y31          FDCE                                         r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.164     1.606 r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.225     1.831    MineSweep_inst/in2[2]
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.045     1.876 r  MineSweep_inst/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    MineSweep_inst/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X8Y32          LDCE                                         r  MineSweep_inst/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.209ns (47.761%)  route 0.229ns (52.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MineSweep_inst/FSM_sequential_currState_reg[0]/Q
                         net (fo=36, routed)          0.229     1.838    MineSweep_inst/Q[0]
    SLICE_X11Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.883 r  MineSweep_inst/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.883    MineSweep_inst/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X11Y34         LDCE                                         r  MineSweep_inst/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.246ns (54.590%)  route 0.205ns (45.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.148     1.593 f  MineSweep_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=35, routed)          0.205     1.798    MineSweep_inst/currState[1]
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.098     1.896 r  MineSweep_inst/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    MineSweep_inst/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X10Y35         LDCE                                         r  MineSweep_inst/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE_FSM.moveTraker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.209ns (44.273%)  route 0.263ns (55.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y36         FDCE                                         r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.153     1.762    MineSweep_inst/in2[15]
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  MineSweep_inst/MOVE_FSM.moveTraker_reg[15]_i_1/O
                         net (fo=1, routed)           0.110     1.917    MineSweep_inst/MOVE_FSM.moveTraker_reg[15]_i_1_n_0
    SLICE_X9Y37          LDCE                                         r  MineSweep_inst/MOVE_FSM.moveTraker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.246ns (45.713%)  route 0.292ns (54.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X8Y34          FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.148     1.593 f  MineSweep_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=35, routed)          0.292     1.885    MineSweep_inst/currState[1]
    SLICE_X11Y36         LUT3 (Prop_lut3_I0_O)        0.098     1.983 r  MineSweep_inst/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.983    MineSweep_inst/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X11Y36         LDCE                                         r  MineSweep_inst/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.209ns (36.737%)  route 0.360ns (63.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    MOVE_SYNC[13].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y33         FDCE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.360     1.968    MineSweep_inst/in2[13]
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.045     2.013 r  MineSweep_inst/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.013    MineSweep_inst/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X9Y36          LDCE                                         r  MineSweep_inst/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_4/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.454ns (31.551%)  route 3.154ns (68.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          3.154     4.608    MineSweep_inst/btnU_IBUF
    SLICE_X15Y38         FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.447     4.788    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_4/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_5/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.454ns (31.551%)  route 3.154ns (68.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          3.154     4.608    MineSweep_inst/btnU_IBUF
    SLICE_X15Y38         FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.447     4.788    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_5/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_6/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.454ns (31.551%)  route 3.154ns (68.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          3.154     4.608    MineSweep_inst/btnU_IBUF
    SLICE_X15Y38         FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.447     4.788    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y38         FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_6/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.469ns  (logic 1.454ns (32.528%)  route 3.016ns (67.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          3.016     4.469    MineSweep_inst/btnU_IBUF
    SLICE_X15Y37         FDCE                                         f  MineSweep_inst/tiles_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446     4.787    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  MineSweep_inst/tiles_reg[14]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.469ns  (logic 1.454ns (32.528%)  route 3.016ns (67.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          3.016     4.469    MineSweep_inst/btnU_IBUF
    SLICE_X15Y37         FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446     4.787    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_2/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.397ns  (logic 1.464ns (33.293%)  route 2.933ns (66.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           2.933     4.397    MOVE_SYNC[11].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y29         SRL16E                                       r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.440     4.781    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y29         SRL16E                                       r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.357ns  (logic 1.458ns (33.464%)  route 2.899ns (66.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           2.899     4.357    MOVE_SYNC[10].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y29         SRL16E                                       r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.440     4.781    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y29         SRL16E                                       r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.351ns  (logic 1.456ns (33.468%)  route 2.895ns (66.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           2.895     4.351    MOVE_SYNC[15].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y39         SRL16E                                       r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.449     4.790    MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y39         SRL16E                                       r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.316ns  (logic 1.455ns (33.719%)  route 2.860ns (66.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           2.860     4.316    MOVE_SYNC[14].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X10Y34         SRL16E                                       r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.445     4.786    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X10Y34         SRL16E                                       r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_7/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 1.454ns (33.929%)  route 2.831ns (66.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          2.831     4.285    MineSweep_inst/btnU_IBUF
    SLICE_X6Y38          FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.514     4.855    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_7/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_8/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.222ns (30.316%)  route 0.510ns (69.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.510     0.732    MineSweep_inst/btnU_IBUF
    SLICE_X6Y19          FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.854     1.981    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_8/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_9/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.222ns (30.316%)  route 0.510ns (69.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.510     0.732    MineSweep_inst/btnU_IBUF
    SLICE_X6Y19          FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.854     1.981    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_9/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.222ns (28.328%)  route 0.561ns (71.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.561     0.783    MineSweep_inst/btnU_IBUF
    SLICE_X7Y18          FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     1.982    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_10/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.222ns (28.328%)  route 0.561ns (71.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.561     0.783    MineSweep_inst/btnU_IBUF
    SLICE_X7Y18          FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     1.982    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_10/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_11/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.222ns (28.328%)  route 0.561ns (71.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.561     0.783    MineSweep_inst/btnU_IBUF
    SLICE_X6Y18          FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     1.982    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_11/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_12/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.222ns (28.328%)  route 0.561ns (71.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.561     0.783    MineSweep_inst/btnU_IBUF
    SLICE_X6Y18          FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     1.982    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_12/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_13/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.222ns (28.328%)  route 0.561ns (71.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.561     0.783    MineSweep_inst/btnU_IBUF
    SLICE_X6Y18          FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     1.982    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_13/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/tiles_reg[14]_lopt_replica_14/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.222ns (28.328%)  route 0.561ns (71.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.561     0.783    MineSweep_inst/btnU_IBUF
    SLICE_X6Y18          FDCE                                         f  MineSweep_inst/tiles_reg[14]_lopt_replica_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     1.982    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  MineSweep_inst/tiles_reg[14]_lopt_replica_14/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.221ns (27.787%)  route 0.574ns (72.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.574     0.795    MOVE_SYNC[0].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X2Y27          SRL16E                                       r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.853     1.980    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X2Y27          SRL16E                                       r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.232ns (28.592%)  route 0.579ns (71.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.579     0.811    MOVE_SYNC[2].SynchronizerChain_inst/sw_IBUF[0]
    SLICE_X6Y25          SRL16E                                       r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.848     1.975    MOVE_SYNC[2].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X6Y25          SRL16E                                       r  MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK





