# spi-master-systemverilog
SPI Master (Mode 0) implemented in SystemVerilog with FSM-based control and verification
