

================================================================
== Synthesis Summary Report of 'topk_sort'
================================================================
+ General Information: 
    * Date:           Sun Jul 21 12:41:25 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        topk_sort
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+------------+-------------+-----+
    |                Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |            |             |     |
    |                & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT     | URAM|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+------------+-------------+-----+
    |+ topk_sort                            |     -|  4.83|     1212|  1.212e+04|         -|     1213|     -|        no|     -|   -|  12785 (5%)|  28257 (24%)|    -|
    | + topk_sort_Pipeline_VITIS_LOOP_33_2  |     -|  5.43|     1002|  1.002e+04|         -|     1002|     -|        no|     -|   -|   6381 (2%)|   10229 (8%)|    -|
    |  o VITIS_LOOP_33_2                    |     -|  7.30|     1000|  1.000e+04|         1|        1|  1000|       yes|     -|   -|           -|            -|    -|
    | + topk_sort_Pipeline_VITIS_LOOP_66_5  |     -|  4.83|      101|  1.010e+03|         -|      101|     -|        no|     -|   -|   6314 (2%)|  17346 (14%)|    -|
    |  o VITIS_LOOP_66_5                    |     -|  7.30|       99|    990.000|         1|        1|    99|       yes|     -|   -|           -|            -|    -|
    | + topk_sort_Pipeline_VITIS_LOOP_88_8  |     -|  6.06|      102|  1.020e+03|         -|      102|     -|        no|     -|   -|    43 (~0%)|    582 (~0%)|    -|
    |  o VITIS_LOOP_88_8                    |     -|  7.30|      100|  1.000e+03|         2|        1|   100|       yes|     -|   -|           -|            -|    -|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+-------------------+------------+---------------+
| Interface         | Data Width | Address Width |
+-------------------+------------+---------------+
| s_axi_CONTROL_BUS | 32         | 4             |
+-------------------+------------+---------------+

* S_AXILITE Registers
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CONTROL_BUS | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CONTROL_BUS | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CONTROL_BUS | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CONTROL_BUS | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| istrm     | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| ostrm     | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| istrm    | in        | stream<hls::axis<ap_int<32>, 0, 0, 0>, 0>& |
| ostrm    | out       | stream<hls::axis<ap_int<32>, 0, 0, 0>, 0>& |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| istrm    | istrm        | interface |
| ostrm    | ostrm        | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+----------+-----+--------+---------+
| + topk_sort                           | 0   |        |          |     |        |         |
|  + topk_sort_Pipeline_VITIS_LOOP_33_2 | 0   |        |          |     |        |         |
|    i_5_fu_3654_p2                     | -   |        | i_5      | add | fabric | 0       |
|  + topk_sort_Pipeline_VITIS_LOOP_66_5 | 0   |        |          |     |        |         |
|    i_3_fu_4506_p2                     | -   |        | i_3      | add | fabric | 0       |
|  + topk_sort_Pipeline_VITIS_LOOP_88_8 | 0   |        |          |     |        |         |
|    add_ln88_fu_884_p2                 | -   |        | add_ln88 | add | fabric | 0       |
+---------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------+--------------------------------------------------+
| Type            | Options                                  | Location                                         |
+-----------------+------------------------------------------+--------------------------------------------------+
| interface       | s_axilite port=return bundle=CONTROL_BUS | topk_sort/topk_sort.cpp:9 in topk_sort, return   |
| interface       | axis port=istrm                          | topk_sort/topk_sort.cpp:10 in topk_sort, istrm   |
| interface       | axis port=ostrm                          | topk_sort/topk_sort.cpp:11 in topk_sort, ostrm   |
| array_partition | variable=arr complete dim=0              | topk_sort/topk_sort.cpp:16 in topk_sort, arr     |
| array_partition | variable=post complete dim=0             | topk_sort/topk_sort.cpp:17 in topk_sort, post    |
| array_partition | variable=reserve complete dim=0          | topk_sort/topk_sort.cpp:18 in topk_sort, reserve |
| unroll          |                                          | topk_sort/topk_sort.cpp:23 in topk_sort          |
| pipeline        | II=1                                     | topk_sort/topk_sort.cpp:34 in topk_sort          |
| unroll          |                                          | topk_sort/topk_sort.cpp:41 in topk_sort          |
| unroll          |                                          | topk_sort/topk_sort.cpp:60 in topk_sort          |
| pipeline        | II=1                                     | topk_sort/topk_sort.cpp:67 in topk_sort          |
| unroll          |                                          | topk_sort/topk_sort.cpp:69 in topk_sort          |
| unroll          |                                          | topk_sort/topk_sort.cpp:80 in topk_sort          |
| pipeline        | II=1                                     | topk_sort/topk_sort.cpp:89 in topk_sort          |
+-----------------+------------------------------------------+--------------------------------------------------+


