// See LICENSE.BU for license details.

package dana

import chisel3._
import chisel3.util._

class SRAMVariantInterface(
  val dataWidth: Int,
  val sramDepth: Int,
  val numPorts: Int
) extends Bundle {
  override def cloneType = new SRAMVariantInterface(
    dataWidth = dataWidth,
    sramDepth = sramDepth,
    numPorts = numPorts).asInstanceOf[this.type]
  val we   = Input(Vec(numPorts, Bool()))
  val din  = Input(Vec(numPorts, UInt(dataWidth.W)))
  val addr = Input(Vec(numPorts, UInt(log2Up(sramDepth).W)))
  val dout = Output(Vec(numPorts, UInt(dataWidth.W)))
  val dump = Input(Bool())
}

class SRAMVariant(
  val id: Int = 0,
  val dataWidth: Int = 32,
  val sramDepth: Int = 64,
  val numPorts: Int = 1,
  val enableDump: Boolean = false
) extends Module {

  def writeElement(a: Vec[UInt], index: UInt, b: UInt) { a(index) := b }

  lazy val io = IO(new SRAMVariantInterface(
    dataWidth = dataWidth,
    sramDepth = sramDepth,
    numPorts = numPorts))

  val sram = Module(new SRAM(
    id = id,
    dataWidth = dataWidth,
    sramDepth = sramDepth,
    numReadPorts = numPorts,
    numWritePorts = numPorts,
    numReadWritePorts = 0,
    enableDump = enableDump))

  def divUp (dividend: Int, divisor: Int): Int = {
    (dividend + divisor - 1) / divisor}

  // Basic block read and block write
  (0 until numPorts).map(i => {
    sram.io.weW(i) := io.we(i)
    sram.io.dinW(i) := io.din(i)
    sram.io.addrR(i) := io.addr(i)
    sram.io.addrW(i) := io.addr(i)
    io.dout(i) := sram.io.doutR(i) })
  sram.io.dump := io.dump
}
