Version 3.2 HI-TECH Software Intermediate Code
"48 main.c
[c E5223 0 1 2 .. ]
[n E5223 Op_Mode IDLE_MODE MANUAL_MODE AUTO_MODE  ]
"74
[c E5227 0 1 2 3 .. ]
[n E5227 Lifter_Stage standby moveup stoptop movedown  ]
[p mainexit ]
"17088 C:\Program Files\Microchip\xc8\v2.40\pic\include\proc\pic18f65j50.h
[v _GIE `Vb ~T0 @X0 0 e@32663 ]
"79 main.c
[v _init `(v ~T0 @X0 0 ef ]
"102
[v _i2c_Init `(v ~T0 @X0 0 ef ]
"97
[v _displayinit `(v ~T0 @X0 0 ef ]
"112
[v _initUSART `(v ~T0 @X0 0 ef ]
"13972 C:\Program Files\Microchip\xc8\v2.40\pic\include\proc\pic18f65j50.h
[s S550 :1 `uc 1 ]
[n S550 . NOT_BOR ]
"13975
[s S551 :1 `uc 1 :1 `uc 1 ]
[n S551 . . NOT_POR ]
"13979
[s S552 :2 `uc 1 :1 `uc 1 ]
[n S552 . . NOT_PD ]
"13983
[s S553 :3 `uc 1 :1 `uc 1 ]
[n S553 . . NOT_TO ]
"13987
[s S554 :4 `uc 1 :1 `uc 1 ]
[n S554 . . NOT_RI ]
"13991
[s S555 :5 `uc 1 :1 `uc 1 ]
[n S555 . . NOT_CM ]
"13995
[s S556 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S556 . nBOR nPOR nPD nTO nRI nCM . IPEN ]
"14005
[s S557 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S557 . BOR POR PD TO RI CM ]
"13971
[u S549 `S550 1 `S551 1 `S552 1 `S553 1 `S554 1 `S555 1 `S556 1 `S557 1 ]
[n S549 . . . . . . . . . ]
"14014
[v _RCONbits `VS549 ~T0 @X0 0 e@4048 ]
"9218
[s S350 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S350 . CCP3IP CCP4IP CCP5IP TMR4IP TX2IP RC2IP BCL2IP SSP2IP ]
"9228
[s S351 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S351 . . RXBNIP . TXBNIP ]
"9217
[u S349 `S350 1 `S351 1 ]
[n S349 . . . ]
"9235
[v _IPR3bits `VS349 ~T0 @X0 0 e@4005 ]
"15448
[s S616 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S616 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"15458
[s S617 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S617 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"15468
[s S618 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S618 . . GIEL GIEH ]
"15447
[u S615 `S616 1 `S617 1 `S618 1 ]
[n S615 . . . . ]
"15474
[v _INTCONbits `VS615 ~T0 @X0 0 e@4082 ]
"111 main.c
[v _read_i2c `(i ~T0 @X0 0 ef1`l ]
"80
[v _DelayTime_1ms `(v ~T0 @X0 0 ef1`us ]
"101
[v _Display_Version `(v ~T0 @X0 0 ef ]
"92
[v _InitTimer0 `(v ~T0 @X0 0 ef ]
"93
[v _InitTimer1 `(v ~T0 @X0 0 ef ]
"94
[v _InitTimer2 `(v ~T0 @X0 0 ef ]
"82
[v _Lifter_Init `(v ~T0 @X0 0 ef ]
"5581 C:\Program Files\Microchip\xc8\v2.40\pic\include\proc\pic18f65j50.h
[s S225 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S225 . RE0 RE1 RE2 RE3 RE4 RE5 RE6 RE7 ]
"5591
[s S226 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S226 . PMRD PMWR PMBE PMA13 PMA12 PMA11 PMA10 PMA9 ]
"5601
[s S227 :3 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S227 . . REFO . CCP2 ]
"5607
[s S228 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S228 . PD2 PC2 CCP10 CCP9E CCP8E CCP7E CCP6E CCP2E ]
"5617
[s S229 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S229 . RDE WRE CS PC3E PB3E PC1E PB1E PA2E ]
"5627
[s S230 :2 `uc 1 :1 `uc 1 ]
[n S230 . . PB2 ]
"5580
[u S224 `S225 1 `S226 1 `S227 1 `S228 1 `S229 1 `S230 1 ]
[n S224 . . . . . . . ]
"5632
[v _PORTEbits `VS224 ~T0 @X0 0 e@3972 ]
"6222
[s S248 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S248 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"6232
[s S249 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S249 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"6221
[u S247 `S248 1 `S249 1 ]
[n S247 . . . ]
"6243
[v _LATBbits `VS247 ~T0 @X0 0 e@3978 ]
"87 main.c
[v _Feeder_Stop `(v ~T0 @X0 0 ef ]
"110
[v _write_i2c `(v ~T0 @X0 0 ef2`l`i ]
"5427 C:\Program Files\Microchip\xc8\v2.40\pic\include\proc\pic18f65j50.h
[s S220 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S220 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"5437
[s S221 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S221 . PMD0 PMD1 PMD2 PMD3 PMD4 PMD5 PMD6 PMD7 ]
"5447
[s S222 :5 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S222 . . SDA2 SCL2 SS2 ]
"5453
[s S223 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S223 . . SDO2 SDI2 SCK2 ]
"5426
[u S219 `S220 1 `S221 1 `S222 1 `S223 1 ]
[n S219 . . . . . ]
"5460
[v _PORTDbits `VS219 ~T0 @X0 0 e@3971 ]
"88 main.c
[v _Feeder_Rotate1 `(v ~T0 @X0 0 ef ]
"89
[v _Feeder_Rotate2 `(v ~T0 @X0 0 ef ]
"5074 C:\Program Files\Microchip\xc8\v2.40\pic\include\proc\pic18f65j50.h
[s S207 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S207 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"5084
[s S208 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S208 . INT0 INT1 INT2 INT3 KBI0 KBI1 KBI2 KBI3 ]
"5094
[s S209 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S209 . . PMA4 PMA3 PMA2 PMA1 PMA0 ]
"5102
[s S210 :1 `uc 1 ]
[n S210 . FLT0 ]
"5105
[s S211 :5 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S211 . . PGC PGD ]
"5110
[s S212 :3 `uc 1 :1 `uc 1 ]
[n S212 . . CCP2_PA2 ]
"5073
[u S206 `S207 1 `S208 1 `S209 1 `S210 1 `S211 1 `S212 1 ]
[n S206 . . . . . . . ]
"5115
[v _PORTBbits `VS206 ~T0 @X0 0 e@3969 ]
"6558
[s S257 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S257 . LATE0 LATE1 LATE2 LATE3 LATE4 LATE5 LATE6 LATE7 ]
"6568
[s S258 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S258 . LE0 LE1 LE2 LE3 LE4 LE5 LE6 LE7 ]
"6557
[u S256 `S257 1 `S258 1 ]
[n S256 . . . ]
"6579
[v _LATEbits `VS256 ~T0 @X0 0 e@3981 ]
"81 main.c
[v _DelayTime_10ms `(v ~T0 @X0 0 ef1`us ]
[v F38 `(v ~T0 @X0 1 tf1`ul ]
"12 C:\Program Files\Microchip\xc8\v2.40\pic\include\builtins.h
[v __delay `JF38 ~T0 @X0 0 e ]
[p i __delay ]
"113 main.c
[v _Write1USART `(v ~T0 @X0 0 ef1`uc ]
"96
[v _flushOut `(v ~T0 @X0 0 ef ]
"84
[v _Lifter_Up `(v ~T0 @X0 0 ef ]
"83
[v _Lifter_Stop `(v ~T0 @X0 0 ef ]
"85
[v _Lifter_Down `(v ~T0 @X0 0 ef ]
"5818 C:\Program Files\Microchip\xc8\v2.40\pic\include\proc\pic18f65j50.h
[s S232 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S232 . . RF2 RF3 RF4 RF5 RF6 RF7 ]
"5827
[s S233 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S233 . . AN7 . AN10 AN11 SS ]
"5835
[s S234 :5 `uc 1 :1 `uc 1 ]
[n S234 . . CVREF ]
"5839
[s S235 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S235 . . C2INB . C1INB C1INA C1OUT ]
"5847
[s S236 :2 `uc 1 :1 `uc 1 ]
[n S236 . . PMA5 ]
"5851
[s S237 :2 `uc 1 :1 `uc 1 ]
[n S237 . . C1OUTF ]
"5817
[u S231 `S232 1 `S233 1 `S234 1 `S235 1 `S236 1 `S237 1 ]
[n S231 . . . . . . . ]
"5856
[v _PORTFbits `VS231 ~T0 @X0 0 e@3973 ]
"86 main.c
[v _Lifter_Brake `(v ~T0 @X0 0 ef ]
[t ~ __interrupt . k ]
[t T114 __interrupt  ]
"99
[v _Display_Error `(v ~T0 @X0 0 ef1`i ]
"100
[v _Display_Warning `(v ~T0 @X0 0 ef1`i ]
"78
[v _ISR_UpdateDisplay `(v ~T0 @X0 0 ef ]
"18957 C:\Program Files\Microchip\xc8\v2.40\pic\include\proc\pic18f65j50.h
[v _TMR0IF `Vb ~T0 @X0 0 e@32658 ]
"14963
[v _TMR0 `Vus ~T0 @X0 0 e@4054 ]
"18972
[v _TMR1IF `Vb ~T0 @X0 0 e@31984 ]
"13861
[v _TMR1 `Vus ~T0 @X0 0 e@4046 ]
"18984
[v _TMR2IF `Vb ~T0 @X0 0 e@31985 ]
"9140
[s S347 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S347 . CCP3IF CCP4IF CCP5IF TMR4IF TX2IF RC2IF BCL2IF SSP2IF ]
"9150
[s S348 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S348 . . RXBNIF . TXBNIF ]
"9139
[u S346 `S347 1 `S348 1 ]
[n S346 . . . ]
"9157
[v _PIR3bits `VS346 ~T0 @X0 0 e@4004 ]
"114 main.c
[v _Read1USART `(uc ~T0 @X0 0 ef ]
"9534 C:\Program Files\Microchip\xc8\v2.40\pic\include\proc\pic18f65j50.h
[s S362 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S362 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"9544
[s S363 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S363 . RCD8 . RC9 ]
"9549
[s S364 :6 `uc 1 :1 `uc 1 ]
[n S364 . . NOT_RC8 ]
"9553
[s S365 :6 `uc 1 :1 `uc 1 ]
[n S365 . . nRC8 ]
"9557
[s S366 :6 `uc 1 :1 `uc 1 ]
[n S366 . . RC8_9 ]
"9561
[s S367 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S367 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
"9571
[s S368 :5 `uc 1 :1 `uc 1 ]
[n S368 . . SRENA ]
"9533
[u S361 `S362 1 `S363 1 `S364 1 `S365 1 `S366 1 `S367 1 `S368 1 ]
[n S361 . . . . . . . . ]
"9576
[v _RCSTA1bits `VS361 ~T0 @X0 0 e@4012 ]
"98 main.c
[v _displayno `(v ~T0 @X0 0 ef2`i`i ]
"4912 C:\Program Files\Microchip\xc8\v2.40\pic\include\proc\pic18f65j50.h
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"6104
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"11798
[s S449 :1 `uc 1 :1 `uc 1 ]
[n S449 . . GO_NOT_DONE ]
"11802
[s S450 :1 `uc 1 :1 `uc 1 :4 `uc 1 :2 `uc 1 ]
[n S450 . ADON GO_nDONE CHS VCFG ]
"11808
[s S451 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S451 . . DONE CHS0 CHS1 CHS2 CHS3 VCFG0 VCFG1 ]
"11818
[s S452 :1 `uc 1 :1 `uc 1 ]
[n S452 . . GO_DONE ]
"11822
[s S453 :1 `uc 1 :1 `uc 1 ]
[n S453 . . GO ]
"11826
[s S454 :1 `uc 1 :1 `uc 1 ]
[n S454 . . NOT_DONE ]
"11830
[s S455 :1 `uc 1 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S455 . . GODONE . ADCAL ]
"11797
[u S448 `S449 1 `S450 1 `S451 1 `S452 1 `S453 1 `S454 1 `S455 1 ]
[n S448 . . . . . . . . ]
"11837
[v _ADCON0bits `VS448 ~T0 @X0 0 e@4034 ]
"11627
[s S441 :3 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S441 . ADCS ACQT ADCAL ADFM ]
"11633
[s S442 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S442 . ADCS0 ADCS1 ADCS2 ACQT0 ACQT1 ACQT2 ]
"11641
[s S443 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S443 . . CHSN3 VCFG01 VCFG11 ]
"11626
[u S440 `S441 1 `S442 1 `S443 1 ]
[n S440 . . . . ]
"11648
[v _ADCON1bits `VS440 ~T0 @X0 0 e@4033 ]
"11572
[s S438 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S438 . SWDTEN . ADSHR . LVDSTAT REGSLP ]
"11580
[s S439 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S439 . SWDTE . DEVCFG ]
"11571
[u S437 `S438 1 `S439 1 ]
[n S437 . . . ]
"11586
[v _WDTCONbits `VS437 ~T0 @X0 0 e@4032 ]
"11724
[s S445 :8 `uc 1 ]
[n S445 . PCFGL ]
"11727
[s S446 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S446 . PCFG0 PCFG1 PCFG2 PCFG3 PCFG4 . PCFG7 ]
"11736
[s S447 :5 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S447 . . PCFG5 PCFG6 ]
"11723
[u S444 `S445 1 `S446 1 `S447 1 ]
[n S444 . . . . ]
"11742
[v _ANCON0bits `VS444 ~T0 @X0 0 e@4033 ]
"6830
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"7052
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"7274
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"7496
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"7718
[v _TRISE `Vuc ~T0 @X0 0 e@3990 ]
"7940
[v _TRISF `Vuc ~T0 @X0 0 e@3991 ]
"8118
[v _TRISG `Vuc ~T0 @X0 0 e@3992 ]
"6334
[s S251 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S251 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"6344
[s S252 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S252 . LC0 LC1 LC2 LC3 LC4 LC5 LC6 LC7 ]
"6333
[u S250 `S251 1 `S252 1 ]
[n S250 . . . ]
"6355
[v _LATCbits `VS250 ~T0 @X0 0 e@3979 ]
"6670
[s S260 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S260 . . LATF2 LATF3 LATF4 LATF5 LATF6 LATF7 ]
"6679
[s S261 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S261 . . LF2 LF3 LF4 LF5 LF6 LF7 ]
"6669
[u S259 `S260 1 `S261 1 ]
[n S259 . . . ]
"6689
[v _LATFbits `VS259 ~T0 @X0 0 e@3982 ]
"14887
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"13723
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"18969
[v _TMR1IE `Vb ~T0 @X0 0 e@31976 ]
"8698
[s S327 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S327 . TMR1IP TMR2IP CCP1IP SSP1IP TX1IP RC1IP ADIP PMPIP ]
"8708
[s S328 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S328 . . SSPIP TXIP RCIP ]
"8714
[s S329 :7 `uc 1 :1 `uc 1 ]
[n S329 . . PSPIP ]
"8697
[u S326 `S327 1 `S328 1 `S329 1 ]
[n S326 . . . . ]
"8719
[v _IPR1bits `VS326 ~T0 @X0 0 e@3999 ]
"13507
[v _T2CON `Vuc ~T0 @X0 0 e@4042 ]
"13578
[v _PR2 `Vuc ~T0 @X0 0 e@4043 ]
"18981
[v _TMR2IE `Vb ~T0 @X0 0 e@31977 ]
[; ;xc.h: 18: extern const char __xc8_OPTIM_SPEED;
[; ;xc.h: 20: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef __int24 int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 52: typedef unsigned char uint8_t;
[; ;stdint.h: 58: typedef unsigned int uint16_t;
[; ;stdint.h: 65: typedef __uint24 uint24_t;
[; ;stdint.h: 72: typedef unsigned long int uint32_t;
[; ;stdint.h: 88: typedef signed char int_least8_t;
[; ;stdint.h: 96: typedef signed int int_least16_t;
[; ;stdint.h: 109: typedef __int24 int_least24_t;
[; ;stdint.h: 118: typedef signed long int int_least32_t;
[; ;stdint.h: 136: typedef unsigned char uint_least8_t;
[; ;stdint.h: 143: typedef unsigned int uint_least16_t;
[; ;stdint.h: 154: typedef __uint24 uint_least24_t;
[; ;stdint.h: 162: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 181: typedef signed char int_fast8_t;
[; ;stdint.h: 188: typedef signed int int_fast16_t;
[; ;stdint.h: 200: typedef __int24 int_fast24_t;
[; ;stdint.h: 208: typedef signed long int int_fast32_t;
[; ;stdint.h: 224: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 230: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 240: typedef __uint24 uint_fast24_t;
[; ;stdint.h: 247: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 268: typedef int32_t intmax_t;
[; ;stdint.h: 282: typedef uint32_t uintmax_t;
[; ;stdint.h: 289: typedef int16_t intptr_t;
[; ;stdint.h: 294: typedef uint16_t uintptr_t;
[; ;builtins.h: 8: extern void __nop(void);
[; ;builtins.h: 12: extern __nonreentrant void _delay(uint32_t);
[; ;builtins.h: 14: extern __nonreentrant void _delaywdt(uint32_t);
[; ;builtins.h: 17: extern __nonreentrant void _delay3(uint8_t);
[; ;pic18f65j50.h: 53: extern volatile unsigned short PMSTAT __at(0xF40);
"55 C:\Program Files\Microchip\xc8\v2.40\pic\include\proc\pic18f65j50.h
[; ;pic18f65j50.h: 55: asm("PMSTAT equ 0F40h");
[; <" PMSTAT equ 0F40h ;# ">
[; ;pic18f65j50.h: 60: extern volatile unsigned char PMSTATL __at(0xF40);
"62
[; ;pic18f65j50.h: 62: asm("PMSTATL equ 0F40h");
[; <" PMSTATL equ 0F40h ;# ">
[; ;pic18f65j50.h: 65: typedef union {
[; ;pic18f65j50.h: 66: struct {
[; ;pic18f65j50.h: 67: unsigned OB0E :1;
[; ;pic18f65j50.h: 68: unsigned OB1E :1;
[; ;pic18f65j50.h: 69: unsigned OB2E :1;
[; ;pic18f65j50.h: 70: unsigned OB3E :1;
[; ;pic18f65j50.h: 71: unsigned :2;
[; ;pic18f65j50.h: 72: unsigned OBUF :1;
[; ;pic18f65j50.h: 73: unsigned OBE :1;
[; ;pic18f65j50.h: 74: };
[; ;pic18f65j50.h: 75: } PMSTATLbits_t;
[; ;pic18f65j50.h: 76: extern volatile PMSTATLbits_t PMSTATLbits __at(0xF40);
[; ;pic18f65j50.h: 111: extern volatile unsigned char PMSTATH __at(0xF41);
"113
[; ;pic18f65j50.h: 113: asm("PMSTATH equ 0F41h");
[; <" PMSTATH equ 0F41h ;# ">
[; ;pic18f65j50.h: 116: typedef union {
[; ;pic18f65j50.h: 117: struct {
[; ;pic18f65j50.h: 118: unsigned IB0F :1;
[; ;pic18f65j50.h: 119: unsigned IB1F :1;
[; ;pic18f65j50.h: 120: unsigned IB2F :1;
[; ;pic18f65j50.h: 121: unsigned IB3F :1;
[; ;pic18f65j50.h: 122: unsigned :2;
[; ;pic18f65j50.h: 123: unsigned IBOV :1;
[; ;pic18f65j50.h: 124: unsigned IBF :1;
[; ;pic18f65j50.h: 125: };
[; ;pic18f65j50.h: 126: } PMSTATHbits_t;
[; ;pic18f65j50.h: 127: extern volatile PMSTATHbits_t PMSTATHbits __at(0xF41);
[; ;pic18f65j50.h: 162: extern volatile unsigned short PMEN __at(0xF42);
"164
[; ;pic18f65j50.h: 164: asm("PMEN equ 0F42h");
[; <" PMEN equ 0F42h ;# ">
[; ;pic18f65j50.h: 169: extern volatile unsigned char PMEL __at(0xF42);
"171
[; ;pic18f65j50.h: 171: asm("PMEL equ 0F42h");
[; <" PMEL equ 0F42h ;# ">
[; ;pic18f65j50.h: 174: typedef union {
[; ;pic18f65j50.h: 175: struct {
[; ;pic18f65j50.h: 176: unsigned PTENL :8;
[; ;pic18f65j50.h: 177: };
[; ;pic18f65j50.h: 178: struct {
[; ;pic18f65j50.h: 179: unsigned PTEN0 :1;
[; ;pic18f65j50.h: 180: unsigned PTEN1 :1;
[; ;pic18f65j50.h: 181: unsigned PTEN2 :1;
[; ;pic18f65j50.h: 182: unsigned PTEN3 :1;
[; ;pic18f65j50.h: 183: unsigned PTEN4 :1;
[; ;pic18f65j50.h: 184: unsigned PTEN5 :1;
[; ;pic18f65j50.h: 185: unsigned PTEN6 :1;
[; ;pic18f65j50.h: 186: unsigned PTEN7 :1;
[; ;pic18f65j50.h: 187: };
[; ;pic18f65j50.h: 188: } PMELbits_t;
[; ;pic18f65j50.h: 189: extern volatile PMELbits_t PMELbits __at(0xF42);
[; ;pic18f65j50.h: 239: extern volatile unsigned char PMEH __at(0xF43);
"241
[; ;pic18f65j50.h: 241: asm("PMEH equ 0F43h");
[; <" PMEH equ 0F43h ;# ">
[; ;pic18f65j50.h: 244: typedef union {
[; ;pic18f65j50.h: 245: struct {
[; ;pic18f65j50.h: 246: unsigned PTENH :8;
[; ;pic18f65j50.h: 247: };
[; ;pic18f65j50.h: 248: struct {
[; ;pic18f65j50.h: 249: unsigned PTEN8 :1;
[; ;pic18f65j50.h: 250: unsigned PTEN9 :1;
[; ;pic18f65j50.h: 251: unsigned PTEN10 :1;
[; ;pic18f65j50.h: 252: unsigned PTEN11 :1;
[; ;pic18f65j50.h: 253: unsigned PTEN12 :1;
[; ;pic18f65j50.h: 254: unsigned PTEN13 :1;
[; ;pic18f65j50.h: 255: unsigned PTEN14 :1;
[; ;pic18f65j50.h: 256: unsigned PTEN15 :1;
[; ;pic18f65j50.h: 257: };
[; ;pic18f65j50.h: 258: } PMEHbits_t;
[; ;pic18f65j50.h: 259: extern volatile PMEHbits_t PMEHbits __at(0xF43);
[; ;pic18f65j50.h: 309: extern volatile unsigned short PMDIN2 __at(0xF44);
"311
[; ;pic18f65j50.h: 311: asm("PMDIN2 equ 0F44h");
[; <" PMDIN2 equ 0F44h ;# ">
[; ;pic18f65j50.h: 316: extern volatile unsigned char PMDIN2L __at(0xF44);
"318
[; ;pic18f65j50.h: 318: asm("PMDIN2L equ 0F44h");
[; <" PMDIN2L equ 0F44h ;# ">
[; ;pic18f65j50.h: 323: extern volatile unsigned char PMDIN2H __at(0xF45);
"325
[; ;pic18f65j50.h: 325: asm("PMDIN2H equ 0F45h");
[; <" PMDIN2H equ 0F45h ;# ">
[; ;pic18f65j50.h: 330: extern volatile unsigned short PMDOUT2 __at(0xF46);
"332
[; ;pic18f65j50.h: 332: asm("PMDOUT2 equ 0F46h");
[; <" PMDOUT2 equ 0F46h ;# ">
[; ;pic18f65j50.h: 337: extern volatile unsigned char PMDOUT2L __at(0xF46);
"339
[; ;pic18f65j50.h: 339: asm("PMDOUT2L equ 0F46h");
[; <" PMDOUT2L equ 0F46h ;# ">
[; ;pic18f65j50.h: 344: extern volatile unsigned char PMDOUT2H __at(0xF47);
"346
[; ;pic18f65j50.h: 346: asm("PMDOUT2H equ 0F47h");
[; <" PMDOUT2H equ 0F47h ;# ">
[; ;pic18f65j50.h: 351: extern volatile unsigned short PMMODE __at(0xF48);
"353
[; ;pic18f65j50.h: 353: asm("PMMODE equ 0F48h");
[; <" PMMODE equ 0F48h ;# ">
[; ;pic18f65j50.h: 358: extern volatile unsigned char PMMODEL __at(0xF48);
"360
[; ;pic18f65j50.h: 360: asm("PMMODEL equ 0F48h");
[; <" PMMODEL equ 0F48h ;# ">
[; ;pic18f65j50.h: 363: typedef union {
[; ;pic18f65j50.h: 364: struct {
[; ;pic18f65j50.h: 365: unsigned WAITE :2;
[; ;pic18f65j50.h: 366: unsigned WAITM :4;
[; ;pic18f65j50.h: 367: unsigned WAITB :2;
[; ;pic18f65j50.h: 368: };
[; ;pic18f65j50.h: 369: struct {
[; ;pic18f65j50.h: 370: unsigned WAITE0 :1;
[; ;pic18f65j50.h: 371: unsigned WAITE1 :1;
[; ;pic18f65j50.h: 372: unsigned WAITM0 :1;
[; ;pic18f65j50.h: 373: unsigned WAITM1 :1;
[; ;pic18f65j50.h: 374: unsigned WAITM2 :1;
[; ;pic18f65j50.h: 375: unsigned WAITM3 :1;
[; ;pic18f65j50.h: 376: unsigned WAITB0 :1;
[; ;pic18f65j50.h: 377: unsigned WAITB1 :1;
[; ;pic18f65j50.h: 378: };
[; ;pic18f65j50.h: 379: } PMMODELbits_t;
[; ;pic18f65j50.h: 380: extern volatile PMMODELbits_t PMMODELbits __at(0xF48);
[; ;pic18f65j50.h: 440: extern volatile unsigned char PMMODEH __at(0xF49);
"442
[; ;pic18f65j50.h: 442: asm("PMMODEH equ 0F49h");
[; <" PMMODEH equ 0F49h ;# ">
[; ;pic18f65j50.h: 445: typedef union {
[; ;pic18f65j50.h: 446: struct {
[; ;pic18f65j50.h: 447: unsigned MODE :2;
[; ;pic18f65j50.h: 448: unsigned MODE16 :1;
[; ;pic18f65j50.h: 449: unsigned INCM :2;
[; ;pic18f65j50.h: 450: unsigned IRQM :2;
[; ;pic18f65j50.h: 451: unsigned BUSY :1;
[; ;pic18f65j50.h: 452: };
[; ;pic18f65j50.h: 453: struct {
[; ;pic18f65j50.h: 454: unsigned MODE0 :1;
[; ;pic18f65j50.h: 455: unsigned MODE1 :1;
[; ;pic18f65j50.h: 456: unsigned :1;
[; ;pic18f65j50.h: 457: unsigned INCM0 :1;
[; ;pic18f65j50.h: 458: unsigned INCM1 :1;
[; ;pic18f65j50.h: 459: unsigned IRQM0 :1;
[; ;pic18f65j50.h: 460: unsigned IRQM1 :1;
[; ;pic18f65j50.h: 461: };
[; ;pic18f65j50.h: 462: } PMMODEHbits_t;
[; ;pic18f65j50.h: 463: extern volatile PMMODEHbits_t PMMODEHbits __at(0xF49);
[; ;pic18f65j50.h: 523: extern volatile unsigned short PMCON __at(0xF4A);
"525
[; ;pic18f65j50.h: 525: asm("PMCON equ 0F4Ah");
[; <" PMCON equ 0F4Ah ;# ">
[; ;pic18f65j50.h: 530: extern volatile unsigned char PMCONL __at(0xF4A);
"532
[; ;pic18f65j50.h: 532: asm("PMCONL equ 0F4Ah");
[; <" PMCONL equ 0F4Ah ;# ">
[; ;pic18f65j50.h: 535: typedef union {
[; ;pic18f65j50.h: 536: struct {
[; ;pic18f65j50.h: 537: unsigned RDSP :1;
[; ;pic18f65j50.h: 538: unsigned WRSP :1;
[; ;pic18f65j50.h: 539: unsigned BEP :1;
[; ;pic18f65j50.h: 540: unsigned CS1P :1;
[; ;pic18f65j50.h: 541: unsigned CS2P :1;
[; ;pic18f65j50.h: 542: unsigned ALP :1;
[; ;pic18f65j50.h: 543: unsigned CSF0 :1;
[; ;pic18f65j50.h: 544: unsigned CSF1 :1;
[; ;pic18f65j50.h: 545: };
[; ;pic18f65j50.h: 546: } PMCONLbits_t;
[; ;pic18f65j50.h: 547: extern volatile PMCONLbits_t PMCONLbits __at(0xF4A);
[; ;pic18f65j50.h: 592: extern volatile unsigned char PMCONH __at(0xF4B);
"594
[; ;pic18f65j50.h: 594: asm("PMCONH equ 0F4Bh");
[; <" PMCONH equ 0F4Bh ;# ">
[; ;pic18f65j50.h: 597: typedef union {
[; ;pic18f65j50.h: 598: struct {
[; ;pic18f65j50.h: 599: unsigned PTRDEN :1;
[; ;pic18f65j50.h: 600: unsigned PTWREN :1;
[; ;pic18f65j50.h: 601: unsigned PTBEEN :1;
[; ;pic18f65j50.h: 602: unsigned ADRMUX0 :1;
[; ;pic18f65j50.h: 603: unsigned ADRMUX1 :1;
[; ;pic18f65j50.h: 604: unsigned PSIDL :1;
[; ;pic18f65j50.h: 605: unsigned :1;
[; ;pic18f65j50.h: 606: unsigned PMPEN :1;
[; ;pic18f65j50.h: 607: };
[; ;pic18f65j50.h: 608: } PMCONHbits_t;
[; ;pic18f65j50.h: 609: extern volatile PMCONHbits_t PMCONHbits __at(0xF4B);
[; ;pic18f65j50.h: 649: extern volatile unsigned char UEP0 __at(0xF4C);
"651
[; ;pic18f65j50.h: 651: asm("UEP0 equ 0F4Ch");
[; <" UEP0 equ 0F4Ch ;# ">
[; ;pic18f65j50.h: 654: typedef union {
[; ;pic18f65j50.h: 655: struct {
[; ;pic18f65j50.h: 656: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 657: unsigned EPINEN :1;
[; ;pic18f65j50.h: 658: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 659: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 660: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 661: };
[; ;pic18f65j50.h: 662: struct {
[; ;pic18f65j50.h: 663: unsigned EP0STALL :1;
[; ;pic18f65j50.h: 664: unsigned EP0INEN :1;
[; ;pic18f65j50.h: 665: unsigned EP0OUTEN :1;
[; ;pic18f65j50.h: 666: unsigned EP0CONDIS :1;
[; ;pic18f65j50.h: 667: unsigned EP0HSHK :1;
[; ;pic18f65j50.h: 668: };
[; ;pic18f65j50.h: 669: struct {
[; ;pic18f65j50.h: 670: unsigned EPSTALL0 :1;
[; ;pic18f65j50.h: 671: unsigned EPINEN0 :1;
[; ;pic18f65j50.h: 672: unsigned EPOUTEN0 :1;
[; ;pic18f65j50.h: 673: unsigned EPCONDIS0 :1;
[; ;pic18f65j50.h: 674: unsigned EPHSHK0 :1;
[; ;pic18f65j50.h: 675: };
[; ;pic18f65j50.h: 676: } UEP0bits_t;
[; ;pic18f65j50.h: 677: extern volatile UEP0bits_t UEP0bits __at(0xF4C);
[; ;pic18f65j50.h: 757: extern volatile unsigned char UEP1 __at(0xF4D);
"759
[; ;pic18f65j50.h: 759: asm("UEP1 equ 0F4Dh");
[; <" UEP1 equ 0F4Dh ;# ">
[; ;pic18f65j50.h: 762: typedef union {
[; ;pic18f65j50.h: 763: struct {
[; ;pic18f65j50.h: 764: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 765: unsigned EPINEN :1;
[; ;pic18f65j50.h: 766: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 767: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 768: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 769: };
[; ;pic18f65j50.h: 770: struct {
[; ;pic18f65j50.h: 771: unsigned EP1STALL :1;
[; ;pic18f65j50.h: 772: unsigned EP1INEN :1;
[; ;pic18f65j50.h: 773: unsigned EP1OUTEN :1;
[; ;pic18f65j50.h: 774: unsigned EP1CONDIS :1;
[; ;pic18f65j50.h: 775: unsigned EP1HSHK :1;
[; ;pic18f65j50.h: 776: };
[; ;pic18f65j50.h: 777: struct {
[; ;pic18f65j50.h: 778: unsigned EPSTALL1 :1;
[; ;pic18f65j50.h: 779: unsigned EPINEN1 :1;
[; ;pic18f65j50.h: 780: unsigned EPOUTEN1 :1;
[; ;pic18f65j50.h: 781: unsigned EPCONDIS1 :1;
[; ;pic18f65j50.h: 782: unsigned EPHSHK1 :1;
[; ;pic18f65j50.h: 783: };
[; ;pic18f65j50.h: 784: } UEP1bits_t;
[; ;pic18f65j50.h: 785: extern volatile UEP1bits_t UEP1bits __at(0xF4D);
[; ;pic18f65j50.h: 865: extern volatile unsigned char UEP2 __at(0xF4E);
"867
[; ;pic18f65j50.h: 867: asm("UEP2 equ 0F4Eh");
[; <" UEP2 equ 0F4Eh ;# ">
[; ;pic18f65j50.h: 870: typedef union {
[; ;pic18f65j50.h: 871: struct {
[; ;pic18f65j50.h: 872: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 873: unsigned EPINEN :1;
[; ;pic18f65j50.h: 874: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 875: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 876: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 877: };
[; ;pic18f65j50.h: 878: struct {
[; ;pic18f65j50.h: 879: unsigned EP2STALL :1;
[; ;pic18f65j50.h: 880: unsigned EP2INEN :1;
[; ;pic18f65j50.h: 881: unsigned EP2OUTEN :1;
[; ;pic18f65j50.h: 882: unsigned EP2CONDIS :1;
[; ;pic18f65j50.h: 883: unsigned EP2HSHK :1;
[; ;pic18f65j50.h: 884: };
[; ;pic18f65j50.h: 885: struct {
[; ;pic18f65j50.h: 886: unsigned EPSTALL2 :1;
[; ;pic18f65j50.h: 887: unsigned EPINEN2 :1;
[; ;pic18f65j50.h: 888: unsigned EPOUTEN2 :1;
[; ;pic18f65j50.h: 889: unsigned EPCONDIS2 :1;
[; ;pic18f65j50.h: 890: unsigned EPHSHK2 :1;
[; ;pic18f65j50.h: 891: };
[; ;pic18f65j50.h: 892: } UEP2bits_t;
[; ;pic18f65j50.h: 893: extern volatile UEP2bits_t UEP2bits __at(0xF4E);
[; ;pic18f65j50.h: 973: extern volatile unsigned char UEP3 __at(0xF4F);
"975
[; ;pic18f65j50.h: 975: asm("UEP3 equ 0F4Fh");
[; <" UEP3 equ 0F4Fh ;# ">
[; ;pic18f65j50.h: 978: typedef union {
[; ;pic18f65j50.h: 979: struct {
[; ;pic18f65j50.h: 980: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 981: unsigned EPINEN :1;
[; ;pic18f65j50.h: 982: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 983: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 984: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 985: };
[; ;pic18f65j50.h: 986: struct {
[; ;pic18f65j50.h: 987: unsigned EP3STALL :1;
[; ;pic18f65j50.h: 988: unsigned EP3INEN :1;
[; ;pic18f65j50.h: 989: unsigned EP3OUTEN :1;
[; ;pic18f65j50.h: 990: unsigned EP3CONDIS :1;
[; ;pic18f65j50.h: 991: unsigned EP3HSHK :1;
[; ;pic18f65j50.h: 992: };
[; ;pic18f65j50.h: 993: struct {
[; ;pic18f65j50.h: 994: unsigned EPSTALL3 :1;
[; ;pic18f65j50.h: 995: unsigned EPINEN3 :1;
[; ;pic18f65j50.h: 996: unsigned EPOUTEN3 :1;
[; ;pic18f65j50.h: 997: unsigned EPCONDIS3 :1;
[; ;pic18f65j50.h: 998: unsigned EPHSHK3 :1;
[; ;pic18f65j50.h: 999: };
[; ;pic18f65j50.h: 1000: } UEP3bits_t;
[; ;pic18f65j50.h: 1001: extern volatile UEP3bits_t UEP3bits __at(0xF4F);
[; ;pic18f65j50.h: 1081: extern volatile unsigned char UEP4 __at(0xF50);
"1083
[; ;pic18f65j50.h: 1083: asm("UEP4 equ 0F50h");
[; <" UEP4 equ 0F50h ;# ">
[; ;pic18f65j50.h: 1086: typedef union {
[; ;pic18f65j50.h: 1087: struct {
[; ;pic18f65j50.h: 1088: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 1089: unsigned EPINEN :1;
[; ;pic18f65j50.h: 1090: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 1091: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 1092: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 1093: };
[; ;pic18f65j50.h: 1094: struct {
[; ;pic18f65j50.h: 1095: unsigned EP4STALL :1;
[; ;pic18f65j50.h: 1096: unsigned EP4INEN :1;
[; ;pic18f65j50.h: 1097: unsigned EP4OUTEN :1;
[; ;pic18f65j50.h: 1098: unsigned EP4CONDIS :1;
[; ;pic18f65j50.h: 1099: unsigned EP4HSHK :1;
[; ;pic18f65j50.h: 1100: };
[; ;pic18f65j50.h: 1101: struct {
[; ;pic18f65j50.h: 1102: unsigned EPSTALL4 :1;
[; ;pic18f65j50.h: 1103: unsigned EPINEN4 :1;
[; ;pic18f65j50.h: 1104: unsigned EPOUTEN4 :1;
[; ;pic18f65j50.h: 1105: unsigned EPCONDIS4 :1;
[; ;pic18f65j50.h: 1106: unsigned EPHSHK4 :1;
[; ;pic18f65j50.h: 1107: };
[; ;pic18f65j50.h: 1108: } UEP4bits_t;
[; ;pic18f65j50.h: 1109: extern volatile UEP4bits_t UEP4bits __at(0xF50);
[; ;pic18f65j50.h: 1189: extern volatile unsigned char UEP5 __at(0xF51);
"1191
[; ;pic18f65j50.h: 1191: asm("UEP5 equ 0F51h");
[; <" UEP5 equ 0F51h ;# ">
[; ;pic18f65j50.h: 1194: typedef union {
[; ;pic18f65j50.h: 1195: struct {
[; ;pic18f65j50.h: 1196: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 1197: unsigned EPINEN :1;
[; ;pic18f65j50.h: 1198: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 1199: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 1200: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 1201: };
[; ;pic18f65j50.h: 1202: struct {
[; ;pic18f65j50.h: 1203: unsigned EP5STALL :1;
[; ;pic18f65j50.h: 1204: unsigned EP5INEN :1;
[; ;pic18f65j50.h: 1205: unsigned EP5OUTEN :1;
[; ;pic18f65j50.h: 1206: unsigned EP5CONDIS :1;
[; ;pic18f65j50.h: 1207: unsigned EP5HSHK :1;
[; ;pic18f65j50.h: 1208: };
[; ;pic18f65j50.h: 1209: struct {
[; ;pic18f65j50.h: 1210: unsigned EPSTALL5 :1;
[; ;pic18f65j50.h: 1211: unsigned EPINEN5 :1;
[; ;pic18f65j50.h: 1212: unsigned EPOUTEN5 :1;
[; ;pic18f65j50.h: 1213: unsigned EPCONDIS5 :1;
[; ;pic18f65j50.h: 1214: unsigned EPHSHK5 :1;
[; ;pic18f65j50.h: 1215: };
[; ;pic18f65j50.h: 1216: } UEP5bits_t;
[; ;pic18f65j50.h: 1217: extern volatile UEP5bits_t UEP5bits __at(0xF51);
[; ;pic18f65j50.h: 1297: extern volatile unsigned char UEP6 __at(0xF52);
"1299
[; ;pic18f65j50.h: 1299: asm("UEP6 equ 0F52h");
[; <" UEP6 equ 0F52h ;# ">
[; ;pic18f65j50.h: 1302: typedef union {
[; ;pic18f65j50.h: 1303: struct {
[; ;pic18f65j50.h: 1304: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 1305: unsigned EPINEN :1;
[; ;pic18f65j50.h: 1306: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 1307: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 1308: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 1309: };
[; ;pic18f65j50.h: 1310: struct {
[; ;pic18f65j50.h: 1311: unsigned EP6STALL :1;
[; ;pic18f65j50.h: 1312: unsigned EP6INEN :1;
[; ;pic18f65j50.h: 1313: unsigned EP6OUTEN :1;
[; ;pic18f65j50.h: 1314: unsigned EP6CONDIS :1;
[; ;pic18f65j50.h: 1315: unsigned EP6HSHK :1;
[; ;pic18f65j50.h: 1316: };
[; ;pic18f65j50.h: 1317: struct {
[; ;pic18f65j50.h: 1318: unsigned EPSTALL6 :1;
[; ;pic18f65j50.h: 1319: unsigned EPINEN6 :1;
[; ;pic18f65j50.h: 1320: unsigned EPOUTEN6 :1;
[; ;pic18f65j50.h: 1321: unsigned EPCONDIS6 :1;
[; ;pic18f65j50.h: 1322: unsigned EPHSHK6 :1;
[; ;pic18f65j50.h: 1323: };
[; ;pic18f65j50.h: 1324: } UEP6bits_t;
[; ;pic18f65j50.h: 1325: extern volatile UEP6bits_t UEP6bits __at(0xF52);
[; ;pic18f65j50.h: 1405: extern volatile unsigned char UEP7 __at(0xF53);
"1407
[; ;pic18f65j50.h: 1407: asm("UEP7 equ 0F53h");
[; <" UEP7 equ 0F53h ;# ">
[; ;pic18f65j50.h: 1410: typedef union {
[; ;pic18f65j50.h: 1411: struct {
[; ;pic18f65j50.h: 1412: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 1413: unsigned EPINEN :1;
[; ;pic18f65j50.h: 1414: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 1415: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 1416: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 1417: };
[; ;pic18f65j50.h: 1418: struct {
[; ;pic18f65j50.h: 1419: unsigned EP7STALL :1;
[; ;pic18f65j50.h: 1420: unsigned EP7INEN :1;
[; ;pic18f65j50.h: 1421: unsigned EP7OUTEN :1;
[; ;pic18f65j50.h: 1422: unsigned EP7CONDIS :1;
[; ;pic18f65j50.h: 1423: unsigned EP7HSHK :1;
[; ;pic18f65j50.h: 1424: };
[; ;pic18f65j50.h: 1425: struct {
[; ;pic18f65j50.h: 1426: unsigned EPSTALL7 :1;
[; ;pic18f65j50.h: 1427: unsigned EPINEN7 :1;
[; ;pic18f65j50.h: 1428: unsigned EPOUTEN7 :1;
[; ;pic18f65j50.h: 1429: unsigned EPCONDIS7 :1;
[; ;pic18f65j50.h: 1430: unsigned EPHSHK7 :1;
[; ;pic18f65j50.h: 1431: };
[; ;pic18f65j50.h: 1432: } UEP7bits_t;
[; ;pic18f65j50.h: 1433: extern volatile UEP7bits_t UEP7bits __at(0xF53);
[; ;pic18f65j50.h: 1513: extern volatile unsigned char UEP8 __at(0xF54);
"1515
[; ;pic18f65j50.h: 1515: asm("UEP8 equ 0F54h");
[; <" UEP8 equ 0F54h ;# ">
[; ;pic18f65j50.h: 1518: typedef union {
[; ;pic18f65j50.h: 1519: struct {
[; ;pic18f65j50.h: 1520: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 1521: unsigned EPINEN :1;
[; ;pic18f65j50.h: 1522: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 1523: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 1524: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 1525: };
[; ;pic18f65j50.h: 1526: struct {
[; ;pic18f65j50.h: 1527: unsigned EPSTALL8 :1;
[; ;pic18f65j50.h: 1528: unsigned EPINEN8 :1;
[; ;pic18f65j50.h: 1529: unsigned EPOUTEN8 :1;
[; ;pic18f65j50.h: 1530: unsigned EPCONDIS8 :1;
[; ;pic18f65j50.h: 1531: unsigned EPHSHK8 :1;
[; ;pic18f65j50.h: 1532: };
[; ;pic18f65j50.h: 1533: } UEP8bits_t;
[; ;pic18f65j50.h: 1534: extern volatile UEP8bits_t UEP8bits __at(0xF54);
[; ;pic18f65j50.h: 1589: extern volatile unsigned char UEP9 __at(0xF55);
"1591
[; ;pic18f65j50.h: 1591: asm("UEP9 equ 0F55h");
[; <" UEP9 equ 0F55h ;# ">
[; ;pic18f65j50.h: 1594: typedef union {
[; ;pic18f65j50.h: 1595: struct {
[; ;pic18f65j50.h: 1596: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 1597: unsigned EPINEN :1;
[; ;pic18f65j50.h: 1598: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 1599: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 1600: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 1601: };
[; ;pic18f65j50.h: 1602: struct {
[; ;pic18f65j50.h: 1603: unsigned EPSTALL9 :1;
[; ;pic18f65j50.h: 1604: unsigned EPINEN9 :1;
[; ;pic18f65j50.h: 1605: unsigned EPOUTEN9 :1;
[; ;pic18f65j50.h: 1606: unsigned EPCONDIS9 :1;
[; ;pic18f65j50.h: 1607: unsigned EPHSHK9 :1;
[; ;pic18f65j50.h: 1608: };
[; ;pic18f65j50.h: 1609: } UEP9bits_t;
[; ;pic18f65j50.h: 1610: extern volatile UEP9bits_t UEP9bits __at(0xF55);
[; ;pic18f65j50.h: 1665: extern volatile unsigned char UEP10 __at(0xF56);
"1667
[; ;pic18f65j50.h: 1667: asm("UEP10 equ 0F56h");
[; <" UEP10 equ 0F56h ;# ">
[; ;pic18f65j50.h: 1670: typedef union {
[; ;pic18f65j50.h: 1671: struct {
[; ;pic18f65j50.h: 1672: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 1673: unsigned EPINEN :1;
[; ;pic18f65j50.h: 1674: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 1675: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 1676: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 1677: };
[; ;pic18f65j50.h: 1678: struct {
[; ;pic18f65j50.h: 1679: unsigned EPSTALL10 :1;
[; ;pic18f65j50.h: 1680: unsigned EPINEN10 :1;
[; ;pic18f65j50.h: 1681: unsigned EPOUTEN10 :1;
[; ;pic18f65j50.h: 1682: unsigned EPCONDIS10 :1;
[; ;pic18f65j50.h: 1683: unsigned EPHSHK10 :1;
[; ;pic18f65j50.h: 1684: };
[; ;pic18f65j50.h: 1685: } UEP10bits_t;
[; ;pic18f65j50.h: 1686: extern volatile UEP10bits_t UEP10bits __at(0xF56);
[; ;pic18f65j50.h: 1741: extern volatile unsigned char UEP11 __at(0xF57);
"1743
[; ;pic18f65j50.h: 1743: asm("UEP11 equ 0F57h");
[; <" UEP11 equ 0F57h ;# ">
[; ;pic18f65j50.h: 1746: typedef union {
[; ;pic18f65j50.h: 1747: struct {
[; ;pic18f65j50.h: 1748: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 1749: unsigned EPINEN :1;
[; ;pic18f65j50.h: 1750: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 1751: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 1752: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 1753: };
[; ;pic18f65j50.h: 1754: struct {
[; ;pic18f65j50.h: 1755: unsigned EPSTALL11 :1;
[; ;pic18f65j50.h: 1756: unsigned EPINEN11 :1;
[; ;pic18f65j50.h: 1757: unsigned EPOUTEN11 :1;
[; ;pic18f65j50.h: 1758: unsigned EPCONDIS11 :1;
[; ;pic18f65j50.h: 1759: unsigned EPHSHK11 :1;
[; ;pic18f65j50.h: 1760: };
[; ;pic18f65j50.h: 1761: } UEP11bits_t;
[; ;pic18f65j50.h: 1762: extern volatile UEP11bits_t UEP11bits __at(0xF57);
[; ;pic18f65j50.h: 1817: extern volatile unsigned char UEP12 __at(0xF58);
"1819
[; ;pic18f65j50.h: 1819: asm("UEP12 equ 0F58h");
[; <" UEP12 equ 0F58h ;# ">
[; ;pic18f65j50.h: 1822: typedef union {
[; ;pic18f65j50.h: 1823: struct {
[; ;pic18f65j50.h: 1824: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 1825: unsigned EPINEN :1;
[; ;pic18f65j50.h: 1826: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 1827: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 1828: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 1829: };
[; ;pic18f65j50.h: 1830: struct {
[; ;pic18f65j50.h: 1831: unsigned EPSTALL12 :1;
[; ;pic18f65j50.h: 1832: unsigned EPINEN12 :1;
[; ;pic18f65j50.h: 1833: unsigned EPOUTEN12 :1;
[; ;pic18f65j50.h: 1834: unsigned EPCONDIS12 :1;
[; ;pic18f65j50.h: 1835: unsigned EPHSHK12 :1;
[; ;pic18f65j50.h: 1836: };
[; ;pic18f65j50.h: 1837: } UEP12bits_t;
[; ;pic18f65j50.h: 1838: extern volatile UEP12bits_t UEP12bits __at(0xF58);
[; ;pic18f65j50.h: 1893: extern volatile unsigned char UEP13 __at(0xF59);
"1895
[; ;pic18f65j50.h: 1895: asm("UEP13 equ 0F59h");
[; <" UEP13 equ 0F59h ;# ">
[; ;pic18f65j50.h: 1898: typedef union {
[; ;pic18f65j50.h: 1899: struct {
[; ;pic18f65j50.h: 1900: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 1901: unsigned EPINEN :1;
[; ;pic18f65j50.h: 1902: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 1903: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 1904: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 1905: };
[; ;pic18f65j50.h: 1906: struct {
[; ;pic18f65j50.h: 1907: unsigned EPSTALL13 :1;
[; ;pic18f65j50.h: 1908: unsigned EPINEN13 :1;
[; ;pic18f65j50.h: 1909: unsigned EPOUTEN13 :1;
[; ;pic18f65j50.h: 1910: unsigned EPCONDIS13 :1;
[; ;pic18f65j50.h: 1911: unsigned EPHSHK13 :1;
[; ;pic18f65j50.h: 1912: };
[; ;pic18f65j50.h: 1913: } UEP13bits_t;
[; ;pic18f65j50.h: 1914: extern volatile UEP13bits_t UEP13bits __at(0xF59);
[; ;pic18f65j50.h: 1969: extern volatile unsigned char UEP14 __at(0xF5A);
"1971
[; ;pic18f65j50.h: 1971: asm("UEP14 equ 0F5Ah");
[; <" UEP14 equ 0F5Ah ;# ">
[; ;pic18f65j50.h: 1974: typedef union {
[; ;pic18f65j50.h: 1975: struct {
[; ;pic18f65j50.h: 1976: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 1977: unsigned EPINEN :1;
[; ;pic18f65j50.h: 1978: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 1979: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 1980: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 1981: };
[; ;pic18f65j50.h: 1982: struct {
[; ;pic18f65j50.h: 1983: unsigned EPSTALL14 :1;
[; ;pic18f65j50.h: 1984: unsigned EPINEN14 :1;
[; ;pic18f65j50.h: 1985: unsigned EPOUTEN14 :1;
[; ;pic18f65j50.h: 1986: unsigned EPCONDIS14 :1;
[; ;pic18f65j50.h: 1987: unsigned EPHSHK14 :1;
[; ;pic18f65j50.h: 1988: };
[; ;pic18f65j50.h: 1989: } UEP14bits_t;
[; ;pic18f65j50.h: 1990: extern volatile UEP14bits_t UEP14bits __at(0xF5A);
[; ;pic18f65j50.h: 2045: extern volatile unsigned char UEP15 __at(0xF5B);
"2047
[; ;pic18f65j50.h: 2047: asm("UEP15 equ 0F5Bh");
[; <" UEP15 equ 0F5Bh ;# ">
[; ;pic18f65j50.h: 2050: typedef union {
[; ;pic18f65j50.h: 2051: struct {
[; ;pic18f65j50.h: 2052: unsigned EPSTALL :1;
[; ;pic18f65j50.h: 2053: unsigned EPINEN :1;
[; ;pic18f65j50.h: 2054: unsigned EPOUTEN :1;
[; ;pic18f65j50.h: 2055: unsigned EPCONDIS :1;
[; ;pic18f65j50.h: 2056: unsigned EPHSHK :1;
[; ;pic18f65j50.h: 2057: };
[; ;pic18f65j50.h: 2058: struct {
[; ;pic18f65j50.h: 2059: unsigned EPSTALL15 :1;
[; ;pic18f65j50.h: 2060: unsigned EPINEN15 :1;
[; ;pic18f65j50.h: 2061: unsigned EPOUTEN15 :1;
[; ;pic18f65j50.h: 2062: unsigned EPCONDIS15 :1;
[; ;pic18f65j50.h: 2063: unsigned EPHSHK15 :1;
[; ;pic18f65j50.h: 2064: };
[; ;pic18f65j50.h: 2065: } UEP15bits_t;
[; ;pic18f65j50.h: 2066: extern volatile UEP15bits_t UEP15bits __at(0xF5B);
[; ;pic18f65j50.h: 2121: extern volatile unsigned char UIE __at(0xF5C);
"2123
[; ;pic18f65j50.h: 2123: asm("UIE equ 0F5Ch");
[; <" UIE equ 0F5Ch ;# ">
[; ;pic18f65j50.h: 2126: typedef union {
[; ;pic18f65j50.h: 2127: struct {
[; ;pic18f65j50.h: 2128: unsigned URSTIE :1;
[; ;pic18f65j50.h: 2129: unsigned UERRIE :1;
[; ;pic18f65j50.h: 2130: unsigned ACTVIE :1;
[; ;pic18f65j50.h: 2131: unsigned TRNIE :1;
[; ;pic18f65j50.h: 2132: unsigned IDLEIE :1;
[; ;pic18f65j50.h: 2133: unsigned STALLIE :1;
[; ;pic18f65j50.h: 2134: unsigned SOFIE :1;
[; ;pic18f65j50.h: 2135: };
[; ;pic18f65j50.h: 2136: } UIEbits_t;
[; ;pic18f65j50.h: 2137: extern volatile UIEbits_t UIEbits __at(0xF5C);
[; ;pic18f65j50.h: 2177: extern volatile unsigned char UEIE __at(0xF5D);
"2179
[; ;pic18f65j50.h: 2179: asm("UEIE equ 0F5Dh");
[; <" UEIE equ 0F5Dh ;# ">
[; ;pic18f65j50.h: 2182: typedef union {
[; ;pic18f65j50.h: 2183: struct {
[; ;pic18f65j50.h: 2184: unsigned PIDEE :1;
[; ;pic18f65j50.h: 2185: unsigned CRC5EE :1;
[; ;pic18f65j50.h: 2186: unsigned CRC16EE :1;
[; ;pic18f65j50.h: 2187: unsigned DFN8EE :1;
[; ;pic18f65j50.h: 2188: unsigned BTOEE :1;
[; ;pic18f65j50.h: 2189: unsigned :2;
[; ;pic18f65j50.h: 2190: unsigned BTSEE :1;
[; ;pic18f65j50.h: 2191: };
[; ;pic18f65j50.h: 2192: } UEIEbits_t;
[; ;pic18f65j50.h: 2193: extern volatile UEIEbits_t UEIEbits __at(0xF5D);
[; ;pic18f65j50.h: 2228: extern volatile unsigned char UADDR __at(0xF5E);
"2230
[; ;pic18f65j50.h: 2230: asm("UADDR equ 0F5Eh");
[; <" UADDR equ 0F5Eh ;# ">
[; ;pic18f65j50.h: 2233: typedef union {
[; ;pic18f65j50.h: 2234: struct {
[; ;pic18f65j50.h: 2235: unsigned ADDR :7;
[; ;pic18f65j50.h: 2236: };
[; ;pic18f65j50.h: 2237: struct {
[; ;pic18f65j50.h: 2238: unsigned ADDR0 :1;
[; ;pic18f65j50.h: 2239: unsigned ADDR1 :1;
[; ;pic18f65j50.h: 2240: unsigned ADDR2 :1;
[; ;pic18f65j50.h: 2241: unsigned ADDR3 :1;
[; ;pic18f65j50.h: 2242: unsigned ADDR4 :1;
[; ;pic18f65j50.h: 2243: unsigned ADDR5 :1;
[; ;pic18f65j50.h: 2244: unsigned ADDR6 :1;
[; ;pic18f65j50.h: 2245: };
[; ;pic18f65j50.h: 2246: } UADDRbits_t;
[; ;pic18f65j50.h: 2247: extern volatile UADDRbits_t UADDRbits __at(0xF5E);
[; ;pic18f65j50.h: 2292: extern volatile unsigned char UCFG __at(0xF5F);
"2294
[; ;pic18f65j50.h: 2294: asm("UCFG equ 0F5Fh");
[; <" UCFG equ 0F5Fh ;# ">
[; ;pic18f65j50.h: 2297: typedef union {
[; ;pic18f65j50.h: 2298: struct {
[; ;pic18f65j50.h: 2299: unsigned PPB :2;
[; ;pic18f65j50.h: 2300: unsigned FSEN :1;
[; ;pic18f65j50.h: 2301: unsigned UTRDIS :1;
[; ;pic18f65j50.h: 2302: unsigned UPUEN :1;
[; ;pic18f65j50.h: 2303: unsigned :1;
[; ;pic18f65j50.h: 2304: unsigned UOEMON :1;
[; ;pic18f65j50.h: 2305: unsigned UTEYE :1;
[; ;pic18f65j50.h: 2306: };
[; ;pic18f65j50.h: 2307: struct {
[; ;pic18f65j50.h: 2308: unsigned PPB0 :1;
[; ;pic18f65j50.h: 2309: unsigned PPB1 :1;
[; ;pic18f65j50.h: 2310: };
[; ;pic18f65j50.h: 2311: struct {
[; ;pic18f65j50.h: 2312: unsigned UPP0 :1;
[; ;pic18f65j50.h: 2313: unsigned UPP1 :1;
[; ;pic18f65j50.h: 2314: };
[; ;pic18f65j50.h: 2315: } UCFGbits_t;
[; ;pic18f65j50.h: 2316: extern volatile UCFGbits_t UCFGbits __at(0xF5F);
[; ;pic18f65j50.h: 2371: extern volatile unsigned short UFRM __at(0xF60);
"2373
[; ;pic18f65j50.h: 2373: asm("UFRM equ 0F60h");
[; <" UFRM equ 0F60h ;# ">
[; ;pic18f65j50.h: 2378: extern volatile unsigned char UFRML __at(0xF60);
"2380
[; ;pic18f65j50.h: 2380: asm("UFRML equ 0F60h");
[; <" UFRML equ 0F60h ;# ">
[; ;pic18f65j50.h: 2383: typedef union {
[; ;pic18f65j50.h: 2384: struct {
[; ;pic18f65j50.h: 2385: unsigned FRM :8;
[; ;pic18f65j50.h: 2386: };
[; ;pic18f65j50.h: 2387: struct {
[; ;pic18f65j50.h: 2388: unsigned FRM0 :1;
[; ;pic18f65j50.h: 2389: unsigned FRM1 :1;
[; ;pic18f65j50.h: 2390: unsigned FRM2 :1;
[; ;pic18f65j50.h: 2391: unsigned FRM3 :1;
[; ;pic18f65j50.h: 2392: unsigned FRM4 :1;
[; ;pic18f65j50.h: 2393: unsigned FRM5 :1;
[; ;pic18f65j50.h: 2394: unsigned FRM6 :1;
[; ;pic18f65j50.h: 2395: unsigned FRM7 :1;
[; ;pic18f65j50.h: 2396: };
[; ;pic18f65j50.h: 2397: struct {
[; ;pic18f65j50.h: 2398: unsigned FRML :8;
[; ;pic18f65j50.h: 2399: };
[; ;pic18f65j50.h: 2400: } UFRMLbits_t;
[; ;pic18f65j50.h: 2401: extern volatile UFRMLbits_t UFRMLbits __at(0xF60);
[; ;pic18f65j50.h: 2456: extern volatile unsigned char UFRMH __at(0xF61);
"2458
[; ;pic18f65j50.h: 2458: asm("UFRMH equ 0F61h");
[; <" UFRMH equ 0F61h ;# ">
[; ;pic18f65j50.h: 2461: typedef union {
[; ;pic18f65j50.h: 2462: struct {
[; ;pic18f65j50.h: 2463: unsigned FRM :3;
[; ;pic18f65j50.h: 2464: };
[; ;pic18f65j50.h: 2465: struct {
[; ;pic18f65j50.h: 2466: unsigned FRM8 :1;
[; ;pic18f65j50.h: 2467: unsigned FRM9 :1;
[; ;pic18f65j50.h: 2468: unsigned FRM10 :1;
[; ;pic18f65j50.h: 2469: };
[; ;pic18f65j50.h: 2470: } UFRMHbits_t;
[; ;pic18f65j50.h: 2471: extern volatile UFRMHbits_t UFRMHbits __at(0xF61);
[; ;pic18f65j50.h: 2496: extern volatile unsigned char UIR __at(0xF62);
"2498
[; ;pic18f65j50.h: 2498: asm("UIR equ 0F62h");
[; <" UIR equ 0F62h ;# ">
[; ;pic18f65j50.h: 2501: typedef union {
[; ;pic18f65j50.h: 2502: struct {
[; ;pic18f65j50.h: 2503: unsigned URSTIF :1;
[; ;pic18f65j50.h: 2504: unsigned UERRIF :1;
[; ;pic18f65j50.h: 2505: unsigned ACTVIF :1;
[; ;pic18f65j50.h: 2506: unsigned TRNIF :1;
[; ;pic18f65j50.h: 2507: unsigned IDLEIF :1;
[; ;pic18f65j50.h: 2508: unsigned STALLIF :1;
[; ;pic18f65j50.h: 2509: unsigned SOFIF :1;
[; ;pic18f65j50.h: 2510: };
[; ;pic18f65j50.h: 2511: } UIRbits_t;
[; ;pic18f65j50.h: 2512: extern volatile UIRbits_t UIRbits __at(0xF62);
[; ;pic18f65j50.h: 2552: extern volatile unsigned char UEIR __at(0xF63);
"2554
[; ;pic18f65j50.h: 2554: asm("UEIR equ 0F63h");
[; <" UEIR equ 0F63h ;# ">
[; ;pic18f65j50.h: 2557: typedef union {
[; ;pic18f65j50.h: 2558: struct {
[; ;pic18f65j50.h: 2559: unsigned PIDEF :1;
[; ;pic18f65j50.h: 2560: unsigned CRC5EF :1;
[; ;pic18f65j50.h: 2561: unsigned CRC16EF :1;
[; ;pic18f65j50.h: 2562: unsigned DFN8EF :1;
[; ;pic18f65j50.h: 2563: unsigned BTOEF :1;
[; ;pic18f65j50.h: 2564: unsigned :2;
[; ;pic18f65j50.h: 2565: unsigned BTSEF :1;
[; ;pic18f65j50.h: 2566: };
[; ;pic18f65j50.h: 2567: } UEIRbits_t;
[; ;pic18f65j50.h: 2568: extern volatile UEIRbits_t UEIRbits __at(0xF63);
[; ;pic18f65j50.h: 2603: extern volatile unsigned char USTAT __at(0xF64);
"2605
[; ;pic18f65j50.h: 2605: asm("USTAT equ 0F64h");
[; <" USTAT equ 0F64h ;# ">
[; ;pic18f65j50.h: 2608: typedef union {
[; ;pic18f65j50.h: 2609: struct {
[; ;pic18f65j50.h: 2610: unsigned :1;
[; ;pic18f65j50.h: 2611: unsigned PPBI :1;
[; ;pic18f65j50.h: 2612: unsigned DIR :1;
[; ;pic18f65j50.h: 2613: unsigned ENDP :4;
[; ;pic18f65j50.h: 2614: };
[; ;pic18f65j50.h: 2615: struct {
[; ;pic18f65j50.h: 2616: unsigned :3;
[; ;pic18f65j50.h: 2617: unsigned ENDP0 :1;
[; ;pic18f65j50.h: 2618: unsigned ENDP1 :1;
[; ;pic18f65j50.h: 2619: unsigned ENDP2 :1;
[; ;pic18f65j50.h: 2620: unsigned ENDP3 :1;
[; ;pic18f65j50.h: 2621: };
[; ;pic18f65j50.h: 2622: } USTATbits_t;
[; ;pic18f65j50.h: 2623: extern volatile USTATbits_t USTATbits __at(0xF64);
[; ;pic18f65j50.h: 2663: extern volatile unsigned char UCON __at(0xF65);
"2665
[; ;pic18f65j50.h: 2665: asm("UCON equ 0F65h");
[; <" UCON equ 0F65h ;# ">
[; ;pic18f65j50.h: 2668: typedef union {
[; ;pic18f65j50.h: 2669: struct {
[; ;pic18f65j50.h: 2670: unsigned :1;
[; ;pic18f65j50.h: 2671: unsigned SUSPND :1;
[; ;pic18f65j50.h: 2672: unsigned RESUME :1;
[; ;pic18f65j50.h: 2673: unsigned USBEN :1;
[; ;pic18f65j50.h: 2674: unsigned PKTDIS :1;
[; ;pic18f65j50.h: 2675: unsigned SE0 :1;
[; ;pic18f65j50.h: 2676: unsigned PPBRST :1;
[; ;pic18f65j50.h: 2677: };
[; ;pic18f65j50.h: 2678: } UCONbits_t;
[; ;pic18f65j50.h: 2679: extern volatile UCONbits_t UCONbits __at(0xF65);
[; ;pic18f65j50.h: 2714: extern volatile unsigned short PMDIN1 __at(0xF66);
"2716
[; ;pic18f65j50.h: 2716: asm("PMDIN1 equ 0F66h");
[; <" PMDIN1 equ 0F66h ;# ">
[; ;pic18f65j50.h: 2721: extern volatile unsigned char PMDIN1L __at(0xF66);
"2723
[; ;pic18f65j50.h: 2723: asm("PMDIN1L equ 0F66h");
[; <" PMDIN1L equ 0F66h ;# ">
[; ;pic18f65j50.h: 2728: extern volatile unsigned char PMDIN1H __at(0xF67);
"2730
[; ;pic18f65j50.h: 2730: asm("PMDIN1H equ 0F67h");
[; <" PMDIN1H equ 0F67h ;# ">
[; ;pic18f65j50.h: 2735: extern volatile unsigned short PMADDR __at(0xF68);
"2737
[; ;pic18f65j50.h: 2737: asm("PMADDR equ 0F68h");
[; <" PMADDR equ 0F68h ;# ">
[; ;pic18f65j50.h: 2740: extern volatile unsigned short PMDOUT1 __at(0xF68);
"2742
[; ;pic18f65j50.h: 2742: asm("PMDOUT1 equ 0F68h");
[; <" PMDOUT1 equ 0F68h ;# ">
[; ;pic18f65j50.h: 2747: extern volatile unsigned char PMADDRL __at(0xF68);
"2749
[; ;pic18f65j50.h: 2749: asm("PMADDRL equ 0F68h");
[; <" PMADDRL equ 0F68h ;# ">
[; ;pic18f65j50.h: 2754: extern volatile unsigned char PMDOUT1L __at(0xF68);
"2756
[; ;pic18f65j50.h: 2756: asm("PMDOUT1L equ 0F68h");
[; <" PMDOUT1L equ 0F68h ;# ">
[; ;pic18f65j50.h: 2761: extern volatile unsigned char PMADDRH __at(0xF69);
"2763
[; ;pic18f65j50.h: 2763: asm("PMADDRH equ 0F69h");
[; <" PMADDRH equ 0F69h ;# ">
[; ;pic18f65j50.h: 2766: typedef union {
[; ;pic18f65j50.h: 2767: struct {
[; ;pic18f65j50.h: 2768: unsigned ADDRH :6;
[; ;pic18f65j50.h: 2769: unsigned CS1 :1;
[; ;pic18f65j50.h: 2770: unsigned CS2 :1;
[; ;pic18f65j50.h: 2771: };
[; ;pic18f65j50.h: 2772: } PMADDRHbits_t;
[; ;pic18f65j50.h: 2773: extern volatile PMADDRHbits_t PMADDRHbits __at(0xF69);
[; ;pic18f65j50.h: 2793: extern volatile unsigned char PMDOUT1H __at(0xF69);
"2795
[; ;pic18f65j50.h: 2795: asm("PMDOUT1H equ 0F69h");
[; <" PMDOUT1H equ 0F69h ;# ">
[; ;pic18f65j50.h: 2800: extern volatile unsigned char CMSTAT __at(0xF6A);
"2802
[; ;pic18f65j50.h: 2802: asm("CMSTAT equ 0F6Ah");
[; <" CMSTAT equ 0F6Ah ;# ">
[; ;pic18f65j50.h: 2805: extern volatile unsigned char CMSTATUS __at(0xF6A);
"2807
[; ;pic18f65j50.h: 2807: asm("CMSTATUS equ 0F6Ah");
[; <" CMSTATUS equ 0F6Ah ;# ">
[; ;pic18f65j50.h: 2810: typedef union {
[; ;pic18f65j50.h: 2811: struct {
[; ;pic18f65j50.h: 2812: unsigned COUT1 :1;
[; ;pic18f65j50.h: 2813: unsigned COUT2 :1;
[; ;pic18f65j50.h: 2814: };
[; ;pic18f65j50.h: 2815: } CMSTATbits_t;
[; ;pic18f65j50.h: 2816: extern volatile CMSTATbits_t CMSTATbits __at(0xF6A);
[; ;pic18f65j50.h: 2829: typedef union {
[; ;pic18f65j50.h: 2830: struct {
[; ;pic18f65j50.h: 2831: unsigned COUT1 :1;
[; ;pic18f65j50.h: 2832: unsigned COUT2 :1;
[; ;pic18f65j50.h: 2833: };
[; ;pic18f65j50.h: 2834: } CMSTATUSbits_t;
[; ;pic18f65j50.h: 2835: extern volatile CMSTATUSbits_t CMSTATUSbits __at(0xF6A);
[; ;pic18f65j50.h: 2850: extern volatile unsigned char SSP2CON2 __at(0xF6B);
"2852
[; ;pic18f65j50.h: 2852: asm("SSP2CON2 equ 0F6Bh");
[; <" SSP2CON2 equ 0F6Bh ;# ">
[; ;pic18f65j50.h: 2855: typedef union {
[; ;pic18f65j50.h: 2856: struct {
[; ;pic18f65j50.h: 2857: unsigned SEN :1;
[; ;pic18f65j50.h: 2858: unsigned RSEN :1;
[; ;pic18f65j50.h: 2859: unsigned PEN :1;
[; ;pic18f65j50.h: 2860: unsigned RCEN :1;
[; ;pic18f65j50.h: 2861: unsigned ACKEN :1;
[; ;pic18f65j50.h: 2862: unsigned ACKDT :1;
[; ;pic18f65j50.h: 2863: unsigned ACKSTAT :1;
[; ;pic18f65j50.h: 2864: unsigned GCEN :1;
[; ;pic18f65j50.h: 2865: };
[; ;pic18f65j50.h: 2866: struct {
[; ;pic18f65j50.h: 2867: unsigned :1;
[; ;pic18f65j50.h: 2868: unsigned ADMSK1 :1;
[; ;pic18f65j50.h: 2869: unsigned ADMSK2 :1;
[; ;pic18f65j50.h: 2870: unsigned ADMSK3 :1;
[; ;pic18f65j50.h: 2871: unsigned ADMSK4 :1;
[; ;pic18f65j50.h: 2872: unsigned ADMSK5 :1;
[; ;pic18f65j50.h: 2873: };
[; ;pic18f65j50.h: 2874: struct {
[; ;pic18f65j50.h: 2875: unsigned SEN2 :1;
[; ;pic18f65j50.h: 2876: unsigned ADMSK12 :1;
[; ;pic18f65j50.h: 2877: unsigned ADMSK22 :1;
[; ;pic18f65j50.h: 2878: unsigned ADMSK32 :1;
[; ;pic18f65j50.h: 2879: unsigned ACKEN2 :1;
[; ;pic18f65j50.h: 2880: unsigned ACKDT2 :1;
[; ;pic18f65j50.h: 2881: unsigned ACKSTAT2 :1;
[; ;pic18f65j50.h: 2882: unsigned GCEN2 :1;
[; ;pic18f65j50.h: 2883: };
[; ;pic18f65j50.h: 2884: struct {
[; ;pic18f65j50.h: 2885: unsigned :1;
[; ;pic18f65j50.h: 2886: unsigned RSEN2 :1;
[; ;pic18f65j50.h: 2887: unsigned PEN2 :1;
[; ;pic18f65j50.h: 2888: unsigned RCEN2 :1;
[; ;pic18f65j50.h: 2889: unsigned ADMSK42 :1;
[; ;pic18f65j50.h: 2890: unsigned ADMSK52 :1;
[; ;pic18f65j50.h: 2891: };
[; ;pic18f65j50.h: 2892: } SSP2CON2bits_t;
[; ;pic18f65j50.h: 2893: extern volatile SSP2CON2bits_t SSP2CON2bits __at(0xF6B);
[; ;pic18f65j50.h: 3028: extern volatile unsigned char SSP2CON1 __at(0xF6C);
"3030
[; ;pic18f65j50.h: 3030: asm("SSP2CON1 equ 0F6Ch");
[; <" SSP2CON1 equ 0F6Ch ;# ">
[; ;pic18f65j50.h: 3033: typedef union {
[; ;pic18f65j50.h: 3034: struct {
[; ;pic18f65j50.h: 3035: unsigned SSPM :4;
[; ;pic18f65j50.h: 3036: unsigned CKP :1;
[; ;pic18f65j50.h: 3037: unsigned SSPEN :1;
[; ;pic18f65j50.h: 3038: unsigned SSPOV :1;
[; ;pic18f65j50.h: 3039: unsigned WCOL :1;
[; ;pic18f65j50.h: 3040: };
[; ;pic18f65j50.h: 3041: struct {
[; ;pic18f65j50.h: 3042: unsigned SSPM0 :1;
[; ;pic18f65j50.h: 3043: unsigned SSPM1 :1;
[; ;pic18f65j50.h: 3044: unsigned SSPM2 :1;
[; ;pic18f65j50.h: 3045: unsigned SSPM3 :1;
[; ;pic18f65j50.h: 3046: };
[; ;pic18f65j50.h: 3047: struct {
[; ;pic18f65j50.h: 3048: unsigned SSPM02 :1;
[; ;pic18f65j50.h: 3049: unsigned SSPM12 :1;
[; ;pic18f65j50.h: 3050: unsigned SSPM22 :1;
[; ;pic18f65j50.h: 3051: unsigned SSPM32 :1;
[; ;pic18f65j50.h: 3052: unsigned CKP2 :1;
[; ;pic18f65j50.h: 3053: unsigned SSPEN2 :1;
[; ;pic18f65j50.h: 3054: unsigned SSPOV2 :1;
[; ;pic18f65j50.h: 3055: unsigned WCOL2 :1;
[; ;pic18f65j50.h: 3056: };
[; ;pic18f65j50.h: 3057: } SSP2CON1bits_t;
[; ;pic18f65j50.h: 3058: extern volatile SSP2CON1bits_t SSP2CON1bits __at(0xF6C);
[; ;pic18f65j50.h: 3148: extern volatile unsigned char SSP2STAT __at(0xF6D);
"3150
[; ;pic18f65j50.h: 3150: asm("SSP2STAT equ 0F6Dh");
[; <" SSP2STAT equ 0F6Dh ;# ">
[; ;pic18f65j50.h: 3153: typedef union {
[; ;pic18f65j50.h: 3154: struct {
[; ;pic18f65j50.h: 3155: unsigned :2;
[; ;pic18f65j50.h: 3156: unsigned R_NOT_W :1;
[; ;pic18f65j50.h: 3157: };
[; ;pic18f65j50.h: 3158: struct {
[; ;pic18f65j50.h: 3159: unsigned :5;
[; ;pic18f65j50.h: 3160: unsigned D_NOT_A :1;
[; ;pic18f65j50.h: 3161: };
[; ;pic18f65j50.h: 3162: struct {
[; ;pic18f65j50.h: 3163: unsigned BF :1;
[; ;pic18f65j50.h: 3164: unsigned UA :1;
[; ;pic18f65j50.h: 3165: unsigned R_nW :1;
[; ;pic18f65j50.h: 3166: unsigned S :1;
[; ;pic18f65j50.h: 3167: unsigned P :1;
[; ;pic18f65j50.h: 3168: unsigned D_nA :1;
[; ;pic18f65j50.h: 3169: unsigned CKE :1;
[; ;pic18f65j50.h: 3170: unsigned SMP :1;
[; ;pic18f65j50.h: 3171: };
[; ;pic18f65j50.h: 3172: struct {
[; ;pic18f65j50.h: 3173: unsigned :2;
[; ;pic18f65j50.h: 3174: unsigned R_W :1;
[; ;pic18f65j50.h: 3175: unsigned :2;
[; ;pic18f65j50.h: 3176: unsigned D_A :1;
[; ;pic18f65j50.h: 3177: };
[; ;pic18f65j50.h: 3178: struct {
[; ;pic18f65j50.h: 3179: unsigned :2;
[; ;pic18f65j50.h: 3180: unsigned I2C_READ :1;
[; ;pic18f65j50.h: 3181: unsigned I2C_START :1;
[; ;pic18f65j50.h: 3182: unsigned I2C_STOP :1;
[; ;pic18f65j50.h: 3183: unsigned I2C_DAT :1;
[; ;pic18f65j50.h: 3184: };
[; ;pic18f65j50.h: 3185: struct {
[; ;pic18f65j50.h: 3186: unsigned :2;
[; ;pic18f65j50.h: 3187: unsigned nW :1;
[; ;pic18f65j50.h: 3188: unsigned :2;
[; ;pic18f65j50.h: 3189: unsigned nA :1;
[; ;pic18f65j50.h: 3190: };
[; ;pic18f65j50.h: 3191: struct {
[; ;pic18f65j50.h: 3192: unsigned :2;
[; ;pic18f65j50.h: 3193: unsigned NOT_WRITE :1;
[; ;pic18f65j50.h: 3194: };
[; ;pic18f65j50.h: 3195: struct {
[; ;pic18f65j50.h: 3196: unsigned :5;
[; ;pic18f65j50.h: 3197: unsigned NOT_ADDRESS :1;
[; ;pic18f65j50.h: 3198: };
[; ;pic18f65j50.h: 3199: struct {
[; ;pic18f65j50.h: 3200: unsigned :2;
[; ;pic18f65j50.h: 3201: unsigned nWRITE :1;
[; ;pic18f65j50.h: 3202: unsigned :2;
[; ;pic18f65j50.h: 3203: unsigned nADDRESS :1;
[; ;pic18f65j50.h: 3204: };
[; ;pic18f65j50.h: 3205: struct {
[; ;pic18f65j50.h: 3206: unsigned :2;
[; ;pic18f65j50.h: 3207: unsigned READ_WRITE :1;
[; ;pic18f65j50.h: 3208: unsigned :2;
[; ;pic18f65j50.h: 3209: unsigned DATA_ADDRESS :1;
[; ;pic18f65j50.h: 3210: };
[; ;pic18f65j50.h: 3211: struct {
[; ;pic18f65j50.h: 3212: unsigned :2;
[; ;pic18f65j50.h: 3213: unsigned R :1;
[; ;pic18f65j50.h: 3214: unsigned :2;
[; ;pic18f65j50.h: 3215: unsigned D :1;
[; ;pic18f65j50.h: 3216: };
[; ;pic18f65j50.h: 3217: struct {
[; ;pic18f65j50.h: 3218: unsigned BF2 :1;
[; ;pic18f65j50.h: 3219: unsigned UA2 :1;
[; ;pic18f65j50.h: 3220: unsigned I2C_READ2 :1;
[; ;pic18f65j50.h: 3221: unsigned I2C_START2 :1;
[; ;pic18f65j50.h: 3222: unsigned I2C_STOP2 :1;
[; ;pic18f65j50.h: 3223: unsigned DA2 :1;
[; ;pic18f65j50.h: 3224: unsigned CKE2 :1;
[; ;pic18f65j50.h: 3225: unsigned SMP2 :1;
[; ;pic18f65j50.h: 3226: };
[; ;pic18f65j50.h: 3227: struct {
[; ;pic18f65j50.h: 3228: unsigned :2;
[; ;pic18f65j50.h: 3229: unsigned READ_WRITE2 :1;
[; ;pic18f65j50.h: 3230: unsigned S2 :1;
[; ;pic18f65j50.h: 3231: unsigned P2 :1;
[; ;pic18f65j50.h: 3232: unsigned DATA_ADDRESS2 :1;
[; ;pic18f65j50.h: 3233: };
[; ;pic18f65j50.h: 3234: struct {
[; ;pic18f65j50.h: 3235: unsigned :2;
[; ;pic18f65j50.h: 3236: unsigned RW2 :1;
[; ;pic18f65j50.h: 3237: unsigned START2 :1;
[; ;pic18f65j50.h: 3238: unsigned STOP2 :1;
[; ;pic18f65j50.h: 3239: unsigned D_A2 :1;
[; ;pic18f65j50.h: 3240: };
[; ;pic18f65j50.h: 3241: struct {
[; ;pic18f65j50.h: 3242: unsigned :5;
[; ;pic18f65j50.h: 3243: unsigned D_NOT_A2 :1;
[; ;pic18f65j50.h: 3244: };
[; ;pic18f65j50.h: 3245: struct {
[; ;pic18f65j50.h: 3246: unsigned :2;
[; ;pic18f65j50.h: 3247: unsigned R_W2 :1;
[; ;pic18f65j50.h: 3248: unsigned :2;
[; ;pic18f65j50.h: 3249: unsigned D_nA2 :1;
[; ;pic18f65j50.h: 3250: };
[; ;pic18f65j50.h: 3251: struct {
[; ;pic18f65j50.h: 3252: unsigned :2;
[; ;pic18f65j50.h: 3253: unsigned R_NOT_W2 :1;
[; ;pic18f65j50.h: 3254: };
[; ;pic18f65j50.h: 3255: struct {
[; ;pic18f65j50.h: 3256: unsigned :2;
[; ;pic18f65j50.h: 3257: unsigned R_nW2 :1;
[; ;pic18f65j50.h: 3258: unsigned :2;
[; ;pic18f65j50.h: 3259: unsigned I2C_DAT2 :1;
[; ;pic18f65j50.h: 3260: };
[; ;pic18f65j50.h: 3261: struct {
[; ;pic18f65j50.h: 3262: unsigned :2;
[; ;pic18f65j50.h: 3263: unsigned NOT_W2 :1;
[; ;pic18f65j50.h: 3264: };
[; ;pic18f65j50.h: 3265: struct {
[; ;pic18f65j50.h: 3266: unsigned :5;
[; ;pic18f65j50.h: 3267: unsigned NOT_A2 :1;
[; ;pic18f65j50.h: 3268: };
[; ;pic18f65j50.h: 3269: struct {
[; ;pic18f65j50.h: 3270: unsigned :2;
[; ;pic18f65j50.h: 3271: unsigned nW2 :1;
[; ;pic18f65j50.h: 3272: unsigned :2;
[; ;pic18f65j50.h: 3273: unsigned nA2 :1;
[; ;pic18f65j50.h: 3274: };
[; ;pic18f65j50.h: 3275: struct {
[; ;pic18f65j50.h: 3276: unsigned :2;
[; ;pic18f65j50.h: 3277: unsigned NOT_WRITE2 :1;
[; ;pic18f65j50.h: 3278: };
[; ;pic18f65j50.h: 3279: struct {
[; ;pic18f65j50.h: 3280: unsigned :5;
[; ;pic18f65j50.h: 3281: unsigned NOT_ADDRESS2 :1;
[; ;pic18f65j50.h: 3282: };
[; ;pic18f65j50.h: 3283: struct {
[; ;pic18f65j50.h: 3284: unsigned :2;
[; ;pic18f65j50.h: 3285: unsigned nWRITE2 :1;
[; ;pic18f65j50.h: 3286: unsigned :2;
[; ;pic18f65j50.h: 3287: unsigned nADDRESS2 :1;
[; ;pic18f65j50.h: 3288: };
[; ;pic18f65j50.h: 3289: } SSP2STATbits_t;
[; ;pic18f65j50.h: 3290: extern volatile SSP2STATbits_t SSP2STATbits __at(0xF6D);
[; ;pic18f65j50.h: 3575: extern volatile unsigned char SSP2ADD __at(0xF6E);
"3577
[; ;pic18f65j50.h: 3577: asm("SSP2ADD equ 0F6Eh");
[; <" SSP2ADD equ 0F6Eh ;# ">
[; ;pic18f65j50.h: 3580: typedef union {
[; ;pic18f65j50.h: 3581: struct {
[; ;pic18f65j50.h: 3582: unsigned MSK02 :1;
[; ;pic18f65j50.h: 3583: unsigned MSK12 :1;
[; ;pic18f65j50.h: 3584: unsigned MSK22 :1;
[; ;pic18f65j50.h: 3585: unsigned MSK32 :1;
[; ;pic18f65j50.h: 3586: unsigned MSK42 :1;
[; ;pic18f65j50.h: 3587: unsigned MSK52 :1;
[; ;pic18f65j50.h: 3588: unsigned MSK62 :1;
[; ;pic18f65j50.h: 3589: unsigned MSK72 :1;
[; ;pic18f65j50.h: 3590: };
[; ;pic18f65j50.h: 3591: } SSP2ADDbits_t;
[; ;pic18f65j50.h: 3592: extern volatile SSP2ADDbits_t SSP2ADDbits __at(0xF6E);
[; ;pic18f65j50.h: 3637: extern volatile unsigned char SSP2MSK __at(0xF6E);
"3639
[; ;pic18f65j50.h: 3639: asm("SSP2MSK equ 0F6Eh");
[; <" SSP2MSK equ 0F6Eh ;# ">
[; ;pic18f65j50.h: 3642: typedef union {
[; ;pic18f65j50.h: 3643: struct {
[; ;pic18f65j50.h: 3644: unsigned MSK0 :1;
[; ;pic18f65j50.h: 3645: unsigned MSK1 :1;
[; ;pic18f65j50.h: 3646: unsigned MSK2 :1;
[; ;pic18f65j50.h: 3647: unsigned MSK3 :1;
[; ;pic18f65j50.h: 3648: unsigned MSK4 :1;
[; ;pic18f65j50.h: 3649: unsigned MSK5 :1;
[; ;pic18f65j50.h: 3650: unsigned MSK6 :1;
[; ;pic18f65j50.h: 3651: unsigned MSK7 :1;
[; ;pic18f65j50.h: 3652: };
[; ;pic18f65j50.h: 3653: } SSP2MSKbits_t;
[; ;pic18f65j50.h: 3654: extern volatile SSP2MSKbits_t SSP2MSKbits __at(0xF6E);
[; ;pic18f65j50.h: 3699: extern volatile unsigned char SSP2BUF __at(0xF6F);
"3701
[; ;pic18f65j50.h: 3701: asm("SSP2BUF equ 0F6Fh");
[; <" SSP2BUF equ 0F6Fh ;# ">
[; ;pic18f65j50.h: 3706: extern volatile unsigned char CCP5CON __at(0xF70);
"3708
[; ;pic18f65j50.h: 3708: asm("CCP5CON equ 0F70h");
[; <" CCP5CON equ 0F70h ;# ">
[; ;pic18f65j50.h: 3711: typedef union {
[; ;pic18f65j50.h: 3712: struct {
[; ;pic18f65j50.h: 3713: unsigned CCP5M :4;
[; ;pic18f65j50.h: 3714: unsigned DC5B :2;
[; ;pic18f65j50.h: 3715: };
[; ;pic18f65j50.h: 3716: struct {
[; ;pic18f65j50.h: 3717: unsigned CCP5M0 :1;
[; ;pic18f65j50.h: 3718: unsigned CCP5M1 :1;
[; ;pic18f65j50.h: 3719: unsigned CCP5M2 :1;
[; ;pic18f65j50.h: 3720: unsigned CCP5M3 :1;
[; ;pic18f65j50.h: 3721: unsigned DC5B0 :1;
[; ;pic18f65j50.h: 3722: unsigned DC5B1 :1;
[; ;pic18f65j50.h: 3723: };
[; ;pic18f65j50.h: 3724: struct {
[; ;pic18f65j50.h: 3725: unsigned :4;
[; ;pic18f65j50.h: 3726: unsigned DCCP5Y :1;
[; ;pic18f65j50.h: 3727: unsigned DCCP5X :1;
[; ;pic18f65j50.h: 3728: };
[; ;pic18f65j50.h: 3729: struct {
[; ;pic18f65j50.h: 3730: unsigned :4;
[; ;pic18f65j50.h: 3731: unsigned DC5Y :1;
[; ;pic18f65j50.h: 3732: unsigned DC5X :1;
[; ;pic18f65j50.h: 3733: };
[; ;pic18f65j50.h: 3734: } CCP5CONbits_t;
[; ;pic18f65j50.h: 3735: extern volatile CCP5CONbits_t CCP5CONbits __at(0xF70);
[; ;pic18f65j50.h: 3800: extern volatile unsigned short CCPR5 __at(0xF71);
"3802
[; ;pic18f65j50.h: 3802: asm("CCPR5 equ 0F71h");
[; <" CCPR5 equ 0F71h ;# ">
[; ;pic18f65j50.h: 3807: extern volatile unsigned char CCPR5L __at(0xF71);
"3809
[; ;pic18f65j50.h: 3809: asm("CCPR5L equ 0F71h");
[; <" CCPR5L equ 0F71h ;# ">
[; ;pic18f65j50.h: 3814: extern volatile unsigned char CCPR5H __at(0xF72);
"3816
[; ;pic18f65j50.h: 3816: asm("CCPR5H equ 0F72h");
[; <" CCPR5H equ 0F72h ;# ">
[; ;pic18f65j50.h: 3821: extern volatile unsigned char CCP4CON __at(0xF73);
"3823
[; ;pic18f65j50.h: 3823: asm("CCP4CON equ 0F73h");
[; <" CCP4CON equ 0F73h ;# ">
[; ;pic18f65j50.h: 3826: typedef union {
[; ;pic18f65j50.h: 3827: struct {
[; ;pic18f65j50.h: 3828: unsigned CCP4M :4;
[; ;pic18f65j50.h: 3829: unsigned DC4B :2;
[; ;pic18f65j50.h: 3830: };
[; ;pic18f65j50.h: 3831: struct {
[; ;pic18f65j50.h: 3832: unsigned CCP4M0 :1;
[; ;pic18f65j50.h: 3833: unsigned CCP4M1 :1;
[; ;pic18f65j50.h: 3834: unsigned CCP4M2 :1;
[; ;pic18f65j50.h: 3835: unsigned CCP4M3 :1;
[; ;pic18f65j50.h: 3836: unsigned DC4B0 :1;
[; ;pic18f65j50.h: 3837: unsigned DC4B1 :1;
[; ;pic18f65j50.h: 3838: };
[; ;pic18f65j50.h: 3839: struct {
[; ;pic18f65j50.h: 3840: unsigned :4;
[; ;pic18f65j50.h: 3841: unsigned DCCP4Y :1;
[; ;pic18f65j50.h: 3842: unsigned DCCP4X :1;
[; ;pic18f65j50.h: 3843: };
[; ;pic18f65j50.h: 3844: struct {
[; ;pic18f65j50.h: 3845: unsigned :4;
[; ;pic18f65j50.h: 3846: unsigned DC4Y :1;
[; ;pic18f65j50.h: 3847: unsigned DC4X :1;
[; ;pic18f65j50.h: 3848: };
[; ;pic18f65j50.h: 3849: } CCP4CONbits_t;
[; ;pic18f65j50.h: 3850: extern volatile CCP4CONbits_t CCP4CONbits __at(0xF73);
[; ;pic18f65j50.h: 3915: extern volatile unsigned short CCPR4 __at(0xF74);
"3917
[; ;pic18f65j50.h: 3917: asm("CCPR4 equ 0F74h");
[; <" CCPR4 equ 0F74h ;# ">
[; ;pic18f65j50.h: 3922: extern volatile unsigned char CCPR4L __at(0xF74);
"3924
[; ;pic18f65j50.h: 3924: asm("CCPR4L equ 0F74h");
[; <" CCPR4L equ 0F74h ;# ">
[; ;pic18f65j50.h: 3929: extern volatile unsigned char CCPR4H __at(0xF75);
"3931
[; ;pic18f65j50.h: 3931: asm("CCPR4H equ 0F75h");
[; <" CCPR4H equ 0F75h ;# ">
[; ;pic18f65j50.h: 3936: extern volatile unsigned char T4CON __at(0xF76);
"3938
[; ;pic18f65j50.h: 3938: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f65j50.h: 3941: typedef union {
[; ;pic18f65j50.h: 3942: struct {
[; ;pic18f65j50.h: 3943: unsigned T4CKPS :2;
[; ;pic18f65j50.h: 3944: unsigned TMR4ON :1;
[; ;pic18f65j50.h: 3945: unsigned T4OUTPS :4;
[; ;pic18f65j50.h: 3946: };
[; ;pic18f65j50.h: 3947: struct {
[; ;pic18f65j50.h: 3948: unsigned T4CKPS0 :1;
[; ;pic18f65j50.h: 3949: unsigned T4CKPS1 :1;
[; ;pic18f65j50.h: 3950: unsigned :1;
[; ;pic18f65j50.h: 3951: unsigned T4OUTPS0 :1;
[; ;pic18f65j50.h: 3952: unsigned T4OUTPS1 :1;
[; ;pic18f65j50.h: 3953: unsigned T4OUTPS2 :1;
[; ;pic18f65j50.h: 3954: unsigned T4OUTPS3 :1;
[; ;pic18f65j50.h: 3955: };
[; ;pic18f65j50.h: 3956: } T4CONbits_t;
[; ;pic18f65j50.h: 3957: extern volatile T4CONbits_t T4CONbits __at(0xF76);
[; ;pic18f65j50.h: 4007: extern volatile unsigned char PR4 __at(0xF77);
"4009
[; ;pic18f65j50.h: 4009: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f65j50.h: 4014: extern volatile unsigned char CVRCON __at(0xF77);
"4016
[; ;pic18f65j50.h: 4016: asm("CVRCON equ 0F77h");
[; <" CVRCON equ 0F77h ;# ">
[; ;pic18f65j50.h: 4019: typedef union {
[; ;pic18f65j50.h: 4020: struct {
[; ;pic18f65j50.h: 4021: unsigned CVR :4;
[; ;pic18f65j50.h: 4022: unsigned CVRSS :1;
[; ;pic18f65j50.h: 4023: unsigned CVRR :1;
[; ;pic18f65j50.h: 4024: unsigned CVROE :1;
[; ;pic18f65j50.h: 4025: unsigned CVREN :1;
[; ;pic18f65j50.h: 4026: };
[; ;pic18f65j50.h: 4027: struct {
[; ;pic18f65j50.h: 4028: unsigned CVR0 :1;
[; ;pic18f65j50.h: 4029: unsigned CVR1 :1;
[; ;pic18f65j50.h: 4030: unsigned CVR2 :1;
[; ;pic18f65j50.h: 4031: unsigned CVR3 :1;
[; ;pic18f65j50.h: 4032: };
[; ;pic18f65j50.h: 4033: struct {
[; ;pic18f65j50.h: 4034: unsigned :6;
[; ;pic18f65j50.h: 4035: unsigned CVROEN :1;
[; ;pic18f65j50.h: 4036: };
[; ;pic18f65j50.h: 4037: } CVRCONbits_t;
[; ;pic18f65j50.h: 4038: extern volatile CVRCONbits_t CVRCONbits __at(0xF77);
[; ;pic18f65j50.h: 4093: extern volatile unsigned char TMR4 __at(0xF78);
"4095
[; ;pic18f65j50.h: 4095: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f65j50.h: 4100: extern volatile unsigned char T3CON __at(0xF79);
"4102
[; ;pic18f65j50.h: 4102: asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
[; ;pic18f65j50.h: 4105: typedef union {
[; ;pic18f65j50.h: 4106: struct {
[; ;pic18f65j50.h: 4107: unsigned :2;
[; ;pic18f65j50.h: 4108: unsigned NOT_T3SYNC :1;
[; ;pic18f65j50.h: 4109: };
[; ;pic18f65j50.h: 4110: struct {
[; ;pic18f65j50.h: 4111: unsigned TMR3ON :1;
[; ;pic18f65j50.h: 4112: unsigned TMR3CS :1;
[; ;pic18f65j50.h: 4113: unsigned nT3SYNC :1;
[; ;pic18f65j50.h: 4114: unsigned T3CCP1 :1;
[; ;pic18f65j50.h: 4115: unsigned T3CKPS :2;
[; ;pic18f65j50.h: 4116: unsigned T3CCP2 :1;
[; ;pic18f65j50.h: 4117: unsigned RD16 :1;
[; ;pic18f65j50.h: 4118: };
[; ;pic18f65j50.h: 4119: struct {
[; ;pic18f65j50.h: 4120: unsigned :2;
[; ;pic18f65j50.h: 4121: unsigned T3SYNC :1;
[; ;pic18f65j50.h: 4122: unsigned :1;
[; ;pic18f65j50.h: 4123: unsigned T3CKPS0 :1;
[; ;pic18f65j50.h: 4124: unsigned T3CKPS1 :1;
[; ;pic18f65j50.h: 4125: };
[; ;pic18f65j50.h: 4126: struct {
[; ;pic18f65j50.h: 4127: unsigned :2;
[; ;pic18f65j50.h: 4128: unsigned T3INSYNC :1;
[; ;pic18f65j50.h: 4129: };
[; ;pic18f65j50.h: 4130: struct {
[; ;pic18f65j50.h: 4131: unsigned :3;
[; ;pic18f65j50.h: 4132: unsigned SOSCEN3 :1;
[; ;pic18f65j50.h: 4133: unsigned :3;
[; ;pic18f65j50.h: 4134: unsigned RD163 :1;
[; ;pic18f65j50.h: 4135: };
[; ;pic18f65j50.h: 4136: struct {
[; ;pic18f65j50.h: 4137: unsigned :7;
[; ;pic18f65j50.h: 4138: unsigned T3RD16 :1;
[; ;pic18f65j50.h: 4139: };
[; ;pic18f65j50.h: 4140: } T3CONbits_t;
[; ;pic18f65j50.h: 4141: extern volatile T3CONbits_t T3CONbits __at(0xF79);
[; ;pic18f65j50.h: 4221: extern volatile unsigned short TMR3 __at(0xF7A);
"4223
[; ;pic18f65j50.h: 4223: asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
[; ;pic18f65j50.h: 4228: extern volatile unsigned char TMR3L __at(0xF7A);
"4230
[; ;pic18f65j50.h: 4230: asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
[; ;pic18f65j50.h: 4235: extern volatile unsigned char TMR3H __at(0xF7B);
"4237
[; ;pic18f65j50.h: 4237: asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
[; ;pic18f65j50.h: 4242: extern volatile unsigned char BAUDCON2 __at(0xF7C);
"4244
[; ;pic18f65j50.h: 4244: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f65j50.h: 4247: typedef union {
[; ;pic18f65j50.h: 4248: struct {
[; ;pic18f65j50.h: 4249: unsigned ABDEN :1;
[; ;pic18f65j50.h: 4250: unsigned WUE :1;
[; ;pic18f65j50.h: 4251: unsigned :1;
[; ;pic18f65j50.h: 4252: unsigned BRG16 :1;
[; ;pic18f65j50.h: 4253: unsigned TXCKP :1;
[; ;pic18f65j50.h: 4254: unsigned RXDTP :1;
[; ;pic18f65j50.h: 4255: unsigned RCIDL :1;
[; ;pic18f65j50.h: 4256: unsigned ABDOVF :1;
[; ;pic18f65j50.h: 4257: };
[; ;pic18f65j50.h: 4258: struct {
[; ;pic18f65j50.h: 4259: unsigned :4;
[; ;pic18f65j50.h: 4260: unsigned SCKP :1;
[; ;pic18f65j50.h: 4261: unsigned DTRXP :1;
[; ;pic18f65j50.h: 4262: unsigned RCMT :1;
[; ;pic18f65j50.h: 4263: };
[; ;pic18f65j50.h: 4264: struct {
[; ;pic18f65j50.h: 4265: unsigned ABDEN2 :1;
[; ;pic18f65j50.h: 4266: unsigned WUE2 :1;
[; ;pic18f65j50.h: 4267: unsigned :1;
[; ;pic18f65j50.h: 4268: unsigned BRG162 :1;
[; ;pic18f65j50.h: 4269: unsigned SCKP2 :1;
[; ;pic18f65j50.h: 4270: unsigned DTRXP2 :1;
[; ;pic18f65j50.h: 4271: unsigned RCIDL2 :1;
[; ;pic18f65j50.h: 4272: unsigned ABDOVF2 :1;
[; ;pic18f65j50.h: 4273: };
[; ;pic18f65j50.h: 4274: struct {
[; ;pic18f65j50.h: 4275: unsigned :4;
[; ;pic18f65j50.h: 4276: unsigned TXCKP2 :1;
[; ;pic18f65j50.h: 4277: unsigned RXDTP2 :1;
[; ;pic18f65j50.h: 4278: unsigned RCMT2 :1;
[; ;pic18f65j50.h: 4279: };
[; ;pic18f65j50.h: 4280: } BAUDCON2bits_t;
[; ;pic18f65j50.h: 4281: extern volatile BAUDCON2bits_t BAUDCON2bits __at(0xF7C);
[; ;pic18f65j50.h: 4386: extern volatile unsigned char SPBRGH2 __at(0xF7D);
"4388
[; ;pic18f65j50.h: 4388: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f65j50.h: 4393: extern volatile unsigned char BAUDCON1 __at(0xF7E);
"4395
[; ;pic18f65j50.h: 4395: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f65j50.h: 4398: extern volatile unsigned char BAUDCON __at(0xF7E);
"4400
[; ;pic18f65j50.h: 4400: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f65j50.h: 4402: extern volatile unsigned char BAUDCTL __at(0xF7E);
"4404
[; ;pic18f65j50.h: 4404: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f65j50.h: 4407: typedef union {
[; ;pic18f65j50.h: 4408: struct {
[; ;pic18f65j50.h: 4409: unsigned ABDEN :1;
[; ;pic18f65j50.h: 4410: unsigned WUE :1;
[; ;pic18f65j50.h: 4411: unsigned :1;
[; ;pic18f65j50.h: 4412: unsigned BRG16 :1;
[; ;pic18f65j50.h: 4413: unsigned TXCKP :1;
[; ;pic18f65j50.h: 4414: unsigned RXDTP :1;
[; ;pic18f65j50.h: 4415: unsigned RCIDL :1;
[; ;pic18f65j50.h: 4416: unsigned ABDOVF :1;
[; ;pic18f65j50.h: 4417: };
[; ;pic18f65j50.h: 4418: struct {
[; ;pic18f65j50.h: 4419: unsigned :4;
[; ;pic18f65j50.h: 4420: unsigned SCKP :1;
[; ;pic18f65j50.h: 4421: unsigned DTRXP :1;
[; ;pic18f65j50.h: 4422: unsigned RCMT :1;
[; ;pic18f65j50.h: 4423: };
[; ;pic18f65j50.h: 4424: struct {
[; ;pic18f65j50.h: 4425: unsigned ABDEN1 :1;
[; ;pic18f65j50.h: 4426: unsigned WUE1 :1;
[; ;pic18f65j50.h: 4427: unsigned :1;
[; ;pic18f65j50.h: 4428: unsigned BRG161 :1;
[; ;pic18f65j50.h: 4429: unsigned CKTXP :1;
[; ;pic18f65j50.h: 4430: unsigned DTRXP1 :1;
[; ;pic18f65j50.h: 4431: unsigned RCIDL1 :1;
[; ;pic18f65j50.h: 4432: unsigned ABDOVF1 :1;
[; ;pic18f65j50.h: 4433: };
[; ;pic18f65j50.h: 4434: struct {
[; ;pic18f65j50.h: 4435: unsigned :4;
[; ;pic18f65j50.h: 4436: unsigned SCKP1 :1;
[; ;pic18f65j50.h: 4437: unsigned RXDTP1 :1;
[; ;pic18f65j50.h: 4438: unsigned RCMT1 :1;
[; ;pic18f65j50.h: 4439: };
[; ;pic18f65j50.h: 4440: struct {
[; ;pic18f65j50.h: 4441: unsigned :4;
[; ;pic18f65j50.h: 4442: unsigned TXCKP1 :1;
[; ;pic18f65j50.h: 4443: };
[; ;pic18f65j50.h: 4444: struct {
[; ;pic18f65j50.h: 4445: unsigned :5;
[; ;pic18f65j50.h: 4446: unsigned RXCKP :1;
[; ;pic18f65j50.h: 4447: };
[; ;pic18f65j50.h: 4448: struct {
[; ;pic18f65j50.h: 4449: unsigned :1;
[; ;pic18f65j50.h: 4450: unsigned W4E :1;
[; ;pic18f65j50.h: 4451: };
[; ;pic18f65j50.h: 4452: } BAUDCON1bits_t;
[; ;pic18f65j50.h: 4453: extern volatile BAUDCON1bits_t BAUDCON1bits __at(0xF7E);
[; ;pic18f65j50.h: 4571: typedef union {
[; ;pic18f65j50.h: 4572: struct {
[; ;pic18f65j50.h: 4573: unsigned ABDEN :1;
[; ;pic18f65j50.h: 4574: unsigned WUE :1;
[; ;pic18f65j50.h: 4575: unsigned :1;
[; ;pic18f65j50.h: 4576: unsigned BRG16 :1;
[; ;pic18f65j50.h: 4577: unsigned TXCKP :1;
[; ;pic18f65j50.h: 4578: unsigned RXDTP :1;
[; ;pic18f65j50.h: 4579: unsigned RCIDL :1;
[; ;pic18f65j50.h: 4580: unsigned ABDOVF :1;
[; ;pic18f65j50.h: 4581: };
[; ;pic18f65j50.h: 4582: struct {
[; ;pic18f65j50.h: 4583: unsigned :4;
[; ;pic18f65j50.h: 4584: unsigned SCKP :1;
[; ;pic18f65j50.h: 4585: unsigned DTRXP :1;
[; ;pic18f65j50.h: 4586: unsigned RCMT :1;
[; ;pic18f65j50.h: 4587: };
[; ;pic18f65j50.h: 4588: struct {
[; ;pic18f65j50.h: 4589: unsigned ABDEN1 :1;
[; ;pic18f65j50.h: 4590: unsigned WUE1 :1;
[; ;pic18f65j50.h: 4591: unsigned :1;
[; ;pic18f65j50.h: 4592: unsigned BRG161 :1;
[; ;pic18f65j50.h: 4593: unsigned CKTXP :1;
[; ;pic18f65j50.h: 4594: unsigned DTRXP1 :1;
[; ;pic18f65j50.h: 4595: unsigned RCIDL1 :1;
[; ;pic18f65j50.h: 4596: unsigned ABDOVF1 :1;
[; ;pic18f65j50.h: 4597: };
[; ;pic18f65j50.h: 4598: struct {
[; ;pic18f65j50.h: 4599: unsigned :4;
[; ;pic18f65j50.h: 4600: unsigned SCKP1 :1;
[; ;pic18f65j50.h: 4601: unsigned RXDTP1 :1;
[; ;pic18f65j50.h: 4602: unsigned RCMT1 :1;
[; ;pic18f65j50.h: 4603: };
[; ;pic18f65j50.h: 4604: struct {
[; ;pic18f65j50.h: 4605: unsigned :4;
[; ;pic18f65j50.h: 4606: unsigned TXCKP1 :1;
[; ;pic18f65j50.h: 4607: };
[; ;pic18f65j50.h: 4608: struct {
[; ;pic18f65j50.h: 4609: unsigned :5;
[; ;pic18f65j50.h: 4610: unsigned RXCKP :1;
[; ;pic18f65j50.h: 4611: };
[; ;pic18f65j50.h: 4612: struct {
[; ;pic18f65j50.h: 4613: unsigned :1;
[; ;pic18f65j50.h: 4614: unsigned W4E :1;
[; ;pic18f65j50.h: 4615: };
[; ;pic18f65j50.h: 4616: } BAUDCONbits_t;
[; ;pic18f65j50.h: 4617: extern volatile BAUDCONbits_t BAUDCONbits __at(0xF7E);
[; ;pic18f65j50.h: 4734: typedef union {
[; ;pic18f65j50.h: 4735: struct {
[; ;pic18f65j50.h: 4736: unsigned ABDEN :1;
[; ;pic18f65j50.h: 4737: unsigned WUE :1;
[; ;pic18f65j50.h: 4738: unsigned :1;
[; ;pic18f65j50.h: 4739: unsigned BRG16 :1;
[; ;pic18f65j50.h: 4740: unsigned TXCKP :1;
[; ;pic18f65j50.h: 4741: unsigned RXDTP :1;
[; ;pic18f65j50.h: 4742: unsigned RCIDL :1;
[; ;pic18f65j50.h: 4743: unsigned ABDOVF :1;
[; ;pic18f65j50.h: 4744: };
[; ;pic18f65j50.h: 4745: struct {
[; ;pic18f65j50.h: 4746: unsigned :4;
[; ;pic18f65j50.h: 4747: unsigned SCKP :1;
[; ;pic18f65j50.h: 4748: unsigned DTRXP :1;
[; ;pic18f65j50.h: 4749: unsigned RCMT :1;
[; ;pic18f65j50.h: 4750: };
[; ;pic18f65j50.h: 4751: struct {
[; ;pic18f65j50.h: 4752: unsigned ABDEN1 :1;
[; ;pic18f65j50.h: 4753: unsigned WUE1 :1;
[; ;pic18f65j50.h: 4754: unsigned :1;
[; ;pic18f65j50.h: 4755: unsigned BRG161 :1;
[; ;pic18f65j50.h: 4756: unsigned CKTXP :1;
[; ;pic18f65j50.h: 4757: unsigned DTRXP1 :1;
[; ;pic18f65j50.h: 4758: unsigned RCIDL1 :1;
[; ;pic18f65j50.h: 4759: unsigned ABDOVF1 :1;
[; ;pic18f65j50.h: 4760: };
[; ;pic18f65j50.h: 4761: struct {
[; ;pic18f65j50.h: 4762: unsigned :4;
[; ;pic18f65j50.h: 4763: unsigned SCKP1 :1;
[; ;pic18f65j50.h: 4764: unsigned RXDTP1 :1;
[; ;pic18f65j50.h: 4765: unsigned RCMT1 :1;
[; ;pic18f65j50.h: 4766: };
[; ;pic18f65j50.h: 4767: struct {
[; ;pic18f65j50.h: 4768: unsigned :4;
[; ;pic18f65j50.h: 4769: unsigned TXCKP1 :1;
[; ;pic18f65j50.h: 4770: };
[; ;pic18f65j50.h: 4771: struct {
[; ;pic18f65j50.h: 4772: unsigned :5;
[; ;pic18f65j50.h: 4773: unsigned RXCKP :1;
[; ;pic18f65j50.h: 4774: };
[; ;pic18f65j50.h: 4775: struct {
[; ;pic18f65j50.h: 4776: unsigned :1;
[; ;pic18f65j50.h: 4777: unsigned W4E :1;
[; ;pic18f65j50.h: 4778: };
[; ;pic18f65j50.h: 4779: } BAUDCTLbits_t;
[; ;pic18f65j50.h: 4780: extern volatile BAUDCTLbits_t BAUDCTLbits __at(0xF7E);
[; ;pic18f65j50.h: 4900: extern volatile unsigned char SPBRGH1 __at(0xF7F);
"4902
[; ;pic18f65j50.h: 4902: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f65j50.h: 4905: extern volatile unsigned char SPBRGH __at(0xF7F);
"4907
[; ;pic18f65j50.h: 4907: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f65j50.h: 4912: extern volatile unsigned char PORTA __at(0xF80);
"4914
[; ;pic18f65j50.h: 4914: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f65j50.h: 4917: typedef union {
[; ;pic18f65j50.h: 4918: struct {
[; ;pic18f65j50.h: 4919: unsigned RA0 :1;
[; ;pic18f65j50.h: 4920: unsigned RA1 :1;
[; ;pic18f65j50.h: 4921: unsigned RA2 :1;
[; ;pic18f65j50.h: 4922: unsigned RA3 :1;
[; ;pic18f65j50.h: 4923: unsigned RA4 :1;
[; ;pic18f65j50.h: 4924: unsigned RA5 :1;
[; ;pic18f65j50.h: 4925: unsigned RA6 :1;
[; ;pic18f65j50.h: 4926: unsigned RA7 :1;
[; ;pic18f65j50.h: 4927: };
[; ;pic18f65j50.h: 4928: struct {
[; ;pic18f65j50.h: 4929: unsigned AN0 :1;
[; ;pic18f65j50.h: 4930: unsigned AN1 :1;
[; ;pic18f65j50.h: 4931: unsigned AN2 :1;
[; ;pic18f65j50.h: 4932: unsigned AN3 :1;
[; ;pic18f65j50.h: 4933: unsigned T0CKI :1;
[; ;pic18f65j50.h: 4934: unsigned AN4 :1;
[; ;pic18f65j50.h: 4935: unsigned OSC2 :1;
[; ;pic18f65j50.h: 4936: };
[; ;pic18f65j50.h: 4937: struct {
[; ;pic18f65j50.h: 4938: unsigned :2;
[; ;pic18f65j50.h: 4939: unsigned VREFM :1;
[; ;pic18f65j50.h: 4940: unsigned VREFP :1;
[; ;pic18f65j50.h: 4941: unsigned :1;
[; ;pic18f65j50.h: 4942: unsigned C2INA :1;
[; ;pic18f65j50.h: 4943: unsigned CLKO :1;
[; ;pic18f65j50.h: 4944: };
[; ;pic18f65j50.h: 4945: struct {
[; ;pic18f65j50.h: 4946: unsigned ULPWUIN :1;
[; ;pic18f65j50.h: 4947: unsigned :4;
[; ;pic18f65j50.h: 4948: unsigned LVDIN :1;
[; ;pic18f65j50.h: 4949: unsigned :1;
[; ;pic18f65j50.h: 4950: unsigned RJPU :1;
[; ;pic18f65j50.h: 4951: };
[; ;pic18f65j50.h: 4952: } PORTAbits_t;
[; ;pic18f65j50.h: 4953: extern volatile PORTAbits_t PORTAbits __at(0xF80);
[; ;pic18f65j50.h: 5068: extern volatile unsigned char PORTB __at(0xF81);
"5070
[; ;pic18f65j50.h: 5070: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f65j50.h: 5073: typedef union {
[; ;pic18f65j50.h: 5074: struct {
[; ;pic18f65j50.h: 5075: unsigned RB0 :1;
[; ;pic18f65j50.h: 5076: unsigned RB1 :1;
[; ;pic18f65j50.h: 5077: unsigned RB2 :1;
[; ;pic18f65j50.h: 5078: unsigned RB3 :1;
[; ;pic18f65j50.h: 5079: unsigned RB4 :1;
[; ;pic18f65j50.h: 5080: unsigned RB5 :1;
[; ;pic18f65j50.h: 5081: unsigned RB6 :1;
[; ;pic18f65j50.h: 5082: unsigned RB7 :1;
[; ;pic18f65j50.h: 5083: };
[; ;pic18f65j50.h: 5084: struct {
[; ;pic18f65j50.h: 5085: unsigned INT0 :1;
[; ;pic18f65j50.h: 5086: unsigned INT1 :1;
[; ;pic18f65j50.h: 5087: unsigned INT2 :1;
[; ;pic18f65j50.h: 5088: unsigned INT3 :1;
[; ;pic18f65j50.h: 5089: unsigned KBI0 :1;
[; ;pic18f65j50.h: 5090: unsigned KBI1 :1;
[; ;pic18f65j50.h: 5091: unsigned KBI2 :1;
[; ;pic18f65j50.h: 5092: unsigned KBI3 :1;
[; ;pic18f65j50.h: 5093: };
[; ;pic18f65j50.h: 5094: struct {
[; ;pic18f65j50.h: 5095: unsigned :1;
[; ;pic18f65j50.h: 5096: unsigned PMA4 :1;
[; ;pic18f65j50.h: 5097: unsigned PMA3 :1;
[; ;pic18f65j50.h: 5098: unsigned PMA2 :1;
[; ;pic18f65j50.h: 5099: unsigned PMA1 :1;
[; ;pic18f65j50.h: 5100: unsigned PMA0 :1;
[; ;pic18f65j50.h: 5101: };
[; ;pic18f65j50.h: 5102: struct {
[; ;pic18f65j50.h: 5103: unsigned FLT0 :1;
[; ;pic18f65j50.h: 5104: };
[; ;pic18f65j50.h: 5105: struct {
[; ;pic18f65j50.h: 5106: unsigned :5;
[; ;pic18f65j50.h: 5107: unsigned PGC :1;
[; ;pic18f65j50.h: 5108: unsigned PGD :1;
[; ;pic18f65j50.h: 5109: };
[; ;pic18f65j50.h: 5110: struct {
[; ;pic18f65j50.h: 5111: unsigned :3;
[; ;pic18f65j50.h: 5112: unsigned CCP2_PA2 :1;
[; ;pic18f65j50.h: 5113: };
[; ;pic18f65j50.h: 5114: } PORTBbits_t;
[; ;pic18f65j50.h: 5115: extern volatile PORTBbits_t PORTBbits __at(0xF81);
[; ;pic18f65j50.h: 5245: extern volatile unsigned char PORTC __at(0xF82);
"5247
[; ;pic18f65j50.h: 5247: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f65j50.h: 5250: typedef union {
[; ;pic18f65j50.h: 5251: struct {
[; ;pic18f65j50.h: 5252: unsigned RC0 :1;
[; ;pic18f65j50.h: 5253: unsigned RC1 :1;
[; ;pic18f65j50.h: 5254: unsigned RC2 :1;
[; ;pic18f65j50.h: 5255: unsigned RC3 :1;
[; ;pic18f65j50.h: 5256: unsigned RC4 :1;
[; ;pic18f65j50.h: 5257: unsigned RC5 :1;
[; ;pic18f65j50.h: 5258: unsigned RC6 :1;
[; ;pic18f65j50.h: 5259: unsigned RC7 :1;
[; ;pic18f65j50.h: 5260: };
[; ;pic18f65j50.h: 5261: struct {
[; ;pic18f65j50.h: 5262: unsigned T1OSO :1;
[; ;pic18f65j50.h: 5263: unsigned T1OSI :1;
[; ;pic18f65j50.h: 5264: unsigned CCP1 :1;
[; ;pic18f65j50.h: 5265: unsigned SCK :1;
[; ;pic18f65j50.h: 5266: unsigned SDI :1;
[; ;pic18f65j50.h: 5267: unsigned SDO :1;
[; ;pic18f65j50.h: 5268: unsigned TX :1;
[; ;pic18f65j50.h: 5269: unsigned RX :1;
[; ;pic18f65j50.h: 5270: };
[; ;pic18f65j50.h: 5271: struct {
[; ;pic18f65j50.h: 5272: unsigned T13CKI :1;
[; ;pic18f65j50.h: 5273: unsigned CCP2 :1;
[; ;pic18f65j50.h: 5274: unsigned :1;
[; ;pic18f65j50.h: 5275: unsigned SCL :1;
[; ;pic18f65j50.h: 5276: unsigned SDA :1;
[; ;pic18f65j50.h: 5277: unsigned :1;
[; ;pic18f65j50.h: 5278: unsigned CK :1;
[; ;pic18f65j50.h: 5279: unsigned DT :1;
[; ;pic18f65j50.h: 5280: };
[; ;pic18f65j50.h: 5281: struct {
[; ;pic18f65j50.h: 5282: unsigned :5;
[; ;pic18f65j50.h: 5283: unsigned C2OUT :1;
[; ;pic18f65j50.h: 5284: };
[; ;pic18f65j50.h: 5285: struct {
[; ;pic18f65j50.h: 5286: unsigned :1;
[; ;pic18f65j50.h: 5287: unsigned PA2 :1;
[; ;pic18f65j50.h: 5288: unsigned PA1 :1;
[; ;pic18f65j50.h: 5289: };
[; ;pic18f65j50.h: 5290: } PORTCbits_t;
[; ;pic18f65j50.h: 5291: extern volatile PORTCbits_t PORTCbits __at(0xF82);
[; ;pic18f65j50.h: 5421: extern volatile unsigned char PORTD __at(0xF83);
"5423
[; ;pic18f65j50.h: 5423: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f65j50.h: 5426: typedef union {
[; ;pic18f65j50.h: 5427: struct {
[; ;pic18f65j50.h: 5428: unsigned RD0 :1;
[; ;pic18f65j50.h: 5429: unsigned RD1 :1;
[; ;pic18f65j50.h: 5430: unsigned RD2 :1;
[; ;pic18f65j50.h: 5431: unsigned RD3 :1;
[; ;pic18f65j50.h: 5432: unsigned RD4 :1;
[; ;pic18f65j50.h: 5433: unsigned RD5 :1;
[; ;pic18f65j50.h: 5434: unsigned RD6 :1;
[; ;pic18f65j50.h: 5435: unsigned RD7 :1;
[; ;pic18f65j50.h: 5436: };
[; ;pic18f65j50.h: 5437: struct {
[; ;pic18f65j50.h: 5438: unsigned PMD0 :1;
[; ;pic18f65j50.h: 5439: unsigned PMD1 :1;
[; ;pic18f65j50.h: 5440: unsigned PMD2 :1;
[; ;pic18f65j50.h: 5441: unsigned PMD3 :1;
[; ;pic18f65j50.h: 5442: unsigned PMD4 :1;
[; ;pic18f65j50.h: 5443: unsigned PMD5 :1;
[; ;pic18f65j50.h: 5444: unsigned PMD6 :1;
[; ;pic18f65j50.h: 5445: unsigned PMD7 :1;
[; ;pic18f65j50.h: 5446: };
[; ;pic18f65j50.h: 5447: struct {
[; ;pic18f65j50.h: 5448: unsigned :5;
[; ;pic18f65j50.h: 5449: unsigned SDA2 :1;
[; ;pic18f65j50.h: 5450: unsigned SCL2 :1;
[; ;pic18f65j50.h: 5451: unsigned SS2 :1;
[; ;pic18f65j50.h: 5452: };
[; ;pic18f65j50.h: 5453: struct {
[; ;pic18f65j50.h: 5454: unsigned :4;
[; ;pic18f65j50.h: 5455: unsigned SDO2 :1;
[; ;pic18f65j50.h: 5456: unsigned SDI2 :1;
[; ;pic18f65j50.h: 5457: unsigned SCK2 :1;
[; ;pic18f65j50.h: 5458: };
[; ;pic18f65j50.h: 5459: } PORTDbits_t;
[; ;pic18f65j50.h: 5460: extern volatile PORTDbits_t PORTDbits __at(0xF83);
[; ;pic18f65j50.h: 5575: extern volatile unsigned char PORTE __at(0xF84);
"5577
[; ;pic18f65j50.h: 5577: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f65j50.h: 5580: typedef union {
[; ;pic18f65j50.h: 5581: struct {
[; ;pic18f65j50.h: 5582: unsigned RE0 :1;
[; ;pic18f65j50.h: 5583: unsigned RE1 :1;
[; ;pic18f65j50.h: 5584: unsigned RE2 :1;
[; ;pic18f65j50.h: 5585: unsigned RE3 :1;
[; ;pic18f65j50.h: 5586: unsigned RE4 :1;
[; ;pic18f65j50.h: 5587: unsigned RE5 :1;
[; ;pic18f65j50.h: 5588: unsigned RE6 :1;
[; ;pic18f65j50.h: 5589: unsigned RE7 :1;
[; ;pic18f65j50.h: 5590: };
[; ;pic18f65j50.h: 5591: struct {
[; ;pic18f65j50.h: 5592: unsigned PMRD :1;
[; ;pic18f65j50.h: 5593: unsigned PMWR :1;
[; ;pic18f65j50.h: 5594: unsigned PMBE :1;
[; ;pic18f65j50.h: 5595: unsigned PMA13 :1;
[; ;pic18f65j50.h: 5596: unsigned PMA12 :1;
[; ;pic18f65j50.h: 5597: unsigned PMA11 :1;
[; ;pic18f65j50.h: 5598: unsigned PMA10 :1;
[; ;pic18f65j50.h: 5599: unsigned PMA9 :1;
[; ;pic18f65j50.h: 5600: };
[; ;pic18f65j50.h: 5601: struct {
[; ;pic18f65j50.h: 5602: unsigned :3;
[; ;pic18f65j50.h: 5603: unsigned REFO :1;
[; ;pic18f65j50.h: 5604: unsigned :3;
[; ;pic18f65j50.h: 5605: unsigned CCP2 :1;
[; ;pic18f65j50.h: 5606: };
[; ;pic18f65j50.h: 5607: struct {
[; ;pic18f65j50.h: 5608: unsigned PD2 :1;
[; ;pic18f65j50.h: 5609: unsigned PC2 :1;
[; ;pic18f65j50.h: 5610: unsigned CCP10 :1;
[; ;pic18f65j50.h: 5611: unsigned CCP9E :1;
[; ;pic18f65j50.h: 5612: unsigned CCP8E :1;
[; ;pic18f65j50.h: 5613: unsigned CCP7E :1;
[; ;pic18f65j50.h: 5614: unsigned CCP6E :1;
[; ;pic18f65j50.h: 5615: unsigned CCP2E :1;
[; ;pic18f65j50.h: 5616: };
[; ;pic18f65j50.h: 5617: struct {
[; ;pic18f65j50.h: 5618: unsigned RDE :1;
[; ;pic18f65j50.h: 5619: unsigned WRE :1;
[; ;pic18f65j50.h: 5620: unsigned CS :1;
[; ;pic18f65j50.h: 5621: unsigned PC3E :1;
[; ;pic18f65j50.h: 5622: unsigned PB3E :1;
[; ;pic18f65j50.h: 5623: unsigned PC1E :1;
[; ;pic18f65j50.h: 5624: unsigned PB1E :1;
[; ;pic18f65j50.h: 5625: unsigned PA2E :1;
[; ;pic18f65j50.h: 5626: };
[; ;pic18f65j50.h: 5627: struct {
[; ;pic18f65j50.h: 5628: unsigned :2;
[; ;pic18f65j50.h: 5629: unsigned PB2 :1;
[; ;pic18f65j50.h: 5630: };
[; ;pic18f65j50.h: 5631: } PORTEbits_t;
[; ;pic18f65j50.h: 5632: extern volatile PORTEbits_t PORTEbits __at(0xF84);
[; ;pic18f65j50.h: 5812: extern volatile unsigned char PORTF __at(0xF85);
"5814
[; ;pic18f65j50.h: 5814: asm("PORTF equ 0F85h");
[; <" PORTF equ 0F85h ;# ">
[; ;pic18f65j50.h: 5817: typedef union {
[; ;pic18f65j50.h: 5818: struct {
[; ;pic18f65j50.h: 5819: unsigned :2;
[; ;pic18f65j50.h: 5820: unsigned RF2 :1;
[; ;pic18f65j50.h: 5821: unsigned RF3 :1;
[; ;pic18f65j50.h: 5822: unsigned RF4 :1;
[; ;pic18f65j50.h: 5823: unsigned RF5 :1;
[; ;pic18f65j50.h: 5824: unsigned RF6 :1;
[; ;pic18f65j50.h: 5825: unsigned RF7 :1;
[; ;pic18f65j50.h: 5826: };
[; ;pic18f65j50.h: 5827: struct {
[; ;pic18f65j50.h: 5828: unsigned :2;
[; ;pic18f65j50.h: 5829: unsigned AN7 :1;
[; ;pic18f65j50.h: 5830: unsigned :2;
[; ;pic18f65j50.h: 5831: unsigned AN10 :1;
[; ;pic18f65j50.h: 5832: unsigned AN11 :1;
[; ;pic18f65j50.h: 5833: unsigned SS :1;
[; ;pic18f65j50.h: 5834: };
[; ;pic18f65j50.h: 5835: struct {
[; ;pic18f65j50.h: 5836: unsigned :5;
[; ;pic18f65j50.h: 5837: unsigned CVREF :1;
[; ;pic18f65j50.h: 5838: };
[; ;pic18f65j50.h: 5839: struct {
[; ;pic18f65j50.h: 5840: unsigned :2;
[; ;pic18f65j50.h: 5841: unsigned C2INB :1;
[; ;pic18f65j50.h: 5842: unsigned :2;
[; ;pic18f65j50.h: 5843: unsigned C1INB :1;
[; ;pic18f65j50.h: 5844: unsigned C1INA :1;
[; ;pic18f65j50.h: 5845: unsigned C1OUT :1;
[; ;pic18f65j50.h: 5846: };
[; ;pic18f65j50.h: 5847: struct {
[; ;pic18f65j50.h: 5848: unsigned :2;
[; ;pic18f65j50.h: 5849: unsigned PMA5 :1;
[; ;pic18f65j50.h: 5850: };
[; ;pic18f65j50.h: 5851: struct {
[; ;pic18f65j50.h: 5852: unsigned :2;
[; ;pic18f65j50.h: 5853: unsigned C1OUTF :1;
[; ;pic18f65j50.h: 5854: };
[; ;pic18f65j50.h: 5855: } PORTFbits_t;
[; ;pic18f65j50.h: 5856: extern volatile PORTFbits_t PORTFbits __at(0xF85);
[; ;pic18f65j50.h: 5946: extern volatile unsigned char PORTG __at(0xF86);
"5948
[; ;pic18f65j50.h: 5948: asm("PORTG equ 0F86h");
[; <" PORTG equ 0F86h ;# ">
[; ;pic18f65j50.h: 5951: typedef union {
[; ;pic18f65j50.h: 5952: struct {
[; ;pic18f65j50.h: 5953: unsigned RG0 :1;
[; ;pic18f65j50.h: 5954: unsigned RG1 :1;
[; ;pic18f65j50.h: 5955: unsigned RG2 :1;
[; ;pic18f65j50.h: 5956: unsigned RG3 :1;
[; ;pic18f65j50.h: 5957: unsigned RG4 :1;
[; ;pic18f65j50.h: 5958: unsigned :1;
[; ;pic18f65j50.h: 5959: unsigned REPU :1;
[; ;pic18f65j50.h: 5960: unsigned RDPU :1;
[; ;pic18f65j50.h: 5961: };
[; ;pic18f65j50.h: 5962: struct {
[; ;pic18f65j50.h: 5963: unsigned CCP3 :1;
[; ;pic18f65j50.h: 5964: unsigned TX2 :1;
[; ;pic18f65j50.h: 5965: unsigned RX2 :1;
[; ;pic18f65j50.h: 5966: unsigned CCP4 :1;
[; ;pic18f65j50.h: 5967: unsigned CCP5 :1;
[; ;pic18f65j50.h: 5968: };
[; ;pic18f65j50.h: 5969: struct {
[; ;pic18f65j50.h: 5970: unsigned :1;
[; ;pic18f65j50.h: 5971: unsigned CK2 :1;
[; ;pic18f65j50.h: 5972: unsigned DT2 :1;
[; ;pic18f65j50.h: 5973: };
[; ;pic18f65j50.h: 5974: struct {
[; ;pic18f65j50.h: 5975: unsigned PMA8 :1;
[; ;pic18f65j50.h: 5976: unsigned PMA7 :1;
[; ;pic18f65j50.h: 5977: unsigned PMA6 :1;
[; ;pic18f65j50.h: 5978: unsigned PMCS1 :1;
[; ;pic18f65j50.h: 5979: unsigned PMCS2 :1;
[; ;pic18f65j50.h: 5980: };
[; ;pic18f65j50.h: 5981: struct {
[; ;pic18f65j50.h: 5982: unsigned :1;
[; ;pic18f65j50.h: 5983: unsigned C3OUTG :1;
[; ;pic18f65j50.h: 5984: unsigned :4;
[; ;pic18f65j50.h: 5985: unsigned RG6 :1;
[; ;pic18f65j50.h: 5986: unsigned RG7 :1;
[; ;pic18f65j50.h: 5987: };
[; ;pic18f65j50.h: 5988: } PORTGbits_t;
[; ;pic18f65j50.h: 5989: extern volatile PORTGbits_t PORTGbits __at(0xF86);
[; ;pic18f65j50.h: 6104: extern volatile unsigned char LATA __at(0xF89);
"6106
[; ;pic18f65j50.h: 6106: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f65j50.h: 6109: typedef union {
[; ;pic18f65j50.h: 6110: struct {
[; ;pic18f65j50.h: 6111: unsigned LATA0 :1;
[; ;pic18f65j50.h: 6112: unsigned LATA1 :1;
[; ;pic18f65j50.h: 6113: unsigned LATA2 :1;
[; ;pic18f65j50.h: 6114: unsigned LATA3 :1;
[; ;pic18f65j50.h: 6115: unsigned LATA4 :1;
[; ;pic18f65j50.h: 6116: unsigned LATA5 :1;
[; ;pic18f65j50.h: 6117: unsigned LATA6 :1;
[; ;pic18f65j50.h: 6118: unsigned LATA7 :1;
[; ;pic18f65j50.h: 6119: };
[; ;pic18f65j50.h: 6120: struct {
[; ;pic18f65j50.h: 6121: unsigned LA0 :1;
[; ;pic18f65j50.h: 6122: unsigned LA1 :1;
[; ;pic18f65j50.h: 6123: unsigned LA2 :1;
[; ;pic18f65j50.h: 6124: unsigned LA3 :1;
[; ;pic18f65j50.h: 6125: unsigned LA4 :1;
[; ;pic18f65j50.h: 6126: unsigned LA5 :1;
[; ;pic18f65j50.h: 6127: unsigned LA6 :1;
[; ;pic18f65j50.h: 6128: unsigned LA7 :1;
[; ;pic18f65j50.h: 6129: };
[; ;pic18f65j50.h: 6130: } LATAbits_t;
[; ;pic18f65j50.h: 6131: extern volatile LATAbits_t LATAbits __at(0xF89);
[; ;pic18f65j50.h: 6216: extern volatile unsigned char LATB __at(0xF8A);
"6218
[; ;pic18f65j50.h: 6218: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f65j50.h: 6221: typedef union {
[; ;pic18f65j50.h: 6222: struct {
[; ;pic18f65j50.h: 6223: unsigned LATB0 :1;
[; ;pic18f65j50.h: 6224: unsigned LATB1 :1;
[; ;pic18f65j50.h: 6225: unsigned LATB2 :1;
[; ;pic18f65j50.h: 6226: unsigned LATB3 :1;
[; ;pic18f65j50.h: 6227: unsigned LATB4 :1;
[; ;pic18f65j50.h: 6228: unsigned LATB5 :1;
[; ;pic18f65j50.h: 6229: unsigned LATB6 :1;
[; ;pic18f65j50.h: 6230: unsigned LATB7 :1;
[; ;pic18f65j50.h: 6231: };
[; ;pic18f65j50.h: 6232: struct {
[; ;pic18f65j50.h: 6233: unsigned LB0 :1;
[; ;pic18f65j50.h: 6234: unsigned LB1 :1;
[; ;pic18f65j50.h: 6235: unsigned LB2 :1;
[; ;pic18f65j50.h: 6236: unsigned LB3 :1;
[; ;pic18f65j50.h: 6237: unsigned LB4 :1;
[; ;pic18f65j50.h: 6238: unsigned LB5 :1;
[; ;pic18f65j50.h: 6239: unsigned LB6 :1;
[; ;pic18f65j50.h: 6240: unsigned LB7 :1;
[; ;pic18f65j50.h: 6241: };
[; ;pic18f65j50.h: 6242: } LATBbits_t;
[; ;pic18f65j50.h: 6243: extern volatile LATBbits_t LATBbits __at(0xF8A);
[; ;pic18f65j50.h: 6328: extern volatile unsigned char LATC __at(0xF8B);
"6330
[; ;pic18f65j50.h: 6330: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f65j50.h: 6333: typedef union {
[; ;pic18f65j50.h: 6334: struct {
[; ;pic18f65j50.h: 6335: unsigned LATC0 :1;
[; ;pic18f65j50.h: 6336: unsigned LATC1 :1;
[; ;pic18f65j50.h: 6337: unsigned LATC2 :1;
[; ;pic18f65j50.h: 6338: unsigned LATC3 :1;
[; ;pic18f65j50.h: 6339: unsigned LATC4 :1;
[; ;pic18f65j50.h: 6340: unsigned LATC5 :1;
[; ;pic18f65j50.h: 6341: unsigned LATC6 :1;
[; ;pic18f65j50.h: 6342: unsigned LATC7 :1;
[; ;pic18f65j50.h: 6343: };
[; ;pic18f65j50.h: 6344: struct {
[; ;pic18f65j50.h: 6345: unsigned LC0 :1;
[; ;pic18f65j50.h: 6346: unsigned LC1 :1;
[; ;pic18f65j50.h: 6347: unsigned LC2 :1;
[; ;pic18f65j50.h: 6348: unsigned LC3 :1;
[; ;pic18f65j50.h: 6349: unsigned LC4 :1;
[; ;pic18f65j50.h: 6350: unsigned LC5 :1;
[; ;pic18f65j50.h: 6351: unsigned LC6 :1;
[; ;pic18f65j50.h: 6352: unsigned LC7 :1;
[; ;pic18f65j50.h: 6353: };
[; ;pic18f65j50.h: 6354: } LATCbits_t;
[; ;pic18f65j50.h: 6355: extern volatile LATCbits_t LATCbits __at(0xF8B);
[; ;pic18f65j50.h: 6440: extern volatile unsigned char LATD __at(0xF8C);
"6442
[; ;pic18f65j50.h: 6442: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f65j50.h: 6445: typedef union {
[; ;pic18f65j50.h: 6446: struct {
[; ;pic18f65j50.h: 6447: unsigned LATD0 :1;
[; ;pic18f65j50.h: 6448: unsigned LATD1 :1;
[; ;pic18f65j50.h: 6449: unsigned LATD2 :1;
[; ;pic18f65j50.h: 6450: unsigned LATD3 :1;
[; ;pic18f65j50.h: 6451: unsigned LATD4 :1;
[; ;pic18f65j50.h: 6452: unsigned LATD5 :1;
[; ;pic18f65j50.h: 6453: unsigned LATD6 :1;
[; ;pic18f65j50.h: 6454: unsigned LATD7 :1;
[; ;pic18f65j50.h: 6455: };
[; ;pic18f65j50.h: 6456: struct {
[; ;pic18f65j50.h: 6457: unsigned LD0 :1;
[; ;pic18f65j50.h: 6458: unsigned LD1 :1;
[; ;pic18f65j50.h: 6459: unsigned LD2 :1;
[; ;pic18f65j50.h: 6460: unsigned LD3 :1;
[; ;pic18f65j50.h: 6461: unsigned LD4 :1;
[; ;pic18f65j50.h: 6462: unsigned LD5 :1;
[; ;pic18f65j50.h: 6463: unsigned LD6 :1;
[; ;pic18f65j50.h: 6464: unsigned LD7 :1;
[; ;pic18f65j50.h: 6465: };
[; ;pic18f65j50.h: 6466: } LATDbits_t;
[; ;pic18f65j50.h: 6467: extern volatile LATDbits_t LATDbits __at(0xF8C);
[; ;pic18f65j50.h: 6552: extern volatile unsigned char LATE __at(0xF8D);
"6554
[; ;pic18f65j50.h: 6554: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f65j50.h: 6557: typedef union {
[; ;pic18f65j50.h: 6558: struct {
[; ;pic18f65j50.h: 6559: unsigned LATE0 :1;
[; ;pic18f65j50.h: 6560: unsigned LATE1 :1;
[; ;pic18f65j50.h: 6561: unsigned LATE2 :1;
[; ;pic18f65j50.h: 6562: unsigned LATE3 :1;
[; ;pic18f65j50.h: 6563: unsigned LATE4 :1;
[; ;pic18f65j50.h: 6564: unsigned LATE5 :1;
[; ;pic18f65j50.h: 6565: unsigned LATE6 :1;
[; ;pic18f65j50.h: 6566: unsigned LATE7 :1;
[; ;pic18f65j50.h: 6567: };
[; ;pic18f65j50.h: 6568: struct {
[; ;pic18f65j50.h: 6569: unsigned LE0 :1;
[; ;pic18f65j50.h: 6570: unsigned LE1 :1;
[; ;pic18f65j50.h: 6571: unsigned LE2 :1;
[; ;pic18f65j50.h: 6572: unsigned LE3 :1;
[; ;pic18f65j50.h: 6573: unsigned LE4 :1;
[; ;pic18f65j50.h: 6574: unsigned LE5 :1;
[; ;pic18f65j50.h: 6575: unsigned LE6 :1;
[; ;pic18f65j50.h: 6576: unsigned LE7 :1;
[; ;pic18f65j50.h: 6577: };
[; ;pic18f65j50.h: 6578: } LATEbits_t;
[; ;pic18f65j50.h: 6579: extern volatile LATEbits_t LATEbits __at(0xF8D);
[; ;pic18f65j50.h: 6664: extern volatile unsigned char LATF __at(0xF8E);
"6666
[; ;pic18f65j50.h: 6666: asm("LATF equ 0F8Eh");
[; <" LATF equ 0F8Eh ;# ">
[; ;pic18f65j50.h: 6669: typedef union {
[; ;pic18f65j50.h: 6670: struct {
[; ;pic18f65j50.h: 6671: unsigned :2;
[; ;pic18f65j50.h: 6672: unsigned LATF2 :1;
[; ;pic18f65j50.h: 6673: unsigned LATF3 :1;
[; ;pic18f65j50.h: 6674: unsigned LATF4 :1;
[; ;pic18f65j50.h: 6675: unsigned LATF5 :1;
[; ;pic18f65j50.h: 6676: unsigned LATF6 :1;
[; ;pic18f65j50.h: 6677: unsigned LATF7 :1;
[; ;pic18f65j50.h: 6678: };
[; ;pic18f65j50.h: 6679: struct {
[; ;pic18f65j50.h: 6680: unsigned :2;
[; ;pic18f65j50.h: 6681: unsigned LF2 :1;
[; ;pic18f65j50.h: 6682: unsigned LF3 :1;
[; ;pic18f65j50.h: 6683: unsigned LF4 :1;
[; ;pic18f65j50.h: 6684: unsigned LF5 :1;
[; ;pic18f65j50.h: 6685: unsigned LF6 :1;
[; ;pic18f65j50.h: 6686: unsigned LF7 :1;
[; ;pic18f65j50.h: 6687: };
[; ;pic18f65j50.h: 6688: } LATFbits_t;
[; ;pic18f65j50.h: 6689: extern volatile LATFbits_t LATFbits __at(0xF8E);
[; ;pic18f65j50.h: 6754: extern volatile unsigned char LATG __at(0xF8F);
"6756
[; ;pic18f65j50.h: 6756: asm("LATG equ 0F8Fh");
[; <" LATG equ 0F8Fh ;# ">
[; ;pic18f65j50.h: 6759: typedef union {
[; ;pic18f65j50.h: 6760: struct {
[; ;pic18f65j50.h: 6761: unsigned LATG0 :1;
[; ;pic18f65j50.h: 6762: unsigned LATG1 :1;
[; ;pic18f65j50.h: 6763: unsigned LATG2 :1;
[; ;pic18f65j50.h: 6764: unsigned LATG3 :1;
[; ;pic18f65j50.h: 6765: unsigned LATG4 :1;
[; ;pic18f65j50.h: 6766: };
[; ;pic18f65j50.h: 6767: struct {
[; ;pic18f65j50.h: 6768: unsigned LG0 :1;
[; ;pic18f65j50.h: 6769: unsigned LG1 :1;
[; ;pic18f65j50.h: 6770: unsigned LG2 :1;
[; ;pic18f65j50.h: 6771: unsigned LG3 :1;
[; ;pic18f65j50.h: 6772: unsigned LG4 :1;
[; ;pic18f65j50.h: 6773: };
[; ;pic18f65j50.h: 6774: } LATGbits_t;
[; ;pic18f65j50.h: 6775: extern volatile LATGbits_t LATGbits __at(0xF8F);
[; ;pic18f65j50.h: 6830: extern volatile unsigned char TRISA __at(0xF92);
"6832
[; ;pic18f65j50.h: 6832: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f65j50.h: 6835: extern volatile unsigned char DDRA __at(0xF92);
"6837
[; ;pic18f65j50.h: 6837: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f65j50.h: 6840: typedef union {
[; ;pic18f65j50.h: 6841: struct {
[; ;pic18f65j50.h: 6842: unsigned TRISA0 :1;
[; ;pic18f65j50.h: 6843: unsigned TRISA1 :1;
[; ;pic18f65j50.h: 6844: unsigned TRISA2 :1;
[; ;pic18f65j50.h: 6845: unsigned TRISA3 :1;
[; ;pic18f65j50.h: 6846: unsigned TRISA4 :1;
[; ;pic18f65j50.h: 6847: unsigned TRISA5 :1;
[; ;pic18f65j50.h: 6848: unsigned TRISA6 :1;
[; ;pic18f65j50.h: 6849: unsigned TRISA7 :1;
[; ;pic18f65j50.h: 6850: };
[; ;pic18f65j50.h: 6851: struct {
[; ;pic18f65j50.h: 6852: unsigned RA0 :1;
[; ;pic18f65j50.h: 6853: unsigned RA1 :1;
[; ;pic18f65j50.h: 6854: unsigned RA2 :1;
[; ;pic18f65j50.h: 6855: unsigned RA3 :1;
[; ;pic18f65j50.h: 6856: unsigned RA4 :1;
[; ;pic18f65j50.h: 6857: unsigned RA5 :1;
[; ;pic18f65j50.h: 6858: unsigned RA6 :1;
[; ;pic18f65j50.h: 6859: unsigned RA7 :1;
[; ;pic18f65j50.h: 6860: };
[; ;pic18f65j50.h: 6861: } TRISAbits_t;
[; ;pic18f65j50.h: 6862: extern volatile TRISAbits_t TRISAbits __at(0xF92);
[; ;pic18f65j50.h: 6945: typedef union {
[; ;pic18f65j50.h: 6946: struct {
[; ;pic18f65j50.h: 6947: unsigned TRISA0 :1;
[; ;pic18f65j50.h: 6948: unsigned TRISA1 :1;
[; ;pic18f65j50.h: 6949: unsigned TRISA2 :1;
[; ;pic18f65j50.h: 6950: unsigned TRISA3 :1;
[; ;pic18f65j50.h: 6951: unsigned TRISA4 :1;
[; ;pic18f65j50.h: 6952: unsigned TRISA5 :1;
[; ;pic18f65j50.h: 6953: unsigned TRISA6 :1;
[; ;pic18f65j50.h: 6954: unsigned TRISA7 :1;
[; ;pic18f65j50.h: 6955: };
[; ;pic18f65j50.h: 6956: struct {
[; ;pic18f65j50.h: 6957: unsigned RA0 :1;
[; ;pic18f65j50.h: 6958: unsigned RA1 :1;
[; ;pic18f65j50.h: 6959: unsigned RA2 :1;
[; ;pic18f65j50.h: 6960: unsigned RA3 :1;
[; ;pic18f65j50.h: 6961: unsigned RA4 :1;
[; ;pic18f65j50.h: 6962: unsigned RA5 :1;
[; ;pic18f65j50.h: 6963: unsigned RA6 :1;
[; ;pic18f65j50.h: 6964: unsigned RA7 :1;
[; ;pic18f65j50.h: 6965: };
[; ;pic18f65j50.h: 6966: } DDRAbits_t;
[; ;pic18f65j50.h: 6967: extern volatile DDRAbits_t DDRAbits __at(0xF92);
[; ;pic18f65j50.h: 7052: extern volatile unsigned char TRISB __at(0xF93);
"7054
[; ;pic18f65j50.h: 7054: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f65j50.h: 7057: extern volatile unsigned char DDRB __at(0xF93);
"7059
[; ;pic18f65j50.h: 7059: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f65j50.h: 7062: typedef union {
[; ;pic18f65j50.h: 7063: struct {
[; ;pic18f65j50.h: 7064: unsigned TRISB0 :1;
[; ;pic18f65j50.h: 7065: unsigned TRISB1 :1;
[; ;pic18f65j50.h: 7066: unsigned TRISB2 :1;
[; ;pic18f65j50.h: 7067: unsigned TRISB3 :1;
[; ;pic18f65j50.h: 7068: unsigned TRISB4 :1;
[; ;pic18f65j50.h: 7069: unsigned TRISB5 :1;
[; ;pic18f65j50.h: 7070: unsigned TRISB6 :1;
[; ;pic18f65j50.h: 7071: unsigned TRISB7 :1;
[; ;pic18f65j50.h: 7072: };
[; ;pic18f65j50.h: 7073: struct {
[; ;pic18f65j50.h: 7074: unsigned RB0 :1;
[; ;pic18f65j50.h: 7075: unsigned RB1 :1;
[; ;pic18f65j50.h: 7076: unsigned RB2 :1;
[; ;pic18f65j50.h: 7077: unsigned RB3 :1;
[; ;pic18f65j50.h: 7078: unsigned RB4 :1;
[; ;pic18f65j50.h: 7079: unsigned RB5 :1;
[; ;pic18f65j50.h: 7080: unsigned RB6 :1;
[; ;pic18f65j50.h: 7081: unsigned RB7 :1;
[; ;pic18f65j50.h: 7082: };
[; ;pic18f65j50.h: 7083: } TRISBbits_t;
[; ;pic18f65j50.h: 7084: extern volatile TRISBbits_t TRISBbits __at(0xF93);
[; ;pic18f65j50.h: 7167: typedef union {
[; ;pic18f65j50.h: 7168: struct {
[; ;pic18f65j50.h: 7169: unsigned TRISB0 :1;
[; ;pic18f65j50.h: 7170: unsigned TRISB1 :1;
[; ;pic18f65j50.h: 7171: unsigned TRISB2 :1;
[; ;pic18f65j50.h: 7172: unsigned TRISB3 :1;
[; ;pic18f65j50.h: 7173: unsigned TRISB4 :1;
[; ;pic18f65j50.h: 7174: unsigned TRISB5 :1;
[; ;pic18f65j50.h: 7175: unsigned TRISB6 :1;
[; ;pic18f65j50.h: 7176: unsigned TRISB7 :1;
[; ;pic18f65j50.h: 7177: };
[; ;pic18f65j50.h: 7178: struct {
[; ;pic18f65j50.h: 7179: unsigned RB0 :1;
[; ;pic18f65j50.h: 7180: unsigned RB1 :1;
[; ;pic18f65j50.h: 7181: unsigned RB2 :1;
[; ;pic18f65j50.h: 7182: unsigned RB3 :1;
[; ;pic18f65j50.h: 7183: unsigned RB4 :1;
[; ;pic18f65j50.h: 7184: unsigned RB5 :1;
[; ;pic18f65j50.h: 7185: unsigned RB6 :1;
[; ;pic18f65j50.h: 7186: unsigned RB7 :1;
[; ;pic18f65j50.h: 7187: };
[; ;pic18f65j50.h: 7188: } DDRBbits_t;
[; ;pic18f65j50.h: 7189: extern volatile DDRBbits_t DDRBbits __at(0xF93);
[; ;pic18f65j50.h: 7274: extern volatile unsigned char TRISC __at(0xF94);
"7276
[; ;pic18f65j50.h: 7276: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f65j50.h: 7279: extern volatile unsigned char DDRC __at(0xF94);
"7281
[; ;pic18f65j50.h: 7281: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f65j50.h: 7284: typedef union {
[; ;pic18f65j50.h: 7285: struct {
[; ;pic18f65j50.h: 7286: unsigned TRISC0 :1;
[; ;pic18f65j50.h: 7287: unsigned TRISC1 :1;
[; ;pic18f65j50.h: 7288: unsigned TRISC2 :1;
[; ;pic18f65j50.h: 7289: unsigned TRISC3 :1;
[; ;pic18f65j50.h: 7290: unsigned TRISC4 :1;
[; ;pic18f65j50.h: 7291: unsigned TRISC5 :1;
[; ;pic18f65j50.h: 7292: unsigned TRISC6 :1;
[; ;pic18f65j50.h: 7293: unsigned TRISC7 :1;
[; ;pic18f65j50.h: 7294: };
[; ;pic18f65j50.h: 7295: struct {
[; ;pic18f65j50.h: 7296: unsigned RC0 :1;
[; ;pic18f65j50.h: 7297: unsigned RC1 :1;
[; ;pic18f65j50.h: 7298: unsigned RC2 :1;
[; ;pic18f65j50.h: 7299: unsigned RC3 :1;
[; ;pic18f65j50.h: 7300: unsigned RC4 :1;
[; ;pic18f65j50.h: 7301: unsigned RC5 :1;
[; ;pic18f65j50.h: 7302: unsigned RC6 :1;
[; ;pic18f65j50.h: 7303: unsigned RC7 :1;
[; ;pic18f65j50.h: 7304: };
[; ;pic18f65j50.h: 7305: } TRISCbits_t;
[; ;pic18f65j50.h: 7306: extern volatile TRISCbits_t TRISCbits __at(0xF94);
[; ;pic18f65j50.h: 7389: typedef union {
[; ;pic18f65j50.h: 7390: struct {
[; ;pic18f65j50.h: 7391: unsigned TRISC0 :1;
[; ;pic18f65j50.h: 7392: unsigned TRISC1 :1;
[; ;pic18f65j50.h: 7393: unsigned TRISC2 :1;
[; ;pic18f65j50.h: 7394: unsigned TRISC3 :1;
[; ;pic18f65j50.h: 7395: unsigned TRISC4 :1;
[; ;pic18f65j50.h: 7396: unsigned TRISC5 :1;
[; ;pic18f65j50.h: 7397: unsigned TRISC6 :1;
[; ;pic18f65j50.h: 7398: unsigned TRISC7 :1;
[; ;pic18f65j50.h: 7399: };
[; ;pic18f65j50.h: 7400: struct {
[; ;pic18f65j50.h: 7401: unsigned RC0 :1;
[; ;pic18f65j50.h: 7402: unsigned RC1 :1;
[; ;pic18f65j50.h: 7403: unsigned RC2 :1;
[; ;pic18f65j50.h: 7404: unsigned RC3 :1;
[; ;pic18f65j50.h: 7405: unsigned RC4 :1;
[; ;pic18f65j50.h: 7406: unsigned RC5 :1;
[; ;pic18f65j50.h: 7407: unsigned RC6 :1;
[; ;pic18f65j50.h: 7408: unsigned RC7 :1;
[; ;pic18f65j50.h: 7409: };
[; ;pic18f65j50.h: 7410: } DDRCbits_t;
[; ;pic18f65j50.h: 7411: extern volatile DDRCbits_t DDRCbits __at(0xF94);
[; ;pic18f65j50.h: 7496: extern volatile unsigned char TRISD __at(0xF95);
"7498
[; ;pic18f65j50.h: 7498: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f65j50.h: 7501: extern volatile unsigned char DDRD __at(0xF95);
"7503
[; ;pic18f65j50.h: 7503: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f65j50.h: 7506: typedef union {
[; ;pic18f65j50.h: 7507: struct {
[; ;pic18f65j50.h: 7508: unsigned TRISD0 :1;
[; ;pic18f65j50.h: 7509: unsigned TRISD1 :1;
[; ;pic18f65j50.h: 7510: unsigned TRISD2 :1;
[; ;pic18f65j50.h: 7511: unsigned TRISD3 :1;
[; ;pic18f65j50.h: 7512: unsigned TRISD4 :1;
[; ;pic18f65j50.h: 7513: unsigned TRISD5 :1;
[; ;pic18f65j50.h: 7514: unsigned TRISD6 :1;
[; ;pic18f65j50.h: 7515: unsigned TRISD7 :1;
[; ;pic18f65j50.h: 7516: };
[; ;pic18f65j50.h: 7517: struct {
[; ;pic18f65j50.h: 7518: unsigned RD0 :1;
[; ;pic18f65j50.h: 7519: unsigned RD1 :1;
[; ;pic18f65j50.h: 7520: unsigned RD2 :1;
[; ;pic18f65j50.h: 7521: unsigned RD3 :1;
[; ;pic18f65j50.h: 7522: unsigned RD4 :1;
[; ;pic18f65j50.h: 7523: unsigned RD5 :1;
[; ;pic18f65j50.h: 7524: unsigned RD6 :1;
[; ;pic18f65j50.h: 7525: unsigned RD7 :1;
[; ;pic18f65j50.h: 7526: };
[; ;pic18f65j50.h: 7527: } TRISDbits_t;
[; ;pic18f65j50.h: 7528: extern volatile TRISDbits_t TRISDbits __at(0xF95);
[; ;pic18f65j50.h: 7611: typedef union {
[; ;pic18f65j50.h: 7612: struct {
[; ;pic18f65j50.h: 7613: unsigned TRISD0 :1;
[; ;pic18f65j50.h: 7614: unsigned TRISD1 :1;
[; ;pic18f65j50.h: 7615: unsigned TRISD2 :1;
[; ;pic18f65j50.h: 7616: unsigned TRISD3 :1;
[; ;pic18f65j50.h: 7617: unsigned TRISD4 :1;
[; ;pic18f65j50.h: 7618: unsigned TRISD5 :1;
[; ;pic18f65j50.h: 7619: unsigned TRISD6 :1;
[; ;pic18f65j50.h: 7620: unsigned TRISD7 :1;
[; ;pic18f65j50.h: 7621: };
[; ;pic18f65j50.h: 7622: struct {
[; ;pic18f65j50.h: 7623: unsigned RD0 :1;
[; ;pic18f65j50.h: 7624: unsigned RD1 :1;
[; ;pic18f65j50.h: 7625: unsigned RD2 :1;
[; ;pic18f65j50.h: 7626: unsigned RD3 :1;
[; ;pic18f65j50.h: 7627: unsigned RD4 :1;
[; ;pic18f65j50.h: 7628: unsigned RD5 :1;
[; ;pic18f65j50.h: 7629: unsigned RD6 :1;
[; ;pic18f65j50.h: 7630: unsigned RD7 :1;
[; ;pic18f65j50.h: 7631: };
[; ;pic18f65j50.h: 7632: } DDRDbits_t;
[; ;pic18f65j50.h: 7633: extern volatile DDRDbits_t DDRDbits __at(0xF95);
[; ;pic18f65j50.h: 7718: extern volatile unsigned char TRISE __at(0xF96);
"7720
[; ;pic18f65j50.h: 7720: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f65j50.h: 7723: extern volatile unsigned char DDRE __at(0xF96);
"7725
[; ;pic18f65j50.h: 7725: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f65j50.h: 7728: typedef union {
[; ;pic18f65j50.h: 7729: struct {
[; ;pic18f65j50.h: 7730: unsigned TRISE0 :1;
[; ;pic18f65j50.h: 7731: unsigned TRISE1 :1;
[; ;pic18f65j50.h: 7732: unsigned TRISE2 :1;
[; ;pic18f65j50.h: 7733: unsigned TRISE3 :1;
[; ;pic18f65j50.h: 7734: unsigned TRISE4 :1;
[; ;pic18f65j50.h: 7735: unsigned TRISE5 :1;
[; ;pic18f65j50.h: 7736: unsigned TRISE6 :1;
[; ;pic18f65j50.h: 7737: unsigned TRISE7 :1;
[; ;pic18f65j50.h: 7738: };
[; ;pic18f65j50.h: 7739: struct {
[; ;pic18f65j50.h: 7740: unsigned RE0 :1;
[; ;pic18f65j50.h: 7741: unsigned RE1 :1;
[; ;pic18f65j50.h: 7742: unsigned RE2 :1;
[; ;pic18f65j50.h: 7743: unsigned RE3 :1;
[; ;pic18f65j50.h: 7744: unsigned RE4 :1;
[; ;pic18f65j50.h: 7745: unsigned RE5 :1;
[; ;pic18f65j50.h: 7746: unsigned RE6 :1;
[; ;pic18f65j50.h: 7747: unsigned RE7 :1;
[; ;pic18f65j50.h: 7748: };
[; ;pic18f65j50.h: 7749: } TRISEbits_t;
[; ;pic18f65j50.h: 7750: extern volatile TRISEbits_t TRISEbits __at(0xF96);
[; ;pic18f65j50.h: 7833: typedef union {
[; ;pic18f65j50.h: 7834: struct {
[; ;pic18f65j50.h: 7835: unsigned TRISE0 :1;
[; ;pic18f65j50.h: 7836: unsigned TRISE1 :1;
[; ;pic18f65j50.h: 7837: unsigned TRISE2 :1;
[; ;pic18f65j50.h: 7838: unsigned TRISE3 :1;
[; ;pic18f65j50.h: 7839: unsigned TRISE4 :1;
[; ;pic18f65j50.h: 7840: unsigned TRISE5 :1;
[; ;pic18f65j50.h: 7841: unsigned TRISE6 :1;
[; ;pic18f65j50.h: 7842: unsigned TRISE7 :1;
[; ;pic18f65j50.h: 7843: };
[; ;pic18f65j50.h: 7844: struct {
[; ;pic18f65j50.h: 7845: unsigned RE0 :1;
[; ;pic18f65j50.h: 7846: unsigned RE1 :1;
[; ;pic18f65j50.h: 7847: unsigned RE2 :1;
[; ;pic18f65j50.h: 7848: unsigned RE3 :1;
[; ;pic18f65j50.h: 7849: unsigned RE4 :1;
[; ;pic18f65j50.h: 7850: unsigned RE5 :1;
[; ;pic18f65j50.h: 7851: unsigned RE6 :1;
[; ;pic18f65j50.h: 7852: unsigned RE7 :1;
[; ;pic18f65j50.h: 7853: };
[; ;pic18f65j50.h: 7854: } DDREbits_t;
[; ;pic18f65j50.h: 7855: extern volatile DDREbits_t DDREbits __at(0xF96);
[; ;pic18f65j50.h: 7940: extern volatile unsigned char TRISF __at(0xF97);
"7942
[; ;pic18f65j50.h: 7942: asm("TRISF equ 0F97h");
[; <" TRISF equ 0F97h ;# ">
[; ;pic18f65j50.h: 7945: extern volatile unsigned char DDRF __at(0xF97);
"7947
[; ;pic18f65j50.h: 7947: asm("DDRF equ 0F97h");
[; <" DDRF equ 0F97h ;# ">
[; ;pic18f65j50.h: 7950: typedef union {
[; ;pic18f65j50.h: 7951: struct {
[; ;pic18f65j50.h: 7952: unsigned :2;
[; ;pic18f65j50.h: 7953: unsigned TRISF2 :1;
[; ;pic18f65j50.h: 7954: unsigned TRISF3 :1;
[; ;pic18f65j50.h: 7955: unsigned TRISF4 :1;
[; ;pic18f65j50.h: 7956: unsigned TRISF5 :1;
[; ;pic18f65j50.h: 7957: unsigned TRISF6 :1;
[; ;pic18f65j50.h: 7958: unsigned TRISF7 :1;
[; ;pic18f65j50.h: 7959: };
[; ;pic18f65j50.h: 7960: struct {
[; ;pic18f65j50.h: 7961: unsigned :2;
[; ;pic18f65j50.h: 7962: unsigned RF2 :1;
[; ;pic18f65j50.h: 7963: unsigned RF3 :1;
[; ;pic18f65j50.h: 7964: unsigned RF4 :1;
[; ;pic18f65j50.h: 7965: unsigned RF5 :1;
[; ;pic18f65j50.h: 7966: unsigned RF6 :1;
[; ;pic18f65j50.h: 7967: unsigned RF7 :1;
[; ;pic18f65j50.h: 7968: };
[; ;pic18f65j50.h: 7969: } TRISFbits_t;
[; ;pic18f65j50.h: 7970: extern volatile TRISFbits_t TRISFbits __at(0xF97);
[; ;pic18f65j50.h: 8033: typedef union {
[; ;pic18f65j50.h: 8034: struct {
[; ;pic18f65j50.h: 8035: unsigned :2;
[; ;pic18f65j50.h: 8036: unsigned TRISF2 :1;
[; ;pic18f65j50.h: 8037: unsigned TRISF3 :1;
[; ;pic18f65j50.h: 8038: unsigned TRISF4 :1;
[; ;pic18f65j50.h: 8039: unsigned TRISF5 :1;
[; ;pic18f65j50.h: 8040: unsigned TRISF6 :1;
[; ;pic18f65j50.h: 8041: unsigned TRISF7 :1;
[; ;pic18f65j50.h: 8042: };
[; ;pic18f65j50.h: 8043: struct {
[; ;pic18f65j50.h: 8044: unsigned :2;
[; ;pic18f65j50.h: 8045: unsigned RF2 :1;
[; ;pic18f65j50.h: 8046: unsigned RF3 :1;
[; ;pic18f65j50.h: 8047: unsigned RF4 :1;
[; ;pic18f65j50.h: 8048: unsigned RF5 :1;
[; ;pic18f65j50.h: 8049: unsigned RF6 :1;
[; ;pic18f65j50.h: 8050: unsigned RF7 :1;
[; ;pic18f65j50.h: 8051: };
[; ;pic18f65j50.h: 8052: } DDRFbits_t;
[; ;pic18f65j50.h: 8053: extern volatile DDRFbits_t DDRFbits __at(0xF97);
[; ;pic18f65j50.h: 8118: extern volatile unsigned char TRISG __at(0xF98);
"8120
[; ;pic18f65j50.h: 8120: asm("TRISG equ 0F98h");
[; <" TRISG equ 0F98h ;# ">
[; ;pic18f65j50.h: 8123: extern volatile unsigned char DDRG __at(0xF98);
"8125
[; ;pic18f65j50.h: 8125: asm("DDRG equ 0F98h");
[; <" DDRG equ 0F98h ;# ">
[; ;pic18f65j50.h: 8128: typedef union {
[; ;pic18f65j50.h: 8129: struct {
[; ;pic18f65j50.h: 8130: unsigned TRISG0 :1;
[; ;pic18f65j50.h: 8131: unsigned TRISG1 :1;
[; ;pic18f65j50.h: 8132: unsigned TRISG2 :1;
[; ;pic18f65j50.h: 8133: unsigned TRISG3 :1;
[; ;pic18f65j50.h: 8134: unsigned TRISG4 :1;
[; ;pic18f65j50.h: 8135: };
[; ;pic18f65j50.h: 8136: struct {
[; ;pic18f65j50.h: 8137: unsigned RG0 :1;
[; ;pic18f65j50.h: 8138: unsigned RG1 :1;
[; ;pic18f65j50.h: 8139: unsigned RG2 :1;
[; ;pic18f65j50.h: 8140: unsigned RG3 :1;
[; ;pic18f65j50.h: 8141: unsigned RG4 :1;
[; ;pic18f65j50.h: 8142: };
[; ;pic18f65j50.h: 8143: } TRISGbits_t;
[; ;pic18f65j50.h: 8144: extern volatile TRISGbits_t TRISGbits __at(0xF98);
[; ;pic18f65j50.h: 8197: typedef union {
[; ;pic18f65j50.h: 8198: struct {
[; ;pic18f65j50.h: 8199: unsigned TRISG0 :1;
[; ;pic18f65j50.h: 8200: unsigned TRISG1 :1;
[; ;pic18f65j50.h: 8201: unsigned TRISG2 :1;
[; ;pic18f65j50.h: 8202: unsigned TRISG3 :1;
[; ;pic18f65j50.h: 8203: unsigned TRISG4 :1;
[; ;pic18f65j50.h: 8204: };
[; ;pic18f65j50.h: 8205: struct {
[; ;pic18f65j50.h: 8206: unsigned RG0 :1;
[; ;pic18f65j50.h: 8207: unsigned RG1 :1;
[; ;pic18f65j50.h: 8208: unsigned RG2 :1;
[; ;pic18f65j50.h: 8209: unsigned RG3 :1;
[; ;pic18f65j50.h: 8210: unsigned RG4 :1;
[; ;pic18f65j50.h: 8211: };
[; ;pic18f65j50.h: 8212: } DDRGbits_t;
[; ;pic18f65j50.h: 8213: extern volatile DDRGbits_t DDRGbits __at(0xF98);
[; ;pic18f65j50.h: 8268: extern volatile unsigned char OSCTUNE __at(0xF9B);
"8270
[; ;pic18f65j50.h: 8270: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f65j50.h: 8273: typedef union {
[; ;pic18f65j50.h: 8274: struct {
[; ;pic18f65j50.h: 8275: unsigned TUN0 :1;
[; ;pic18f65j50.h: 8276: unsigned TUN1 :1;
[; ;pic18f65j50.h: 8277: unsigned TUN2 :1;
[; ;pic18f65j50.h: 8278: unsigned TUN3 :1;
[; ;pic18f65j50.h: 8279: unsigned TUN4 :1;
[; ;pic18f65j50.h: 8280: unsigned TUN5 :1;
[; ;pic18f65j50.h: 8281: unsigned PLLEN :1;
[; ;pic18f65j50.h: 8282: unsigned INTSRC :1;
[; ;pic18f65j50.h: 8283: };
[; ;pic18f65j50.h: 8284: } OSCTUNEbits_t;
[; ;pic18f65j50.h: 8285: extern volatile OSCTUNEbits_t OSCTUNEbits __at(0xF9B);
[; ;pic18f65j50.h: 8330: extern volatile unsigned char RCSTA2 __at(0xF9C);
"8332
[; ;pic18f65j50.h: 8332: asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
[; ;pic18f65j50.h: 8335: typedef union {
[; ;pic18f65j50.h: 8336: struct {
[; ;pic18f65j50.h: 8337: unsigned RX9D :1;
[; ;pic18f65j50.h: 8338: unsigned OERR :1;
[; ;pic18f65j50.h: 8339: unsigned FERR :1;
[; ;pic18f65j50.h: 8340: unsigned ADDEN :1;
[; ;pic18f65j50.h: 8341: unsigned CREN :1;
[; ;pic18f65j50.h: 8342: unsigned SREN :1;
[; ;pic18f65j50.h: 8343: unsigned RX9 :1;
[; ;pic18f65j50.h: 8344: unsigned SPEN :1;
[; ;pic18f65j50.h: 8345: };
[; ;pic18f65j50.h: 8346: struct {
[; ;pic18f65j50.h: 8347: unsigned RCD8 :1;
[; ;pic18f65j50.h: 8348: unsigned :5;
[; ;pic18f65j50.h: 8349: unsigned RC9 :1;
[; ;pic18f65j50.h: 8350: };
[; ;pic18f65j50.h: 8351: struct {
[; ;pic18f65j50.h: 8352: unsigned :6;
[; ;pic18f65j50.h: 8353: unsigned NOT_RC8 :1;
[; ;pic18f65j50.h: 8354: };
[; ;pic18f65j50.h: 8355: struct {
[; ;pic18f65j50.h: 8356: unsigned :6;
[; ;pic18f65j50.h: 8357: unsigned nRC8 :1;
[; ;pic18f65j50.h: 8358: };
[; ;pic18f65j50.h: 8359: struct {
[; ;pic18f65j50.h: 8360: unsigned :6;
[; ;pic18f65j50.h: 8361: unsigned RC8_9 :1;
[; ;pic18f65j50.h: 8362: };
[; ;pic18f65j50.h: 8363: struct {
[; ;pic18f65j50.h: 8364: unsigned RX9D2 :1;
[; ;pic18f65j50.h: 8365: unsigned OERR2 :1;
[; ;pic18f65j50.h: 8366: unsigned FERR2 :1;
[; ;pic18f65j50.h: 8367: unsigned ADDEN2 :1;
[; ;pic18f65j50.h: 8368: unsigned CREN2 :1;
[; ;pic18f65j50.h: 8369: unsigned SREN2 :1;
[; ;pic18f65j50.h: 8370: unsigned RX92 :1;
[; ;pic18f65j50.h: 8371: unsigned SPEN2 :1;
[; ;pic18f65j50.h: 8372: };
[; ;pic18f65j50.h: 8373: struct {
[; ;pic18f65j50.h: 8374: unsigned RCD82 :1;
[; ;pic18f65j50.h: 8375: unsigned :5;
[; ;pic18f65j50.h: 8376: unsigned RC8_92 :1;
[; ;pic18f65j50.h: 8377: };
[; ;pic18f65j50.h: 8378: struct {
[; ;pic18f65j50.h: 8379: unsigned :6;
[; ;pic18f65j50.h: 8380: unsigned RC92 :1;
[; ;pic18f65j50.h: 8381: };
[; ;pic18f65j50.h: 8382: } RCSTA2bits_t;
[; ;pic18f65j50.h: 8383: extern volatile RCSTA2bits_t RCSTA2bits __at(0xF9C);
[; ;pic18f65j50.h: 8508: extern volatile unsigned char PIE1 __at(0xF9D);
"8510
[; ;pic18f65j50.h: 8510: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f65j50.h: 8513: typedef union {
[; ;pic18f65j50.h: 8514: struct {
[; ;pic18f65j50.h: 8515: unsigned TMR1IE :1;
[; ;pic18f65j50.h: 8516: unsigned TMR2IE :1;
[; ;pic18f65j50.h: 8517: unsigned CCP1IE :1;
[; ;pic18f65j50.h: 8518: unsigned SSP1IE :1;
[; ;pic18f65j50.h: 8519: unsigned TX1IE :1;
[; ;pic18f65j50.h: 8520: unsigned RC1IE :1;
[; ;pic18f65j50.h: 8521: unsigned ADIE :1;
[; ;pic18f65j50.h: 8522: unsigned PMPIE :1;
[; ;pic18f65j50.h: 8523: };
[; ;pic18f65j50.h: 8524: struct {
[; ;pic18f65j50.h: 8525: unsigned :3;
[; ;pic18f65j50.h: 8526: unsigned SSPIE :1;
[; ;pic18f65j50.h: 8527: unsigned TXIE :1;
[; ;pic18f65j50.h: 8528: unsigned RCIE :1;
[; ;pic18f65j50.h: 8529: };
[; ;pic18f65j50.h: 8530: struct {
[; ;pic18f65j50.h: 8531: unsigned :7;
[; ;pic18f65j50.h: 8532: unsigned PSPIE :1;
[; ;pic18f65j50.h: 8533: };
[; ;pic18f65j50.h: 8534: } PIE1bits_t;
[; ;pic18f65j50.h: 8535: extern volatile PIE1bits_t PIE1bits __at(0xF9D);
[; ;pic18f65j50.h: 8600: extern volatile unsigned char PIR1 __at(0xF9E);
"8602
[; ;pic18f65j50.h: 8602: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f65j50.h: 8605: typedef union {
[; ;pic18f65j50.h: 8606: struct {
[; ;pic18f65j50.h: 8607: unsigned TMR1IF :1;
[; ;pic18f65j50.h: 8608: unsigned TMR2IF :1;
[; ;pic18f65j50.h: 8609: unsigned CCP1IF :1;
[; ;pic18f65j50.h: 8610: unsigned SSP1IF :1;
[; ;pic18f65j50.h: 8611: unsigned TX1IF :1;
[; ;pic18f65j50.h: 8612: unsigned RC1IF :1;
[; ;pic18f65j50.h: 8613: unsigned ADIF :1;
[; ;pic18f65j50.h: 8614: unsigned PMPIF :1;
[; ;pic18f65j50.h: 8615: };
[; ;pic18f65j50.h: 8616: struct {
[; ;pic18f65j50.h: 8617: unsigned :3;
[; ;pic18f65j50.h: 8618: unsigned SSPIF :1;
[; ;pic18f65j50.h: 8619: unsigned TXIF :1;
[; ;pic18f65j50.h: 8620: unsigned RCIF :1;
[; ;pic18f65j50.h: 8621: };
[; ;pic18f65j50.h: 8622: struct {
[; ;pic18f65j50.h: 8623: unsigned :7;
[; ;pic18f65j50.h: 8624: unsigned PSPIF :1;
[; ;pic18f65j50.h: 8625: };
[; ;pic18f65j50.h: 8626: } PIR1bits_t;
[; ;pic18f65j50.h: 8627: extern volatile PIR1bits_t PIR1bits __at(0xF9E);
[; ;pic18f65j50.h: 8692: extern volatile unsigned char IPR1 __at(0xF9F);
"8694
[; ;pic18f65j50.h: 8694: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f65j50.h: 8697: typedef union {
[; ;pic18f65j50.h: 8698: struct {
[; ;pic18f65j50.h: 8699: unsigned TMR1IP :1;
[; ;pic18f65j50.h: 8700: unsigned TMR2IP :1;
[; ;pic18f65j50.h: 8701: unsigned CCP1IP :1;
[; ;pic18f65j50.h: 8702: unsigned SSP1IP :1;
[; ;pic18f65j50.h: 8703: unsigned TX1IP :1;
[; ;pic18f65j50.h: 8704: unsigned RC1IP :1;
[; ;pic18f65j50.h: 8705: unsigned ADIP :1;
[; ;pic18f65j50.h: 8706: unsigned PMPIP :1;
[; ;pic18f65j50.h: 8707: };
[; ;pic18f65j50.h: 8708: struct {
[; ;pic18f65j50.h: 8709: unsigned :3;
[; ;pic18f65j50.h: 8710: unsigned SSPIP :1;
[; ;pic18f65j50.h: 8711: unsigned TXIP :1;
[; ;pic18f65j50.h: 8712: unsigned RCIP :1;
[; ;pic18f65j50.h: 8713: };
[; ;pic18f65j50.h: 8714: struct {
[; ;pic18f65j50.h: 8715: unsigned :7;
[; ;pic18f65j50.h: 8716: unsigned PSPIP :1;
[; ;pic18f65j50.h: 8717: };
[; ;pic18f65j50.h: 8718: } IPR1bits_t;
[; ;pic18f65j50.h: 8719: extern volatile IPR1bits_t IPR1bits __at(0xF9F);
[; ;pic18f65j50.h: 8784: extern volatile unsigned char PIE2 __at(0xFA0);
"8786
[; ;pic18f65j50.h: 8786: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f65j50.h: 8789: typedef union {
[; ;pic18f65j50.h: 8790: struct {
[; ;pic18f65j50.h: 8791: unsigned CCP2IE :1;
[; ;pic18f65j50.h: 8792: unsigned TMR3IE :1;
[; ;pic18f65j50.h: 8793: unsigned LVDIE :1;
[; ;pic18f65j50.h: 8794: unsigned BCL1IE :1;
[; ;pic18f65j50.h: 8795: unsigned USBIE :1;
[; ;pic18f65j50.h: 8796: unsigned CM1IE :1;
[; ;pic18f65j50.h: 8797: unsigned CM2IE :1;
[; ;pic18f65j50.h: 8798: unsigned OSCFIE :1;
[; ;pic18f65j50.h: 8799: };
[; ;pic18f65j50.h: 8800: struct {
[; ;pic18f65j50.h: 8801: unsigned :3;
[; ;pic18f65j50.h: 8802: unsigned BCLIE :1;
[; ;pic18f65j50.h: 8803: };
[; ;pic18f65j50.h: 8804: struct {
[; ;pic18f65j50.h: 8805: unsigned :6;
[; ;pic18f65j50.h: 8806: unsigned CMIE :1;
[; ;pic18f65j50.h: 8807: };
[; ;pic18f65j50.h: 8808: } PIE2bits_t;
[; ;pic18f65j50.h: 8809: extern volatile PIE2bits_t PIE2bits __at(0xFA0);
[; ;pic18f65j50.h: 8864: extern volatile unsigned char PIR2 __at(0xFA1);
"8866
[; ;pic18f65j50.h: 8866: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f65j50.h: 8869: typedef union {
[; ;pic18f65j50.h: 8870: struct {
[; ;pic18f65j50.h: 8871: unsigned CCP2IF :1;
[; ;pic18f65j50.h: 8872: unsigned TMR3IF :1;
[; ;pic18f65j50.h: 8873: unsigned LVDIF :1;
[; ;pic18f65j50.h: 8874: unsigned BCL1IF :1;
[; ;pic18f65j50.h: 8875: unsigned USBIF :1;
[; ;pic18f65j50.h: 8876: unsigned CM1IF :1;
[; ;pic18f65j50.h: 8877: unsigned CM2IF :1;
[; ;pic18f65j50.h: 8878: unsigned OSCFIF :1;
[; ;pic18f65j50.h: 8879: };
[; ;pic18f65j50.h: 8880: struct {
[; ;pic18f65j50.h: 8881: unsigned :3;
[; ;pic18f65j50.h: 8882: unsigned BCLIF :1;
[; ;pic18f65j50.h: 8883: };
[; ;pic18f65j50.h: 8884: struct {
[; ;pic18f65j50.h: 8885: unsigned :6;
[; ;pic18f65j50.h: 8886: unsigned CMIF :1;
[; ;pic18f65j50.h: 8887: };
[; ;pic18f65j50.h: 8888: } PIR2bits_t;
[; ;pic18f65j50.h: 8889: extern volatile PIR2bits_t PIR2bits __at(0xFA1);
[; ;pic18f65j50.h: 8944: extern volatile unsigned char IPR2 __at(0xFA2);
"8946
[; ;pic18f65j50.h: 8946: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f65j50.h: 8949: typedef union {
[; ;pic18f65j50.h: 8950: struct {
[; ;pic18f65j50.h: 8951: unsigned CCP2IP :1;
[; ;pic18f65j50.h: 8952: unsigned TMR3IP :1;
[; ;pic18f65j50.h: 8953: unsigned LVDIP :1;
[; ;pic18f65j50.h: 8954: unsigned BCL1IP :1;
[; ;pic18f65j50.h: 8955: unsigned USBIP :1;
[; ;pic18f65j50.h: 8956: unsigned CM1IP :1;
[; ;pic18f65j50.h: 8957: unsigned CM2IP :1;
[; ;pic18f65j50.h: 8958: unsigned OSCFIP :1;
[; ;pic18f65j50.h: 8959: };
[; ;pic18f65j50.h: 8960: struct {
[; ;pic18f65j50.h: 8961: unsigned :3;
[; ;pic18f65j50.h: 8962: unsigned BCLIP :1;
[; ;pic18f65j50.h: 8963: };
[; ;pic18f65j50.h: 8964: struct {
[; ;pic18f65j50.h: 8965: unsigned :6;
[; ;pic18f65j50.h: 8966: unsigned CMIP :1;
[; ;pic18f65j50.h: 8967: };
[; ;pic18f65j50.h: 8968: } IPR2bits_t;
[; ;pic18f65j50.h: 8969: extern volatile IPR2bits_t IPR2bits __at(0xFA2);
[; ;pic18f65j50.h: 9024: extern volatile unsigned char PIE3 __at(0xFA3);
"9026
[; ;pic18f65j50.h: 9026: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f65j50.h: 9029: typedef union {
[; ;pic18f65j50.h: 9030: struct {
[; ;pic18f65j50.h: 9031: unsigned CCP3IE :1;
[; ;pic18f65j50.h: 9032: unsigned CCP4IE :1;
[; ;pic18f65j50.h: 9033: unsigned CCP5IE :1;
[; ;pic18f65j50.h: 9034: unsigned TMR4IE :1;
[; ;pic18f65j50.h: 9035: unsigned TX2IE :1;
[; ;pic18f65j50.h: 9036: unsigned RC2IE :1;
[; ;pic18f65j50.h: 9037: unsigned BCL2IE :1;
[; ;pic18f65j50.h: 9038: unsigned SSP2IE :1;
[; ;pic18f65j50.h: 9039: };
[; ;pic18f65j50.h: 9040: struct {
[; ;pic18f65j50.h: 9041: unsigned RXB0IE :1;
[; ;pic18f65j50.h: 9042: unsigned RXB1IE :1;
[; ;pic18f65j50.h: 9043: unsigned TXB0IE :1;
[; ;pic18f65j50.h: 9044: unsigned TXB1IE :1;
[; ;pic18f65j50.h: 9045: unsigned TXB2IE :1;
[; ;pic18f65j50.h: 9046: };
[; ;pic18f65j50.h: 9047: struct {
[; ;pic18f65j50.h: 9048: unsigned :1;
[; ;pic18f65j50.h: 9049: unsigned RXBNIE :1;
[; ;pic18f65j50.h: 9050: unsigned :2;
[; ;pic18f65j50.h: 9051: unsigned TXBNIE :1;
[; ;pic18f65j50.h: 9052: };
[; ;pic18f65j50.h: 9053: } PIE3bits_t;
[; ;pic18f65j50.h: 9054: extern volatile PIE3bits_t PIE3bits __at(0xFA3);
[; ;pic18f65j50.h: 9134: extern volatile unsigned char PIR3 __at(0xFA4);
"9136
[; ;pic18f65j50.h: 9136: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f65j50.h: 9139: typedef union {
[; ;pic18f65j50.h: 9140: struct {
[; ;pic18f65j50.h: 9141: unsigned CCP3IF :1;
[; ;pic18f65j50.h: 9142: unsigned CCP4IF :1;
[; ;pic18f65j50.h: 9143: unsigned CCP5IF :1;
[; ;pic18f65j50.h: 9144: unsigned TMR4IF :1;
[; ;pic18f65j50.h: 9145: unsigned TX2IF :1;
[; ;pic18f65j50.h: 9146: unsigned RC2IF :1;
[; ;pic18f65j50.h: 9147: unsigned BCL2IF :1;
[; ;pic18f65j50.h: 9148: unsigned SSP2IF :1;
[; ;pic18f65j50.h: 9149: };
[; ;pic18f65j50.h: 9150: struct {
[; ;pic18f65j50.h: 9151: unsigned :1;
[; ;pic18f65j50.h: 9152: unsigned RXBNIF :1;
[; ;pic18f65j50.h: 9153: unsigned :2;
[; ;pic18f65j50.h: 9154: unsigned TXBNIF :1;
[; ;pic18f65j50.h: 9155: };
[; ;pic18f65j50.h: 9156: } PIR3bits_t;
[; ;pic18f65j50.h: 9157: extern volatile PIR3bits_t PIR3bits __at(0xFA4);
[; ;pic18f65j50.h: 9212: extern volatile unsigned char IPR3 __at(0xFA5);
"9214
[; ;pic18f65j50.h: 9214: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f65j50.h: 9217: typedef union {
[; ;pic18f65j50.h: 9218: struct {
[; ;pic18f65j50.h: 9219: unsigned CCP3IP :1;
[; ;pic18f65j50.h: 9220: unsigned CCP4IP :1;
[; ;pic18f65j50.h: 9221: unsigned CCP5IP :1;
[; ;pic18f65j50.h: 9222: unsigned TMR4IP :1;
[; ;pic18f65j50.h: 9223: unsigned TX2IP :1;
[; ;pic18f65j50.h: 9224: unsigned RC2IP :1;
[; ;pic18f65j50.h: 9225: unsigned BCL2IP :1;
[; ;pic18f65j50.h: 9226: unsigned SSP2IP :1;
[; ;pic18f65j50.h: 9227: };
[; ;pic18f65j50.h: 9228: struct {
[; ;pic18f65j50.h: 9229: unsigned :1;
[; ;pic18f65j50.h: 9230: unsigned RXBNIP :1;
[; ;pic18f65j50.h: 9231: unsigned :2;
[; ;pic18f65j50.h: 9232: unsigned TXBNIP :1;
[; ;pic18f65j50.h: 9233: };
[; ;pic18f65j50.h: 9234: } IPR3bits_t;
[; ;pic18f65j50.h: 9235: extern volatile IPR3bits_t IPR3bits __at(0xFA5);
[; ;pic18f65j50.h: 9290: extern volatile unsigned char EECON1 __at(0xFA6);
"9292
[; ;pic18f65j50.h: 9292: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f65j50.h: 9295: typedef union {
[; ;pic18f65j50.h: 9296: struct {
[; ;pic18f65j50.h: 9297: unsigned :1;
[; ;pic18f65j50.h: 9298: unsigned WR :1;
[; ;pic18f65j50.h: 9299: unsigned WREN :1;
[; ;pic18f65j50.h: 9300: unsigned WRERR :1;
[; ;pic18f65j50.h: 9301: unsigned FREE :1;
[; ;pic18f65j50.h: 9302: unsigned WPROG :1;
[; ;pic18f65j50.h: 9303: };
[; ;pic18f65j50.h: 9304: } EECON1bits_t;
[; ;pic18f65j50.h: 9305: extern volatile EECON1bits_t EECON1bits __at(0xFA6);
[; ;pic18f65j50.h: 9335: extern volatile unsigned char EECON2 __at(0xFA7);
"9337
[; ;pic18f65j50.h: 9337: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f65j50.h: 9342: extern volatile unsigned char TXSTA2 __at(0xFA8);
"9344
[; ;pic18f65j50.h: 9344: asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
[; ;pic18f65j50.h: 9347: typedef union {
[; ;pic18f65j50.h: 9348: struct {
[; ;pic18f65j50.h: 9349: unsigned TX9D :1;
[; ;pic18f65j50.h: 9350: unsigned TRMT :1;
[; ;pic18f65j50.h: 9351: unsigned BRGH :1;
[; ;pic18f65j50.h: 9352: unsigned SENDB :1;
[; ;pic18f65j50.h: 9353: unsigned SYNC :1;
[; ;pic18f65j50.h: 9354: unsigned TXEN :1;
[; ;pic18f65j50.h: 9355: unsigned TX9 :1;
[; ;pic18f65j50.h: 9356: unsigned CSRC :1;
[; ;pic18f65j50.h: 9357: };
[; ;pic18f65j50.h: 9358: struct {
[; ;pic18f65j50.h: 9359: unsigned TXD8 :1;
[; ;pic18f65j50.h: 9360: unsigned :5;
[; ;pic18f65j50.h: 9361: unsigned TX8_9 :1;
[; ;pic18f65j50.h: 9362: };
[; ;pic18f65j50.h: 9363: struct {
[; ;pic18f65j50.h: 9364: unsigned :6;
[; ;pic18f65j50.h: 9365: unsigned NOT_TX8 :1;
[; ;pic18f65j50.h: 9366: };
[; ;pic18f65j50.h: 9367: struct {
[; ;pic18f65j50.h: 9368: unsigned :6;
[; ;pic18f65j50.h: 9369: unsigned nTX8 :1;
[; ;pic18f65j50.h: 9370: };
[; ;pic18f65j50.h: 9371: struct {
[; ;pic18f65j50.h: 9372: unsigned TX9D2 :1;
[; ;pic18f65j50.h: 9373: unsigned TRMT2 :1;
[; ;pic18f65j50.h: 9374: unsigned BRGH2 :1;
[; ;pic18f65j50.h: 9375: unsigned SENDB2 :1;
[; ;pic18f65j50.h: 9376: unsigned SYNC2 :1;
[; ;pic18f65j50.h: 9377: unsigned TXEN2 :1;
[; ;pic18f65j50.h: 9378: unsigned TX92 :1;
[; ;pic18f65j50.h: 9379: unsigned CSRC2 :1;
[; ;pic18f65j50.h: 9380: };
[; ;pic18f65j50.h: 9381: struct {
[; ;pic18f65j50.h: 9382: unsigned TXD82 :1;
[; ;pic18f65j50.h: 9383: unsigned :5;
[; ;pic18f65j50.h: 9384: unsigned TX8_92 :1;
[; ;pic18f65j50.h: 9385: };
[; ;pic18f65j50.h: 9386: } TXSTA2bits_t;
[; ;pic18f65j50.h: 9387: extern volatile TXSTA2bits_t TXSTA2bits __at(0xFA8);
[; ;pic18f65j50.h: 9502: extern volatile unsigned char TXREG2 __at(0xFA9);
"9504
[; ;pic18f65j50.h: 9504: asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
[; ;pic18f65j50.h: 9509: extern volatile unsigned char RCREG2 __at(0xFAA);
"9511
[; ;pic18f65j50.h: 9511: asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
[; ;pic18f65j50.h: 9516: extern volatile unsigned char SPBRG2 __at(0xFAB);
"9518
[; ;pic18f65j50.h: 9518: asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
[; ;pic18f65j50.h: 9523: extern volatile unsigned char RCSTA1 __at(0xFAC);
"9525
[; ;pic18f65j50.h: 9525: asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
[; ;pic18f65j50.h: 9528: extern volatile unsigned char RCSTA __at(0xFAC);
"9530
[; ;pic18f65j50.h: 9530: asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
[; ;pic18f65j50.h: 9533: typedef union {
[; ;pic18f65j50.h: 9534: struct {
[; ;pic18f65j50.h: 9535: unsigned RX9D :1;
[; ;pic18f65j50.h: 9536: unsigned OERR :1;
[; ;pic18f65j50.h: 9537: unsigned FERR :1;
[; ;pic18f65j50.h: 9538: unsigned ADDEN :1;
[; ;pic18f65j50.h: 9539: unsigned CREN :1;
[; ;pic18f65j50.h: 9540: unsigned SREN :1;
[; ;pic18f65j50.h: 9541: unsigned RX9 :1;
[; ;pic18f65j50.h: 9542: unsigned SPEN :1;
[; ;pic18f65j50.h: 9543: };
[; ;pic18f65j50.h: 9544: struct {
[; ;pic18f65j50.h: 9545: unsigned RCD8 :1;
[; ;pic18f65j50.h: 9546: unsigned :5;
[; ;pic18f65j50.h: 9547: unsigned RC9 :1;
[; ;pic18f65j50.h: 9548: };
[; ;pic18f65j50.h: 9549: struct {
[; ;pic18f65j50.h: 9550: unsigned :6;
[; ;pic18f65j50.h: 9551: unsigned NOT_RC8 :1;
[; ;pic18f65j50.h: 9552: };
[; ;pic18f65j50.h: 9553: struct {
[; ;pic18f65j50.h: 9554: unsigned :6;
[; ;pic18f65j50.h: 9555: unsigned nRC8 :1;
[; ;pic18f65j50.h: 9556: };
[; ;pic18f65j50.h: 9557: struct {
[; ;pic18f65j50.h: 9558: unsigned :6;
[; ;pic18f65j50.h: 9559: unsigned RC8_9 :1;
[; ;pic18f65j50.h: 9560: };
[; ;pic18f65j50.h: 9561: struct {
[; ;pic18f65j50.h: 9562: unsigned RX9D1 :1;
[; ;pic18f65j50.h: 9563: unsigned OERR1 :1;
[; ;pic18f65j50.h: 9564: unsigned FERR1 :1;
[; ;pic18f65j50.h: 9565: unsigned ADDEN1 :1;
[; ;pic18f65j50.h: 9566: unsigned CREN1 :1;
[; ;pic18f65j50.h: 9567: unsigned SREN1 :1;
[; ;pic18f65j50.h: 9568: unsigned RX91 :1;
[; ;pic18f65j50.h: 9569: unsigned SPEN1 :1;
[; ;pic18f65j50.h: 9570: };
[; ;pic18f65j50.h: 9571: struct {
[; ;pic18f65j50.h: 9572: unsigned :5;
[; ;pic18f65j50.h: 9573: unsigned SRENA :1;
[; ;pic18f65j50.h: 9574: };
[; ;pic18f65j50.h: 9575: } RCSTA1bits_t;
[; ;pic18f65j50.h: 9576: extern volatile RCSTA1bits_t RCSTA1bits __at(0xFAC);
[; ;pic18f65j50.h: 9689: typedef union {
[; ;pic18f65j50.h: 9690: struct {
[; ;pic18f65j50.h: 9691: unsigned RX9D :1;
[; ;pic18f65j50.h: 9692: unsigned OERR :1;
[; ;pic18f65j50.h: 9693: unsigned FERR :1;
[; ;pic18f65j50.h: 9694: unsigned ADDEN :1;
[; ;pic18f65j50.h: 9695: unsigned CREN :1;
[; ;pic18f65j50.h: 9696: unsigned SREN :1;
[; ;pic18f65j50.h: 9697: unsigned RX9 :1;
[; ;pic18f65j50.h: 9698: unsigned SPEN :1;
[; ;pic18f65j50.h: 9699: };
[; ;pic18f65j50.h: 9700: struct {
[; ;pic18f65j50.h: 9701: unsigned RCD8 :1;
[; ;pic18f65j50.h: 9702: unsigned :5;
[; ;pic18f65j50.h: 9703: unsigned RC9 :1;
[; ;pic18f65j50.h: 9704: };
[; ;pic18f65j50.h: 9705: struct {
[; ;pic18f65j50.h: 9706: unsigned :6;
[; ;pic18f65j50.h: 9707: unsigned NOT_RC8 :1;
[; ;pic18f65j50.h: 9708: };
[; ;pic18f65j50.h: 9709: struct {
[; ;pic18f65j50.h: 9710: unsigned :6;
[; ;pic18f65j50.h: 9711: unsigned nRC8 :1;
[; ;pic18f65j50.h: 9712: };
[; ;pic18f65j50.h: 9713: struct {
[; ;pic18f65j50.h: 9714: unsigned :6;
[; ;pic18f65j50.h: 9715: unsigned RC8_9 :1;
[; ;pic18f65j50.h: 9716: };
[; ;pic18f65j50.h: 9717: struct {
[; ;pic18f65j50.h: 9718: unsigned RX9D1 :1;
[; ;pic18f65j50.h: 9719: unsigned OERR1 :1;
[; ;pic18f65j50.h: 9720: unsigned FERR1 :1;
[; ;pic18f65j50.h: 9721: unsigned ADDEN1 :1;
[; ;pic18f65j50.h: 9722: unsigned CREN1 :1;
[; ;pic18f65j50.h: 9723: unsigned SREN1 :1;
[; ;pic18f65j50.h: 9724: unsigned RX91 :1;
[; ;pic18f65j50.h: 9725: unsigned SPEN1 :1;
[; ;pic18f65j50.h: 9726: };
[; ;pic18f65j50.h: 9727: struct {
[; ;pic18f65j50.h: 9728: unsigned :5;
[; ;pic18f65j50.h: 9729: unsigned SRENA :1;
[; ;pic18f65j50.h: 9730: };
[; ;pic18f65j50.h: 9731: } RCSTAbits_t;
[; ;pic18f65j50.h: 9732: extern volatile RCSTAbits_t RCSTAbits __at(0xFAC);
[; ;pic18f65j50.h: 9847: extern volatile unsigned char TXSTA1 __at(0xFAD);
"9849
[; ;pic18f65j50.h: 9849: asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
[; ;pic18f65j50.h: 9852: extern volatile unsigned char TXSTA __at(0xFAD);
"9854
[; ;pic18f65j50.h: 9854: asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
[; ;pic18f65j50.h: 9857: typedef union {
[; ;pic18f65j50.h: 9858: struct {
[; ;pic18f65j50.h: 9859: unsigned TX9D :1;
[; ;pic18f65j50.h: 9860: unsigned TRMT :1;
[; ;pic18f65j50.h: 9861: unsigned BRGH :1;
[; ;pic18f65j50.h: 9862: unsigned SENDB :1;
[; ;pic18f65j50.h: 9863: unsigned SYNC :1;
[; ;pic18f65j50.h: 9864: unsigned TXEN :1;
[; ;pic18f65j50.h: 9865: unsigned TX9 :1;
[; ;pic18f65j50.h: 9866: unsigned CSRC :1;
[; ;pic18f65j50.h: 9867: };
[; ;pic18f65j50.h: 9868: struct {
[; ;pic18f65j50.h: 9869: unsigned TXD8 :1;
[; ;pic18f65j50.h: 9870: unsigned :5;
[; ;pic18f65j50.h: 9871: unsigned TX8_9 :1;
[; ;pic18f65j50.h: 9872: };
[; ;pic18f65j50.h: 9873: struct {
[; ;pic18f65j50.h: 9874: unsigned :6;
[; ;pic18f65j50.h: 9875: unsigned NOT_TX8 :1;
[; ;pic18f65j50.h: 9876: };
[; ;pic18f65j50.h: 9877: struct {
[; ;pic18f65j50.h: 9878: unsigned :6;
[; ;pic18f65j50.h: 9879: unsigned nTX8 :1;
[; ;pic18f65j50.h: 9880: };
[; ;pic18f65j50.h: 9881: struct {
[; ;pic18f65j50.h: 9882: unsigned TX9D1 :1;
[; ;pic18f65j50.h: 9883: unsigned TRMT1 :1;
[; ;pic18f65j50.h: 9884: unsigned BRGH1 :1;
[; ;pic18f65j50.h: 9885: unsigned SENDB1 :1;
[; ;pic18f65j50.h: 9886: unsigned SYNC1 :1;
[; ;pic18f65j50.h: 9887: unsigned TXEN1 :1;
[; ;pic18f65j50.h: 9888: unsigned TX91 :1;
[; ;pic18f65j50.h: 9889: unsigned CSRC1 :1;
[; ;pic18f65j50.h: 9890: };
[; ;pic18f65j50.h: 9891: } TXSTA1bits_t;
[; ;pic18f65j50.h: 9892: extern volatile TXSTA1bits_t TXSTA1bits __at(0xFAD);
[; ;pic18f65j50.h: 9995: typedef union {
[; ;pic18f65j50.h: 9996: struct {
[; ;pic18f65j50.h: 9997: unsigned TX9D :1;
[; ;pic18f65j50.h: 9998: unsigned TRMT :1;
[; ;pic18f65j50.h: 9999: unsigned BRGH :1;
[; ;pic18f65j50.h: 10000: unsigned SENDB :1;
[; ;pic18f65j50.h: 10001: unsigned SYNC :1;
[; ;pic18f65j50.h: 10002: unsigned TXEN :1;
[; ;pic18f65j50.h: 10003: unsigned TX9 :1;
[; ;pic18f65j50.h: 10004: unsigned CSRC :1;
[; ;pic18f65j50.h: 10005: };
[; ;pic18f65j50.h: 10006: struct {
[; ;pic18f65j50.h: 10007: unsigned TXD8 :1;
[; ;pic18f65j50.h: 10008: unsigned :5;
[; ;pic18f65j50.h: 10009: unsigned TX8_9 :1;
[; ;pic18f65j50.h: 10010: };
[; ;pic18f65j50.h: 10011: struct {
[; ;pic18f65j50.h: 10012: unsigned :6;
[; ;pic18f65j50.h: 10013: unsigned NOT_TX8 :1;
[; ;pic18f65j50.h: 10014: };
[; ;pic18f65j50.h: 10015: struct {
[; ;pic18f65j50.h: 10016: unsigned :6;
[; ;pic18f65j50.h: 10017: unsigned nTX8 :1;
[; ;pic18f65j50.h: 10018: };
[; ;pic18f65j50.h: 10019: struct {
[; ;pic18f65j50.h: 10020: unsigned TX9D1 :1;
[; ;pic18f65j50.h: 10021: unsigned TRMT1 :1;
[; ;pic18f65j50.h: 10022: unsigned BRGH1 :1;
[; ;pic18f65j50.h: 10023: unsigned SENDB1 :1;
[; ;pic18f65j50.h: 10024: unsigned SYNC1 :1;
[; ;pic18f65j50.h: 10025: unsigned TXEN1 :1;
[; ;pic18f65j50.h: 10026: unsigned TX91 :1;
[; ;pic18f65j50.h: 10027: unsigned CSRC1 :1;
[; ;pic18f65j50.h: 10028: };
[; ;pic18f65j50.h: 10029: } TXSTAbits_t;
[; ;pic18f65j50.h: 10030: extern volatile TXSTAbits_t TXSTAbits __at(0xFAD);
[; ;pic18f65j50.h: 10135: extern volatile unsigned char TXREG1 __at(0xFAE);
"10137
[; ;pic18f65j50.h: 10137: asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
[; ;pic18f65j50.h: 10140: extern volatile unsigned char TXREG __at(0xFAE);
"10142
[; ;pic18f65j50.h: 10142: asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
[; ;pic18f65j50.h: 10147: extern volatile unsigned char RCREG1 __at(0xFAF);
"10149
[; ;pic18f65j50.h: 10149: asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
[; ;pic18f65j50.h: 10152: extern volatile unsigned char RCREG __at(0xFAF);
"10154
[; ;pic18f65j50.h: 10154: asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
[; ;pic18f65j50.h: 10159: extern volatile unsigned char SPBRG1 __at(0xFB0);
"10161
[; ;pic18f65j50.h: 10161: asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
[; ;pic18f65j50.h: 10164: extern volatile unsigned char SPBRG __at(0xFB0);
"10166
[; ;pic18f65j50.h: 10166: asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
[; ;pic18f65j50.h: 10171: extern volatile unsigned char ECCP3CON __at(0xFB1);
"10173
[; ;pic18f65j50.h: 10173: asm("ECCP3CON equ 0FB1h");
[; <" ECCP3CON equ 0FB1h ;# ">
[; ;pic18f65j50.h: 10176: extern volatile unsigned char CCP3CON __at(0xFB1);
"10178
[; ;pic18f65j50.h: 10178: asm("CCP3CON equ 0FB1h");
[; <" CCP3CON equ 0FB1h ;# ">
[; ;pic18f65j50.h: 10181: typedef union {
[; ;pic18f65j50.h: 10182: struct {
[; ;pic18f65j50.h: 10183: unsigned CCP3M :4;
[; ;pic18f65j50.h: 10184: unsigned DC3B :2;
[; ;pic18f65j50.h: 10185: unsigned P3M :2;
[; ;pic18f65j50.h: 10186: };
[; ;pic18f65j50.h: 10187: struct {
[; ;pic18f65j50.h: 10188: unsigned CCP3M0 :1;
[; ;pic18f65j50.h: 10189: unsigned CCP3M1 :1;
[; ;pic18f65j50.h: 10190: unsigned CCP3M2 :1;
[; ;pic18f65j50.h: 10191: unsigned CCP3M3 :1;
[; ;pic18f65j50.h: 10192: unsigned DC3B0 :1;
[; ;pic18f65j50.h: 10193: unsigned DC3B1 :1;
[; ;pic18f65j50.h: 10194: unsigned P3M0 :1;
[; ;pic18f65j50.h: 10195: unsigned P3M1 :1;
[; ;pic18f65j50.h: 10196: };
[; ;pic18f65j50.h: 10197: struct {
[; ;pic18f65j50.h: 10198: unsigned :4;
[; ;pic18f65j50.h: 10199: unsigned CCP3Y :1;
[; ;pic18f65j50.h: 10200: unsigned CCP3X :1;
[; ;pic18f65j50.h: 10201: };
[; ;pic18f65j50.h: 10202: } ECCP3CONbits_t;
[; ;pic18f65j50.h: 10203: extern volatile ECCP3CONbits_t ECCP3CONbits __at(0xFB1);
[; ;pic18f65j50.h: 10271: typedef union {
[; ;pic18f65j50.h: 10272: struct {
[; ;pic18f65j50.h: 10273: unsigned CCP3M :4;
[; ;pic18f65j50.h: 10274: unsigned DC3B :2;
[; ;pic18f65j50.h: 10275: unsigned P3M :2;
[; ;pic18f65j50.h: 10276: };
[; ;pic18f65j50.h: 10277: struct {
[; ;pic18f65j50.h: 10278: unsigned CCP3M0 :1;
[; ;pic18f65j50.h: 10279: unsigned CCP3M1 :1;
[; ;pic18f65j50.h: 10280: unsigned CCP3M2 :1;
[; ;pic18f65j50.h: 10281: unsigned CCP3M3 :1;
[; ;pic18f65j50.h: 10282: unsigned DC3B0 :1;
[; ;pic18f65j50.h: 10283: unsigned DC3B1 :1;
[; ;pic18f65j50.h: 10284: unsigned P3M0 :1;
[; ;pic18f65j50.h: 10285: unsigned P3M1 :1;
[; ;pic18f65j50.h: 10286: };
[; ;pic18f65j50.h: 10287: struct {
[; ;pic18f65j50.h: 10288: unsigned :4;
[; ;pic18f65j50.h: 10289: unsigned CCP3Y :1;
[; ;pic18f65j50.h: 10290: unsigned CCP3X :1;
[; ;pic18f65j50.h: 10291: };
[; ;pic18f65j50.h: 10292: } CCP3CONbits_t;
[; ;pic18f65j50.h: 10293: extern volatile CCP3CONbits_t CCP3CONbits __at(0xFB1);
[; ;pic18f65j50.h: 10363: extern volatile unsigned short CCPR3 __at(0xFB2);
"10365
[; ;pic18f65j50.h: 10365: asm("CCPR3 equ 0FB2h");
[; <" CCPR3 equ 0FB2h ;# ">
[; ;pic18f65j50.h: 10370: extern volatile unsigned char CCPR3L __at(0xFB2);
"10372
[; ;pic18f65j50.h: 10372: asm("CCPR3L equ 0FB2h");
[; <" CCPR3L equ 0FB2h ;# ">
[; ;pic18f65j50.h: 10377: extern volatile unsigned char CCPR3H __at(0xFB3);
"10379
[; ;pic18f65j50.h: 10379: asm("CCPR3H equ 0FB3h");
[; <" CCPR3H equ 0FB3h ;# ">
[; ;pic18f65j50.h: 10384: extern volatile unsigned char ECCP3DEL __at(0xFB4);
"10386
[; ;pic18f65j50.h: 10386: asm("ECCP3DEL equ 0FB4h");
[; <" ECCP3DEL equ 0FB4h ;# ">
[; ;pic18f65j50.h: 10389: typedef union {
[; ;pic18f65j50.h: 10390: struct {
[; ;pic18f65j50.h: 10391: unsigned PDC :7;
[; ;pic18f65j50.h: 10392: unsigned PRSEN :1;
[; ;pic18f65j50.h: 10393: };
[; ;pic18f65j50.h: 10394: struct {
[; ;pic18f65j50.h: 10395: unsigned PDC0 :1;
[; ;pic18f65j50.h: 10396: unsigned PDC1 :1;
[; ;pic18f65j50.h: 10397: unsigned PDC2 :1;
[; ;pic18f65j50.h: 10398: unsigned PDC3 :1;
[; ;pic18f65j50.h: 10399: unsigned PDC4 :1;
[; ;pic18f65j50.h: 10400: unsigned PDC5 :1;
[; ;pic18f65j50.h: 10401: unsigned PDC6 :1;
[; ;pic18f65j50.h: 10402: };
[; ;pic18f65j50.h: 10403: struct {
[; ;pic18f65j50.h: 10404: unsigned P3DC0 :1;
[; ;pic18f65j50.h: 10405: unsigned P3DC1 :1;
[; ;pic18f65j50.h: 10406: unsigned P3DC2 :1;
[; ;pic18f65j50.h: 10407: unsigned P3DC3 :1;
[; ;pic18f65j50.h: 10408: unsigned P3DC4 :1;
[; ;pic18f65j50.h: 10409: unsigned P3DC5 :1;
[; ;pic18f65j50.h: 10410: unsigned P3DC6 :1;
[; ;pic18f65j50.h: 10411: unsigned P3RSEN :1;
[; ;pic18f65j50.h: 10412: };
[; ;pic18f65j50.h: 10413: } ECCP3DELbits_t;
[; ;pic18f65j50.h: 10414: extern volatile ECCP3DELbits_t ECCP3DELbits __at(0xFB4);
[; ;pic18f65j50.h: 10504: extern volatile unsigned char ECCP3AS __at(0xFB5);
"10506
[; ;pic18f65j50.h: 10506: asm("ECCP3AS equ 0FB5h");
[; <" ECCP3AS equ 0FB5h ;# ">
[; ;pic18f65j50.h: 10509: typedef union {
[; ;pic18f65j50.h: 10510: struct {
[; ;pic18f65j50.h: 10511: unsigned PSSBD :2;
[; ;pic18f65j50.h: 10512: unsigned PSSAC :2;
[; ;pic18f65j50.h: 10513: unsigned ECCPAS :3;
[; ;pic18f65j50.h: 10514: unsigned ECCPASE :1;
[; ;pic18f65j50.h: 10515: };
[; ;pic18f65j50.h: 10516: struct {
[; ;pic18f65j50.h: 10517: unsigned PSSBD0 :1;
[; ;pic18f65j50.h: 10518: unsigned PSSBD1 :1;
[; ;pic18f65j50.h: 10519: unsigned PSSAC0 :1;
[; ;pic18f65j50.h: 10520: unsigned PSSAC1 :1;
[; ;pic18f65j50.h: 10521: unsigned ECCPAS0 :1;
[; ;pic18f65j50.h: 10522: unsigned ECCPAS1 :1;
[; ;pic18f65j50.h: 10523: unsigned ECCPAS2 :1;
[; ;pic18f65j50.h: 10524: };
[; ;pic18f65j50.h: 10525: struct {
[; ;pic18f65j50.h: 10526: unsigned PSS3BD0 :1;
[; ;pic18f65j50.h: 10527: unsigned PSS3BD1 :1;
[; ;pic18f65j50.h: 10528: unsigned PSS3AC0 :1;
[; ;pic18f65j50.h: 10529: unsigned PSS3AC1 :1;
[; ;pic18f65j50.h: 10530: unsigned ECCP3AS0 :1;
[; ;pic18f65j50.h: 10531: unsigned ECCP3AS1 :1;
[; ;pic18f65j50.h: 10532: unsigned ECCP3AS2 :1;
[; ;pic18f65j50.h: 10533: unsigned ECCP3ASE :1;
[; ;pic18f65j50.h: 10534: };
[; ;pic18f65j50.h: 10535: } ECCP3ASbits_t;
[; ;pic18f65j50.h: 10536: extern volatile ECCP3ASbits_t ECCP3ASbits __at(0xFB5);
[; ;pic18f65j50.h: 10636: extern volatile unsigned char ECCP2CON __at(0xFB6);
"10638
[; ;pic18f65j50.h: 10638: asm("ECCP2CON equ 0FB6h");
[; <" ECCP2CON equ 0FB6h ;# ">
[; ;pic18f65j50.h: 10641: extern volatile unsigned char CCP2CON __at(0xFB6);
"10643
[; ;pic18f65j50.h: 10643: asm("CCP2CON equ 0FB6h");
[; <" CCP2CON equ 0FB6h ;# ">
[; ;pic18f65j50.h: 10646: typedef union {
[; ;pic18f65j50.h: 10647: struct {
[; ;pic18f65j50.h: 10648: unsigned CCP2M :4;
[; ;pic18f65j50.h: 10649: unsigned DC2B :2;
[; ;pic18f65j50.h: 10650: unsigned P2M :2;
[; ;pic18f65j50.h: 10651: };
[; ;pic18f65j50.h: 10652: struct {
[; ;pic18f65j50.h: 10653: unsigned CCP2M0 :1;
[; ;pic18f65j50.h: 10654: unsigned CCP2M1 :1;
[; ;pic18f65j50.h: 10655: unsigned CCP2M2 :1;
[; ;pic18f65j50.h: 10656: unsigned CCP2M3 :1;
[; ;pic18f65j50.h: 10657: unsigned DC2B0 :1;
[; ;pic18f65j50.h: 10658: unsigned DC2B1 :1;
[; ;pic18f65j50.h: 10659: unsigned P2M0 :1;
[; ;pic18f65j50.h: 10660: unsigned P2M1 :1;
[; ;pic18f65j50.h: 10661: };
[; ;pic18f65j50.h: 10662: struct {
[; ;pic18f65j50.h: 10663: unsigned :4;
[; ;pic18f65j50.h: 10664: unsigned CCP2Y :1;
[; ;pic18f65j50.h: 10665: unsigned CCP2X :1;
[; ;pic18f65j50.h: 10666: };
[; ;pic18f65j50.h: 10667: } ECCP2CONbits_t;
[; ;pic18f65j50.h: 10668: extern volatile ECCP2CONbits_t ECCP2CONbits __at(0xFB6);
[; ;pic18f65j50.h: 10736: typedef union {
[; ;pic18f65j50.h: 10737: struct {
[; ;pic18f65j50.h: 10738: unsigned CCP2M :4;
[; ;pic18f65j50.h: 10739: unsigned DC2B :2;
[; ;pic18f65j50.h: 10740: unsigned P2M :2;
[; ;pic18f65j50.h: 10741: };
[; ;pic18f65j50.h: 10742: struct {
[; ;pic18f65j50.h: 10743: unsigned CCP2M0 :1;
[; ;pic18f65j50.h: 10744: unsigned CCP2M1 :1;
[; ;pic18f65j50.h: 10745: unsigned CCP2M2 :1;
[; ;pic18f65j50.h: 10746: unsigned CCP2M3 :1;
[; ;pic18f65j50.h: 10747: unsigned DC2B0 :1;
[; ;pic18f65j50.h: 10748: unsigned DC2B1 :1;
[; ;pic18f65j50.h: 10749: unsigned P2M0 :1;
[; ;pic18f65j50.h: 10750: unsigned P2M1 :1;
[; ;pic18f65j50.h: 10751: };
[; ;pic18f65j50.h: 10752: struct {
[; ;pic18f65j50.h: 10753: unsigned :4;
[; ;pic18f65j50.h: 10754: unsigned CCP2Y :1;
[; ;pic18f65j50.h: 10755: unsigned CCP2X :1;
[; ;pic18f65j50.h: 10756: };
[; ;pic18f65j50.h: 10757: } CCP2CONbits_t;
[; ;pic18f65j50.h: 10758: extern volatile CCP2CONbits_t CCP2CONbits __at(0xFB6);
[; ;pic18f65j50.h: 10828: extern volatile unsigned short CCPR2 __at(0xFB7);
"10830
[; ;pic18f65j50.h: 10830: asm("CCPR2 equ 0FB7h");
[; <" CCPR2 equ 0FB7h ;# ">
[; ;pic18f65j50.h: 10835: extern volatile unsigned char CCPR2L __at(0xFB7);
"10837
[; ;pic18f65j50.h: 10837: asm("CCPR2L equ 0FB7h");
[; <" CCPR2L equ 0FB7h ;# ">
[; ;pic18f65j50.h: 10842: extern volatile unsigned char CCPR2H __at(0xFB8);
"10844
[; ;pic18f65j50.h: 10844: asm("CCPR2H equ 0FB8h");
[; <" CCPR2H equ 0FB8h ;# ">
[; ;pic18f65j50.h: 10849: extern volatile unsigned char ECCP2DEL __at(0xFB9);
"10851
[; ;pic18f65j50.h: 10851: asm("ECCP2DEL equ 0FB9h");
[; <" ECCP2DEL equ 0FB9h ;# ">
[; ;pic18f65j50.h: 10854: typedef union {
[; ;pic18f65j50.h: 10855: struct {
[; ;pic18f65j50.h: 10856: unsigned PDC :7;
[; ;pic18f65j50.h: 10857: unsigned PRSEN :1;
[; ;pic18f65j50.h: 10858: };
[; ;pic18f65j50.h: 10859: struct {
[; ;pic18f65j50.h: 10860: unsigned PDC0 :1;
[; ;pic18f65j50.h: 10861: unsigned PDC1 :1;
[; ;pic18f65j50.h: 10862: unsigned PDC2 :1;
[; ;pic18f65j50.h: 10863: unsigned PDC3 :1;
[; ;pic18f65j50.h: 10864: unsigned PDC4 :1;
[; ;pic18f65j50.h: 10865: unsigned PDC5 :1;
[; ;pic18f65j50.h: 10866: unsigned PDC6 :1;
[; ;pic18f65j50.h: 10867: };
[; ;pic18f65j50.h: 10868: struct {
[; ;pic18f65j50.h: 10869: unsigned P2DC0 :1;
[; ;pic18f65j50.h: 10870: unsigned P2DC1 :1;
[; ;pic18f65j50.h: 10871: unsigned P2DC2 :1;
[; ;pic18f65j50.h: 10872: unsigned P2DC3 :1;
[; ;pic18f65j50.h: 10873: unsigned P2DC4 :1;
[; ;pic18f65j50.h: 10874: unsigned P2DC5 :1;
[; ;pic18f65j50.h: 10875: unsigned P2DC6 :1;
[; ;pic18f65j50.h: 10876: unsigned P2RSEN :1;
[; ;pic18f65j50.h: 10877: };
[; ;pic18f65j50.h: 10878: } ECCP2DELbits_t;
[; ;pic18f65j50.h: 10879: extern volatile ECCP2DELbits_t ECCP2DELbits __at(0xFB9);
[; ;pic18f65j50.h: 10969: extern volatile unsigned char ECCP2AS __at(0xFBA);
"10971
[; ;pic18f65j50.h: 10971: asm("ECCP2AS equ 0FBAh");
[; <" ECCP2AS equ 0FBAh ;# ">
[; ;pic18f65j50.h: 10974: typedef union {
[; ;pic18f65j50.h: 10975: struct {
[; ;pic18f65j50.h: 10976: unsigned PSSBD :2;
[; ;pic18f65j50.h: 10977: unsigned PSSAC :2;
[; ;pic18f65j50.h: 10978: unsigned ECCPAS :3;
[; ;pic18f65j50.h: 10979: unsigned ECCPASE :1;
[; ;pic18f65j50.h: 10980: };
[; ;pic18f65j50.h: 10981: struct {
[; ;pic18f65j50.h: 10982: unsigned PSSBD0 :1;
[; ;pic18f65j50.h: 10983: unsigned PSSBD1 :1;
[; ;pic18f65j50.h: 10984: unsigned PSSAC0 :1;
[; ;pic18f65j50.h: 10985: unsigned PSSAC1 :1;
[; ;pic18f65j50.h: 10986: unsigned ECCPAS0 :1;
[; ;pic18f65j50.h: 10987: unsigned ECCPAS1 :1;
[; ;pic18f65j50.h: 10988: unsigned ECCPAS2 :1;
[; ;pic18f65j50.h: 10989: };
[; ;pic18f65j50.h: 10990: struct {
[; ;pic18f65j50.h: 10991: unsigned PSS2BD0 :1;
[; ;pic18f65j50.h: 10992: unsigned PSS2BD1 :1;
[; ;pic18f65j50.h: 10993: unsigned PSS2AC0 :1;
[; ;pic18f65j50.h: 10994: unsigned PSS2AC1 :1;
[; ;pic18f65j50.h: 10995: unsigned ECCP2AS0 :1;
[; ;pic18f65j50.h: 10996: unsigned ECCP2AS1 :1;
[; ;pic18f65j50.h: 10997: unsigned ECCP2AS2 :1;
[; ;pic18f65j50.h: 10998: unsigned ECCP2ASE :1;
[; ;pic18f65j50.h: 10999: };
[; ;pic18f65j50.h: 11000: } ECCP2ASbits_t;
[; ;pic18f65j50.h: 11001: extern volatile ECCP2ASbits_t ECCP2ASbits __at(0xFBA);
[; ;pic18f65j50.h: 11101: extern volatile unsigned char ECCP1CON __at(0xFBB);
"11103
[; ;pic18f65j50.h: 11103: asm("ECCP1CON equ 0FBBh");
[; <" ECCP1CON equ 0FBBh ;# ">
[; ;pic18f65j50.h: 11106: extern volatile unsigned char CCP1CON __at(0xFBB);
"11108
[; ;pic18f65j50.h: 11108: asm("CCP1CON equ 0FBBh");
[; <" CCP1CON equ 0FBBh ;# ">
[; ;pic18f65j50.h: 11111: typedef union {
[; ;pic18f65j50.h: 11112: struct {
[; ;pic18f65j50.h: 11113: unsigned CCP1M :4;
[; ;pic18f65j50.h: 11114: unsigned DC1B :2;
[; ;pic18f65j50.h: 11115: unsigned P1M :2;
[; ;pic18f65j50.h: 11116: };
[; ;pic18f65j50.h: 11117: struct {
[; ;pic18f65j50.h: 11118: unsigned CCP1M0 :1;
[; ;pic18f65j50.h: 11119: unsigned CCP1M1 :1;
[; ;pic18f65j50.h: 11120: unsigned CCP1M2 :1;
[; ;pic18f65j50.h: 11121: unsigned CCP1M3 :1;
[; ;pic18f65j50.h: 11122: unsigned DC1B0 :1;
[; ;pic18f65j50.h: 11123: unsigned DC1B1 :1;
[; ;pic18f65j50.h: 11124: unsigned P1M0 :1;
[; ;pic18f65j50.h: 11125: unsigned P1M1 :1;
[; ;pic18f65j50.h: 11126: };
[; ;pic18f65j50.h: 11127: struct {
[; ;pic18f65j50.h: 11128: unsigned :4;
[; ;pic18f65j50.h: 11129: unsigned CCP1Y :1;
[; ;pic18f65j50.h: 11130: unsigned CCP1X :1;
[; ;pic18f65j50.h: 11131: };
[; ;pic18f65j50.h: 11132: } ECCP1CONbits_t;
[; ;pic18f65j50.h: 11133: extern volatile ECCP1CONbits_t ECCP1CONbits __at(0xFBB);
[; ;pic18f65j50.h: 11201: typedef union {
[; ;pic18f65j50.h: 11202: struct {
[; ;pic18f65j50.h: 11203: unsigned CCP1M :4;
[; ;pic18f65j50.h: 11204: unsigned DC1B :2;
[; ;pic18f65j50.h: 11205: unsigned P1M :2;
[; ;pic18f65j50.h: 11206: };
[; ;pic18f65j50.h: 11207: struct {
[; ;pic18f65j50.h: 11208: unsigned CCP1M0 :1;
[; ;pic18f65j50.h: 11209: unsigned CCP1M1 :1;
[; ;pic18f65j50.h: 11210: unsigned CCP1M2 :1;
[; ;pic18f65j50.h: 11211: unsigned CCP1M3 :1;
[; ;pic18f65j50.h: 11212: unsigned DC1B0 :1;
[; ;pic18f65j50.h: 11213: unsigned DC1B1 :1;
[; ;pic18f65j50.h: 11214: unsigned P1M0 :1;
[; ;pic18f65j50.h: 11215: unsigned P1M1 :1;
[; ;pic18f65j50.h: 11216: };
[; ;pic18f65j50.h: 11217: struct {
[; ;pic18f65j50.h: 11218: unsigned :4;
[; ;pic18f65j50.h: 11219: unsigned CCP1Y :1;
[; ;pic18f65j50.h: 11220: unsigned CCP1X :1;
[; ;pic18f65j50.h: 11221: };
[; ;pic18f65j50.h: 11222: } CCP1CONbits_t;
[; ;pic18f65j50.h: 11223: extern volatile CCP1CONbits_t CCP1CONbits __at(0xFBB);
[; ;pic18f65j50.h: 11293: extern volatile unsigned short CCPR1 __at(0xFBC);
"11295
[; ;pic18f65j50.h: 11295: asm("CCPR1 equ 0FBCh");
[; <" CCPR1 equ 0FBCh ;# ">
[; ;pic18f65j50.h: 11300: extern volatile unsigned char CCPR1L __at(0xFBC);
"11302
[; ;pic18f65j50.h: 11302: asm("CCPR1L equ 0FBCh");
[; <" CCPR1L equ 0FBCh ;# ">
[; ;pic18f65j50.h: 11307: extern volatile unsigned char CCPR1H __at(0xFBD);
"11309
[; ;pic18f65j50.h: 11309: asm("CCPR1H equ 0FBDh");
[; <" CCPR1H equ 0FBDh ;# ">
[; ;pic18f65j50.h: 11314: extern volatile unsigned char ECCP1DEL __at(0xFBE);
"11316
[; ;pic18f65j50.h: 11316: asm("ECCP1DEL equ 0FBEh");
[; <" ECCP1DEL equ 0FBEh ;# ">
[; ;pic18f65j50.h: 11319: typedef union {
[; ;pic18f65j50.h: 11320: struct {
[; ;pic18f65j50.h: 11321: unsigned PDC :7;
[; ;pic18f65j50.h: 11322: unsigned PRSEN :1;
[; ;pic18f65j50.h: 11323: };
[; ;pic18f65j50.h: 11324: struct {
[; ;pic18f65j50.h: 11325: unsigned PDC0 :1;
[; ;pic18f65j50.h: 11326: unsigned PDC1 :1;
[; ;pic18f65j50.h: 11327: unsigned PDC2 :1;
[; ;pic18f65j50.h: 11328: unsigned PDC3 :1;
[; ;pic18f65j50.h: 11329: unsigned PDC4 :1;
[; ;pic18f65j50.h: 11330: unsigned PDC5 :1;
[; ;pic18f65j50.h: 11331: unsigned PDC6 :1;
[; ;pic18f65j50.h: 11332: };
[; ;pic18f65j50.h: 11333: struct {
[; ;pic18f65j50.h: 11334: unsigned P1DC0 :1;
[; ;pic18f65j50.h: 11335: unsigned P1DC1 :1;
[; ;pic18f65j50.h: 11336: unsigned P1DC2 :1;
[; ;pic18f65j50.h: 11337: unsigned P1DC3 :1;
[; ;pic18f65j50.h: 11338: unsigned P1DC4 :1;
[; ;pic18f65j50.h: 11339: unsigned P1DC5 :1;
[; ;pic18f65j50.h: 11340: unsigned P1DC6 :1;
[; ;pic18f65j50.h: 11341: unsigned P1RSEN :1;
[; ;pic18f65j50.h: 11342: };
[; ;pic18f65j50.h: 11343: } ECCP1DELbits_t;
[; ;pic18f65j50.h: 11344: extern volatile ECCP1DELbits_t ECCP1DELbits __at(0xFBE);
[; ;pic18f65j50.h: 11434: extern volatile unsigned char ECCP1AS __at(0xFBF);
"11436
[; ;pic18f65j50.h: 11436: asm("ECCP1AS equ 0FBFh");
[; <" ECCP1AS equ 0FBFh ;# ">
[; ;pic18f65j50.h: 11439: typedef union {
[; ;pic18f65j50.h: 11440: struct {
[; ;pic18f65j50.h: 11441: unsigned PSSBD :2;
[; ;pic18f65j50.h: 11442: unsigned PSSAC :2;
[; ;pic18f65j50.h: 11443: unsigned ECCPAS :3;
[; ;pic18f65j50.h: 11444: unsigned ECCPASE :1;
[; ;pic18f65j50.h: 11445: };
[; ;pic18f65j50.h: 11446: struct {
[; ;pic18f65j50.h: 11447: unsigned PSSBD0 :1;
[; ;pic18f65j50.h: 11448: unsigned PSSBD1 :1;
[; ;pic18f65j50.h: 11449: unsigned PSSAC0 :1;
[; ;pic18f65j50.h: 11450: unsigned PSSAC1 :1;
[; ;pic18f65j50.h: 11451: unsigned ECCPAS0 :1;
[; ;pic18f65j50.h: 11452: unsigned ECCPAS1 :1;
[; ;pic18f65j50.h: 11453: unsigned ECCPAS2 :1;
[; ;pic18f65j50.h: 11454: };
[; ;pic18f65j50.h: 11455: struct {
[; ;pic18f65j50.h: 11456: unsigned PSS1BD0 :1;
[; ;pic18f65j50.h: 11457: unsigned PSS1BD1 :1;
[; ;pic18f65j50.h: 11458: unsigned PSS1AC0 :1;
[; ;pic18f65j50.h: 11459: unsigned PSS1AC1 :1;
[; ;pic18f65j50.h: 11460: unsigned ECCP1AS0 :1;
[; ;pic18f65j50.h: 11461: unsigned ECCP1AS1 :1;
[; ;pic18f65j50.h: 11462: unsigned ECCP1AS2 :1;
[; ;pic18f65j50.h: 11463: unsigned ECCP1ASE :1;
[; ;pic18f65j50.h: 11464: };
[; ;pic18f65j50.h: 11465: } ECCP1ASbits_t;
[; ;pic18f65j50.h: 11466: extern volatile ECCP1ASbits_t ECCP1ASbits __at(0xFBF);
[; ;pic18f65j50.h: 11566: extern volatile unsigned char WDTCON __at(0xFC0);
"11568
[; ;pic18f65j50.h: 11568: asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
[; ;pic18f65j50.h: 11571: typedef union {
[; ;pic18f65j50.h: 11572: struct {
[; ;pic18f65j50.h: 11573: unsigned SWDTEN :1;
[; ;pic18f65j50.h: 11574: unsigned :3;
[; ;pic18f65j50.h: 11575: unsigned ADSHR :1;
[; ;pic18f65j50.h: 11576: unsigned :1;
[; ;pic18f65j50.h: 11577: unsigned LVDSTAT :1;
[; ;pic18f65j50.h: 11578: unsigned REGSLP :1;
[; ;pic18f65j50.h: 11579: };
[; ;pic18f65j50.h: 11580: struct {
[; ;pic18f65j50.h: 11581: unsigned SWDTE :1;
[; ;pic18f65j50.h: 11582: unsigned :3;
[; ;pic18f65j50.h: 11583: unsigned DEVCFG :1;
[; ;pic18f65j50.h: 11584: };
[; ;pic18f65j50.h: 11585: } WDTCONbits_t;
[; ;pic18f65j50.h: 11586: extern volatile WDTCONbits_t WDTCONbits __at(0xFC0);
[; ;pic18f65j50.h: 11621: extern volatile unsigned char ADCON1 __at(0xFC1);
"11623
[; ;pic18f65j50.h: 11623: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f65j50.h: 11626: typedef union {
[; ;pic18f65j50.h: 11627: struct {
[; ;pic18f65j50.h: 11628: unsigned ADCS :3;
[; ;pic18f65j50.h: 11629: unsigned ACQT :3;
[; ;pic18f65j50.h: 11630: unsigned ADCAL :1;
[; ;pic18f65j50.h: 11631: unsigned ADFM :1;
[; ;pic18f65j50.h: 11632: };
[; ;pic18f65j50.h: 11633: struct {
[; ;pic18f65j50.h: 11634: unsigned ADCS0 :1;
[; ;pic18f65j50.h: 11635: unsigned ADCS1 :1;
[; ;pic18f65j50.h: 11636: unsigned ADCS2 :1;
[; ;pic18f65j50.h: 11637: unsigned ACQT0 :1;
[; ;pic18f65j50.h: 11638: unsigned ACQT1 :1;
[; ;pic18f65j50.h: 11639: unsigned ACQT2 :1;
[; ;pic18f65j50.h: 11640: };
[; ;pic18f65j50.h: 11641: struct {
[; ;pic18f65j50.h: 11642: unsigned :3;
[; ;pic18f65j50.h: 11643: unsigned CHSN3 :1;
[; ;pic18f65j50.h: 11644: unsigned VCFG01 :1;
[; ;pic18f65j50.h: 11645: unsigned VCFG11 :1;
[; ;pic18f65j50.h: 11646: };
[; ;pic18f65j50.h: 11647: } ADCON1bits_t;
[; ;pic18f65j50.h: 11648: extern volatile ADCON1bits_t ADCON1bits __at(0xFC1);
[; ;pic18f65j50.h: 11718: extern volatile unsigned char ANCON0 __at(0xFC1);
"11720
[; ;pic18f65j50.h: 11720: asm("ANCON0 equ 0FC1h");
[; <" ANCON0 equ 0FC1h ;# ">
[; ;pic18f65j50.h: 11723: typedef union {
[; ;pic18f65j50.h: 11724: struct {
[; ;pic18f65j50.h: 11725: unsigned PCFGL :8;
[; ;pic18f65j50.h: 11726: };
[; ;pic18f65j50.h: 11727: struct {
[; ;pic18f65j50.h: 11728: unsigned PCFG0 :1;
[; ;pic18f65j50.h: 11729: unsigned PCFG1 :1;
[; ;pic18f65j50.h: 11730: unsigned PCFG2 :1;
[; ;pic18f65j50.h: 11731: unsigned PCFG3 :1;
[; ;pic18f65j50.h: 11732: unsigned PCFG4 :1;
[; ;pic18f65j50.h: 11733: unsigned :2;
[; ;pic18f65j50.h: 11734: unsigned PCFG7 :1;
[; ;pic18f65j50.h: 11735: };
[; ;pic18f65j50.h: 11736: struct {
[; ;pic18f65j50.h: 11737: unsigned :5;
[; ;pic18f65j50.h: 11738: unsigned PCFG5 :1;
[; ;pic18f65j50.h: 11739: unsigned PCFG6 :1;
[; ;pic18f65j50.h: 11740: };
[; ;pic18f65j50.h: 11741: } ANCON0bits_t;
[; ;pic18f65j50.h: 11742: extern volatile ANCON0bits_t ANCON0bits __at(0xFC1);
[; ;pic18f65j50.h: 11792: extern volatile unsigned char ADCON0 __at(0xFC2);
"11794
[; ;pic18f65j50.h: 11794: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f65j50.h: 11797: typedef union {
[; ;pic18f65j50.h: 11798: struct {
[; ;pic18f65j50.h: 11799: unsigned :1;
[; ;pic18f65j50.h: 11800: unsigned GO_NOT_DONE :1;
[; ;pic18f65j50.h: 11801: };
[; ;pic18f65j50.h: 11802: struct {
[; ;pic18f65j50.h: 11803: unsigned ADON :1;
[; ;pic18f65j50.h: 11804: unsigned GO_nDONE :1;
[; ;pic18f65j50.h: 11805: unsigned CHS :4;
[; ;pic18f65j50.h: 11806: unsigned VCFG :2;
[; ;pic18f65j50.h: 11807: };
[; ;pic18f65j50.h: 11808: struct {
[; ;pic18f65j50.h: 11809: unsigned :1;
[; ;pic18f65j50.h: 11810: unsigned DONE :1;
[; ;pic18f65j50.h: 11811: unsigned CHS0 :1;
[; ;pic18f65j50.h: 11812: unsigned CHS1 :1;
[; ;pic18f65j50.h: 11813: unsigned CHS2 :1;
[; ;pic18f65j50.h: 11814: unsigned CHS3 :1;
[; ;pic18f65j50.h: 11815: unsigned VCFG0 :1;
[; ;pic18f65j50.h: 11816: unsigned VCFG1 :1;
[; ;pic18f65j50.h: 11817: };
[; ;pic18f65j50.h: 11818: struct {
[; ;pic18f65j50.h: 11819: unsigned :1;
[; ;pic18f65j50.h: 11820: unsigned GO_DONE :1;
[; ;pic18f65j50.h: 11821: };
[; ;pic18f65j50.h: 11822: struct {
[; ;pic18f65j50.h: 11823: unsigned :1;
[; ;pic18f65j50.h: 11824: unsigned GO :1;
[; ;pic18f65j50.h: 11825: };
[; ;pic18f65j50.h: 11826: struct {
[; ;pic18f65j50.h: 11827: unsigned :1;
[; ;pic18f65j50.h: 11828: unsigned NOT_DONE :1;
[; ;pic18f65j50.h: 11829: };
[; ;pic18f65j50.h: 11830: struct {
[; ;pic18f65j50.h: 11831: unsigned :1;
[; ;pic18f65j50.h: 11832: unsigned GODONE :1;
[; ;pic18f65j50.h: 11833: unsigned :5;
[; ;pic18f65j50.h: 11834: unsigned ADCAL :1;
[; ;pic18f65j50.h: 11835: };
[; ;pic18f65j50.h: 11836: } ADCON0bits_t;
[; ;pic18f65j50.h: 11837: extern volatile ADCON0bits_t ADCON0bits __at(0xFC2);
[; ;pic18f65j50.h: 11927: extern volatile unsigned char ANCON1 __at(0xFC2);
"11929
[; ;pic18f65j50.h: 11929: asm("ANCON1 equ 0FC2h");
[; <" ANCON1 equ 0FC2h ;# ">
[; ;pic18f65j50.h: 11932: typedef union {
[; ;pic18f65j50.h: 11933: struct {
[; ;pic18f65j50.h: 11934: unsigned PCFGH :8;
[; ;pic18f65j50.h: 11935: };
[; ;pic18f65j50.h: 11936: struct {
[; ;pic18f65j50.h: 11937: unsigned :2;
[; ;pic18f65j50.h: 11938: unsigned PCFG10 :1;
[; ;pic18f65j50.h: 11939: unsigned PCFG11 :1;
[; ;pic18f65j50.h: 11940: unsigned PCFG12 :1;
[; ;pic18f65j50.h: 11941: unsigned PCFG13 :1;
[; ;pic18f65j50.h: 11942: unsigned PCFG14 :1;
[; ;pic18f65j50.h: 11943: unsigned PCFG15 :1;
[; ;pic18f65j50.h: 11944: };
[; ;pic18f65j50.h: 11945: struct {
[; ;pic18f65j50.h: 11946: unsigned PCFG8 :1;
[; ;pic18f65j50.h: 11947: unsigned PCFG9 :1;
[; ;pic18f65j50.h: 11948: };
[; ;pic18f65j50.h: 11949: } ANCON1bits_t;
[; ;pic18f65j50.h: 11950: extern volatile ANCON1bits_t ANCON1bits __at(0xFC2);
[; ;pic18f65j50.h: 12000: extern volatile unsigned short ADRES __at(0xFC3);
"12002
[; ;pic18f65j50.h: 12002: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f65j50.h: 12007: extern volatile unsigned char ADRESL __at(0xFC3);
"12009
[; ;pic18f65j50.h: 12009: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f65j50.h: 12014: extern volatile unsigned char ADRESH __at(0xFC4);
"12016
[; ;pic18f65j50.h: 12016: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f65j50.h: 12021: extern volatile unsigned char SSP1CON2 __at(0xFC5);
"12023
[; ;pic18f65j50.h: 12023: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f65j50.h: 12026: extern volatile unsigned char SSPCON2 __at(0xFC5);
"12028
[; ;pic18f65j50.h: 12028: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f65j50.h: 12031: typedef union {
[; ;pic18f65j50.h: 12032: struct {
[; ;pic18f65j50.h: 12033: unsigned SEN :1;
[; ;pic18f65j50.h: 12034: unsigned RSEN :1;
[; ;pic18f65j50.h: 12035: unsigned PEN :1;
[; ;pic18f65j50.h: 12036: unsigned RCEN :1;
[; ;pic18f65j50.h: 12037: unsigned ACKEN :1;
[; ;pic18f65j50.h: 12038: unsigned ACKDT :1;
[; ;pic18f65j50.h: 12039: unsigned ACKSTAT :1;
[; ;pic18f65j50.h: 12040: unsigned GCEN :1;
[; ;pic18f65j50.h: 12041: };
[; ;pic18f65j50.h: 12042: struct {
[; ;pic18f65j50.h: 12043: unsigned :1;
[; ;pic18f65j50.h: 12044: unsigned ADMSK1 :1;
[; ;pic18f65j50.h: 12045: unsigned ADMSK2 :1;
[; ;pic18f65j50.h: 12046: unsigned ADMSK3 :1;
[; ;pic18f65j50.h: 12047: unsigned ADMSK4 :1;
[; ;pic18f65j50.h: 12048: unsigned ADMSK5 :1;
[; ;pic18f65j50.h: 12049: };
[; ;pic18f65j50.h: 12050: struct {
[; ;pic18f65j50.h: 12051: unsigned SEN1 :1;
[; ;pic18f65j50.h: 12052: unsigned ADMSK11 :1;
[; ;pic18f65j50.h: 12053: unsigned ADMSK21 :1;
[; ;pic18f65j50.h: 12054: unsigned ADMSK31 :1;
[; ;pic18f65j50.h: 12055: unsigned ACKEN1 :1;
[; ;pic18f65j50.h: 12056: unsigned ACKDT1 :1;
[; ;pic18f65j50.h: 12057: unsigned ACKSTAT1 :1;
[; ;pic18f65j50.h: 12058: unsigned GCEN1 :1;
[; ;pic18f65j50.h: 12059: };
[; ;pic18f65j50.h: 12060: struct {
[; ;pic18f65j50.h: 12061: unsigned :1;
[; ;pic18f65j50.h: 12062: unsigned RSEN1 :1;
[; ;pic18f65j50.h: 12063: unsigned PEN1 :1;
[; ;pic18f65j50.h: 12064: unsigned RCEN1 :1;
[; ;pic18f65j50.h: 12065: unsigned ADMSK41 :1;
[; ;pic18f65j50.h: 12066: unsigned ADMSK51 :1;
[; ;pic18f65j50.h: 12067: };
[; ;pic18f65j50.h: 12068: } SSP1CON2bits_t;
[; ;pic18f65j50.h: 12069: extern volatile SSP1CON2bits_t SSP1CON2bits __at(0xFC5);
[; ;pic18f65j50.h: 12202: typedef union {
[; ;pic18f65j50.h: 12203: struct {
[; ;pic18f65j50.h: 12204: unsigned SEN :1;
[; ;pic18f65j50.h: 12205: unsigned RSEN :1;
[; ;pic18f65j50.h: 12206: unsigned PEN :1;
[; ;pic18f65j50.h: 12207: unsigned RCEN :1;
[; ;pic18f65j50.h: 12208: unsigned ACKEN :1;
[; ;pic18f65j50.h: 12209: unsigned ACKDT :1;
[; ;pic18f65j50.h: 12210: unsigned ACKSTAT :1;
[; ;pic18f65j50.h: 12211: unsigned GCEN :1;
[; ;pic18f65j50.h: 12212: };
[; ;pic18f65j50.h: 12213: struct {
[; ;pic18f65j50.h: 12214: unsigned :1;
[; ;pic18f65j50.h: 12215: unsigned ADMSK1 :1;
[; ;pic18f65j50.h: 12216: unsigned ADMSK2 :1;
[; ;pic18f65j50.h: 12217: unsigned ADMSK3 :1;
[; ;pic18f65j50.h: 12218: unsigned ADMSK4 :1;
[; ;pic18f65j50.h: 12219: unsigned ADMSK5 :1;
[; ;pic18f65j50.h: 12220: };
[; ;pic18f65j50.h: 12221: struct {
[; ;pic18f65j50.h: 12222: unsigned SEN1 :1;
[; ;pic18f65j50.h: 12223: unsigned ADMSK11 :1;
[; ;pic18f65j50.h: 12224: unsigned ADMSK21 :1;
[; ;pic18f65j50.h: 12225: unsigned ADMSK31 :1;
[; ;pic18f65j50.h: 12226: unsigned ACKEN1 :1;
[; ;pic18f65j50.h: 12227: unsigned ACKDT1 :1;
[; ;pic18f65j50.h: 12228: unsigned ACKSTAT1 :1;
[; ;pic18f65j50.h: 12229: unsigned GCEN1 :1;
[; ;pic18f65j50.h: 12230: };
[; ;pic18f65j50.h: 12231: struct {
[; ;pic18f65j50.h: 12232: unsigned :1;
[; ;pic18f65j50.h: 12233: unsigned RSEN1 :1;
[; ;pic18f65j50.h: 12234: unsigned PEN1 :1;
[; ;pic18f65j50.h: 12235: unsigned RCEN1 :1;
[; ;pic18f65j50.h: 12236: unsigned ADMSK41 :1;
[; ;pic18f65j50.h: 12237: unsigned ADMSK51 :1;
[; ;pic18f65j50.h: 12238: };
[; ;pic18f65j50.h: 12239: } SSPCON2bits_t;
[; ;pic18f65j50.h: 12240: extern volatile SSPCON2bits_t SSPCON2bits __at(0xFC5);
[; ;pic18f65j50.h: 12375: extern volatile unsigned char SSP1CON1 __at(0xFC6);
"12377
[; ;pic18f65j50.h: 12377: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f65j50.h: 12380: extern volatile unsigned char SSPCON1 __at(0xFC6);
"12382
[; ;pic18f65j50.h: 12382: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f65j50.h: 12385: typedef union {
[; ;pic18f65j50.h: 12386: struct {
[; ;pic18f65j50.h: 12387: unsigned SSPM :4;
[; ;pic18f65j50.h: 12388: unsigned CKP :1;
[; ;pic18f65j50.h: 12389: unsigned SSPEN :1;
[; ;pic18f65j50.h: 12390: unsigned SSPOV :1;
[; ;pic18f65j50.h: 12391: unsigned WCOL :1;
[; ;pic18f65j50.h: 12392: };
[; ;pic18f65j50.h: 12393: struct {
[; ;pic18f65j50.h: 12394: unsigned SSPM0 :1;
[; ;pic18f65j50.h: 12395: unsigned SSPM1 :1;
[; ;pic18f65j50.h: 12396: unsigned SSPM2 :1;
[; ;pic18f65j50.h: 12397: unsigned SSPM3 :1;
[; ;pic18f65j50.h: 12398: };
[; ;pic18f65j50.h: 12399: struct {
[; ;pic18f65j50.h: 12400: unsigned SSPM01 :1;
[; ;pic18f65j50.h: 12401: unsigned SSPM11 :1;
[; ;pic18f65j50.h: 12402: unsigned SSPM21 :1;
[; ;pic18f65j50.h: 12403: unsigned SSPM31 :1;
[; ;pic18f65j50.h: 12404: unsigned CKP1 :1;
[; ;pic18f65j50.h: 12405: unsigned SSPEN1 :1;
[; ;pic18f65j50.h: 12406: unsigned SSPOV1 :1;
[; ;pic18f65j50.h: 12407: unsigned WCOL1 :1;
[; ;pic18f65j50.h: 12408: };
[; ;pic18f65j50.h: 12409: } SSP1CON1bits_t;
[; ;pic18f65j50.h: 12410: extern volatile SSP1CON1bits_t SSP1CON1bits __at(0xFC6);
[; ;pic18f65j50.h: 12498: typedef union {
[; ;pic18f65j50.h: 12499: struct {
[; ;pic18f65j50.h: 12500: unsigned SSPM :4;
[; ;pic18f65j50.h: 12501: unsigned CKP :1;
[; ;pic18f65j50.h: 12502: unsigned SSPEN :1;
[; ;pic18f65j50.h: 12503: unsigned SSPOV :1;
[; ;pic18f65j50.h: 12504: unsigned WCOL :1;
[; ;pic18f65j50.h: 12505: };
[; ;pic18f65j50.h: 12506: struct {
[; ;pic18f65j50.h: 12507: unsigned SSPM0 :1;
[; ;pic18f65j50.h: 12508: unsigned SSPM1 :1;
[; ;pic18f65j50.h: 12509: unsigned SSPM2 :1;
[; ;pic18f65j50.h: 12510: unsigned SSPM3 :1;
[; ;pic18f65j50.h: 12511: };
[; ;pic18f65j50.h: 12512: struct {
[; ;pic18f65j50.h: 12513: unsigned SSPM01 :1;
[; ;pic18f65j50.h: 12514: unsigned SSPM11 :1;
[; ;pic18f65j50.h: 12515: unsigned SSPM21 :1;
[; ;pic18f65j50.h: 12516: unsigned SSPM31 :1;
[; ;pic18f65j50.h: 12517: unsigned CKP1 :1;
[; ;pic18f65j50.h: 12518: unsigned SSPEN1 :1;
[; ;pic18f65j50.h: 12519: unsigned SSPOV1 :1;
[; ;pic18f65j50.h: 12520: unsigned WCOL1 :1;
[; ;pic18f65j50.h: 12521: };
[; ;pic18f65j50.h: 12522: } SSPCON1bits_t;
[; ;pic18f65j50.h: 12523: extern volatile SSPCON1bits_t SSPCON1bits __at(0xFC6);
[; ;pic18f65j50.h: 12613: extern volatile unsigned char SSP1STAT __at(0xFC7);
"12615
[; ;pic18f65j50.h: 12615: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f65j50.h: 12618: extern volatile unsigned char SSPSTAT __at(0xFC7);
"12620
[; ;pic18f65j50.h: 12620: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f65j50.h: 12623: typedef union {
[; ;pic18f65j50.h: 12624: struct {
[; ;pic18f65j50.h: 12625: unsigned :2;
[; ;pic18f65j50.h: 12626: unsigned R_NOT_W :1;
[; ;pic18f65j50.h: 12627: };
[; ;pic18f65j50.h: 12628: struct {
[; ;pic18f65j50.h: 12629: unsigned :5;
[; ;pic18f65j50.h: 12630: unsigned D_NOT_A :1;
[; ;pic18f65j50.h: 12631: };
[; ;pic18f65j50.h: 12632: struct {
[; ;pic18f65j50.h: 12633: unsigned BF :1;
[; ;pic18f65j50.h: 12634: unsigned UA :1;
[; ;pic18f65j50.h: 12635: unsigned R_nW :1;
[; ;pic18f65j50.h: 12636: unsigned S :1;
[; ;pic18f65j50.h: 12637: unsigned P :1;
[; ;pic18f65j50.h: 12638: unsigned D_nA :1;
[; ;pic18f65j50.h: 12639: unsigned CKE :1;
[; ;pic18f65j50.h: 12640: unsigned SMP :1;
[; ;pic18f65j50.h: 12641: };
[; ;pic18f65j50.h: 12642: struct {
[; ;pic18f65j50.h: 12643: unsigned :2;
[; ;pic18f65j50.h: 12644: unsigned R_W :1;
[; ;pic18f65j50.h: 12645: unsigned :2;
[; ;pic18f65j50.h: 12646: unsigned D_A :1;
[; ;pic18f65j50.h: 12647: };
[; ;pic18f65j50.h: 12648: struct {
[; ;pic18f65j50.h: 12649: unsigned :2;
[; ;pic18f65j50.h: 12650: unsigned I2C_READ :1;
[; ;pic18f65j50.h: 12651: unsigned I2C_START :1;
[; ;pic18f65j50.h: 12652: unsigned I2C_STOP :1;
[; ;pic18f65j50.h: 12653: unsigned I2C_DAT :1;
[; ;pic18f65j50.h: 12654: };
[; ;pic18f65j50.h: 12655: struct {
[; ;pic18f65j50.h: 12656: unsigned :2;
[; ;pic18f65j50.h: 12657: unsigned nW :1;
[; ;pic18f65j50.h: 12658: unsigned :2;
[; ;pic18f65j50.h: 12659: unsigned nA :1;
[; ;pic18f65j50.h: 12660: };
[; ;pic18f65j50.h: 12661: struct {
[; ;pic18f65j50.h: 12662: unsigned :2;
[; ;pic18f65j50.h: 12663: unsigned NOT_WRITE :1;
[; ;pic18f65j50.h: 12664: };
[; ;pic18f65j50.h: 12665: struct {
[; ;pic18f65j50.h: 12666: unsigned :5;
[; ;pic18f65j50.h: 12667: unsigned NOT_ADDRESS :1;
[; ;pic18f65j50.h: 12668: };
[; ;pic18f65j50.h: 12669: struct {
[; ;pic18f65j50.h: 12670: unsigned :2;
[; ;pic18f65j50.h: 12671: unsigned nWRITE :1;
[; ;pic18f65j50.h: 12672: unsigned :2;
[; ;pic18f65j50.h: 12673: unsigned nADDRESS :1;
[; ;pic18f65j50.h: 12674: };
[; ;pic18f65j50.h: 12675: struct {
[; ;pic18f65j50.h: 12676: unsigned :2;
[; ;pic18f65j50.h: 12677: unsigned READ_WRITE :1;
[; ;pic18f65j50.h: 12678: unsigned :2;
[; ;pic18f65j50.h: 12679: unsigned DATA_ADDRESS :1;
[; ;pic18f65j50.h: 12680: };
[; ;pic18f65j50.h: 12681: struct {
[; ;pic18f65j50.h: 12682: unsigned :2;
[; ;pic18f65j50.h: 12683: unsigned R :1;
[; ;pic18f65j50.h: 12684: unsigned :2;
[; ;pic18f65j50.h: 12685: unsigned D :1;
[; ;pic18f65j50.h: 12686: };
[; ;pic18f65j50.h: 12687: struct {
[; ;pic18f65j50.h: 12688: unsigned BF1 :1;
[; ;pic18f65j50.h: 12689: unsigned UA1 :1;
[; ;pic18f65j50.h: 12690: unsigned RW :1;
[; ;pic18f65j50.h: 12691: unsigned START :1;
[; ;pic18f65j50.h: 12692: unsigned STOP :1;
[; ;pic18f65j50.h: 12693: unsigned DA :1;
[; ;pic18f65j50.h: 12694: unsigned CKE1 :1;
[; ;pic18f65j50.h: 12695: unsigned SMP1 :1;
[; ;pic18f65j50.h: 12696: };
[; ;pic18f65j50.h: 12697: struct {
[; ;pic18f65j50.h: 12698: unsigned :2;
[; ;pic18f65j50.h: 12699: unsigned RW1 :1;
[; ;pic18f65j50.h: 12700: unsigned START1 :1;
[; ;pic18f65j50.h: 12701: unsigned STOP1 :1;
[; ;pic18f65j50.h: 12702: unsigned DA1 :1;
[; ;pic18f65j50.h: 12703: };
[; ;pic18f65j50.h: 12704: struct {
[; ;pic18f65j50.h: 12705: unsigned :2;
[; ;pic18f65j50.h: 12706: unsigned NOT_W :1;
[; ;pic18f65j50.h: 12707: };
[; ;pic18f65j50.h: 12708: struct {
[; ;pic18f65j50.h: 12709: unsigned :5;
[; ;pic18f65j50.h: 12710: unsigned NOT_A :1;
[; ;pic18f65j50.h: 12711: };
[; ;pic18f65j50.h: 12712: } SSP1STATbits_t;
[; ;pic18f65j50.h: 12713: extern volatile SSP1STATbits_t SSP1STATbits __at(0xFC7);
[; ;pic18f65j50.h: 12916: typedef union {
[; ;pic18f65j50.h: 12917: struct {
[; ;pic18f65j50.h: 12918: unsigned :2;
[; ;pic18f65j50.h: 12919: unsigned R_NOT_W :1;
[; ;pic18f65j50.h: 12920: };
[; ;pic18f65j50.h: 12921: struct {
[; ;pic18f65j50.h: 12922: unsigned :5;
[; ;pic18f65j50.h: 12923: unsigned D_NOT_A :1;
[; ;pic18f65j50.h: 12924: };
[; ;pic18f65j50.h: 12925: struct {
[; ;pic18f65j50.h: 12926: unsigned BF :1;
[; ;pic18f65j50.h: 12927: unsigned UA :1;
[; ;pic18f65j50.h: 12928: unsigned R_nW :1;
[; ;pic18f65j50.h: 12929: unsigned S :1;
[; ;pic18f65j50.h: 12930: unsigned P :1;
[; ;pic18f65j50.h: 12931: unsigned D_nA :1;
[; ;pic18f65j50.h: 12932: unsigned CKE :1;
[; ;pic18f65j50.h: 12933: unsigned SMP :1;
[; ;pic18f65j50.h: 12934: };
[; ;pic18f65j50.h: 12935: struct {
[; ;pic18f65j50.h: 12936: unsigned :2;
[; ;pic18f65j50.h: 12937: unsigned R_W :1;
[; ;pic18f65j50.h: 12938: unsigned :2;
[; ;pic18f65j50.h: 12939: unsigned D_A :1;
[; ;pic18f65j50.h: 12940: };
[; ;pic18f65j50.h: 12941: struct {
[; ;pic18f65j50.h: 12942: unsigned :2;
[; ;pic18f65j50.h: 12943: unsigned I2C_READ :1;
[; ;pic18f65j50.h: 12944: unsigned I2C_START :1;
[; ;pic18f65j50.h: 12945: unsigned I2C_STOP :1;
[; ;pic18f65j50.h: 12946: unsigned I2C_DAT :1;
[; ;pic18f65j50.h: 12947: };
[; ;pic18f65j50.h: 12948: struct {
[; ;pic18f65j50.h: 12949: unsigned :2;
[; ;pic18f65j50.h: 12950: unsigned nW :1;
[; ;pic18f65j50.h: 12951: unsigned :2;
[; ;pic18f65j50.h: 12952: unsigned nA :1;
[; ;pic18f65j50.h: 12953: };
[; ;pic18f65j50.h: 12954: struct {
[; ;pic18f65j50.h: 12955: unsigned :2;
[; ;pic18f65j50.h: 12956: unsigned NOT_WRITE :1;
[; ;pic18f65j50.h: 12957: };
[; ;pic18f65j50.h: 12958: struct {
[; ;pic18f65j50.h: 12959: unsigned :5;
[; ;pic18f65j50.h: 12960: unsigned NOT_ADDRESS :1;
[; ;pic18f65j50.h: 12961: };
[; ;pic18f65j50.h: 12962: struct {
[; ;pic18f65j50.h: 12963: unsigned :2;
[; ;pic18f65j50.h: 12964: unsigned nWRITE :1;
[; ;pic18f65j50.h: 12965: unsigned :2;
[; ;pic18f65j50.h: 12966: unsigned nADDRESS :1;
[; ;pic18f65j50.h: 12967: };
[; ;pic18f65j50.h: 12968: struct {
[; ;pic18f65j50.h: 12969: unsigned :2;
[; ;pic18f65j50.h: 12970: unsigned READ_WRITE :1;
[; ;pic18f65j50.h: 12971: unsigned :2;
[; ;pic18f65j50.h: 12972: unsigned DATA_ADDRESS :1;
[; ;pic18f65j50.h: 12973: };
[; ;pic18f65j50.h: 12974: struct {
[; ;pic18f65j50.h: 12975: unsigned :2;
[; ;pic18f65j50.h: 12976: unsigned R :1;
[; ;pic18f65j50.h: 12977: unsigned :2;
[; ;pic18f65j50.h: 12978: unsigned D :1;
[; ;pic18f65j50.h: 12979: };
[; ;pic18f65j50.h: 12980: struct {
[; ;pic18f65j50.h: 12981: unsigned BF1 :1;
[; ;pic18f65j50.h: 12982: unsigned UA1 :1;
[; ;pic18f65j50.h: 12983: unsigned RW :1;
[; ;pic18f65j50.h: 12984: unsigned START :1;
[; ;pic18f65j50.h: 12985: unsigned STOP :1;
[; ;pic18f65j50.h: 12986: unsigned DA :1;
[; ;pic18f65j50.h: 12987: unsigned CKE1 :1;
[; ;pic18f65j50.h: 12988: unsigned SMP1 :1;
[; ;pic18f65j50.h: 12989: };
[; ;pic18f65j50.h: 12990: struct {
[; ;pic18f65j50.h: 12991: unsigned :2;
[; ;pic18f65j50.h: 12992: unsigned RW1 :1;
[; ;pic18f65j50.h: 12993: unsigned START1 :1;
[; ;pic18f65j50.h: 12994: unsigned STOP1 :1;
[; ;pic18f65j50.h: 12995: unsigned DA1 :1;
[; ;pic18f65j50.h: 12996: };
[; ;pic18f65j50.h: 12997: struct {
[; ;pic18f65j50.h: 12998: unsigned :2;
[; ;pic18f65j50.h: 12999: unsigned NOT_W :1;
[; ;pic18f65j50.h: 13000: };
[; ;pic18f65j50.h: 13001: struct {
[; ;pic18f65j50.h: 13002: unsigned :5;
[; ;pic18f65j50.h: 13003: unsigned NOT_A :1;
[; ;pic18f65j50.h: 13004: };
[; ;pic18f65j50.h: 13005: } SSPSTATbits_t;
[; ;pic18f65j50.h: 13006: extern volatile SSPSTATbits_t SSPSTATbits __at(0xFC7);
[; ;pic18f65j50.h: 13211: extern volatile unsigned char SSP1ADD __at(0xFC8);
"13213
[; ;pic18f65j50.h: 13213: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f65j50.h: 13216: extern volatile unsigned char SSPADD __at(0xFC8);
"13218
[; ;pic18f65j50.h: 13218: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f65j50.h: 13221: typedef union {
[; ;pic18f65j50.h: 13222: struct {
[; ;pic18f65j50.h: 13223: unsigned MSK0 :1;
[; ;pic18f65j50.h: 13224: unsigned MSK1 :1;
[; ;pic18f65j50.h: 13225: unsigned MSK2 :1;
[; ;pic18f65j50.h: 13226: unsigned MSK3 :1;
[; ;pic18f65j50.h: 13227: unsigned MSK4 :1;
[; ;pic18f65j50.h: 13228: unsigned MSK5 :1;
[; ;pic18f65j50.h: 13229: unsigned MSK6 :1;
[; ;pic18f65j50.h: 13230: unsigned MSK7 :1;
[; ;pic18f65j50.h: 13231: };
[; ;pic18f65j50.h: 13232: struct {
[; ;pic18f65j50.h: 13233: unsigned MSK01 :1;
[; ;pic18f65j50.h: 13234: unsigned MSK11 :1;
[; ;pic18f65j50.h: 13235: unsigned MSK21 :1;
[; ;pic18f65j50.h: 13236: unsigned MSK31 :1;
[; ;pic18f65j50.h: 13237: unsigned MSK41 :1;
[; ;pic18f65j50.h: 13238: unsigned MSK51 :1;
[; ;pic18f65j50.h: 13239: unsigned MSK61 :1;
[; ;pic18f65j50.h: 13240: unsigned MSK71 :1;
[; ;pic18f65j50.h: 13241: };
[; ;pic18f65j50.h: 13242: } SSP1ADDbits_t;
[; ;pic18f65j50.h: 13243: extern volatile SSP1ADDbits_t SSP1ADDbits __at(0xFC8);
[; ;pic18f65j50.h: 13326: typedef union {
[; ;pic18f65j50.h: 13327: struct {
[; ;pic18f65j50.h: 13328: unsigned MSK0 :1;
[; ;pic18f65j50.h: 13329: unsigned MSK1 :1;
[; ;pic18f65j50.h: 13330: unsigned MSK2 :1;
[; ;pic18f65j50.h: 13331: unsigned MSK3 :1;
[; ;pic18f65j50.h: 13332: unsigned MSK4 :1;
[; ;pic18f65j50.h: 13333: unsigned MSK5 :1;
[; ;pic18f65j50.h: 13334: unsigned MSK6 :1;
[; ;pic18f65j50.h: 13335: unsigned MSK7 :1;
[; ;pic18f65j50.h: 13336: };
[; ;pic18f65j50.h: 13337: struct {
[; ;pic18f65j50.h: 13338: unsigned MSK01 :1;
[; ;pic18f65j50.h: 13339: unsigned MSK11 :1;
[; ;pic18f65j50.h: 13340: unsigned MSK21 :1;
[; ;pic18f65j50.h: 13341: unsigned MSK31 :1;
[; ;pic18f65j50.h: 13342: unsigned MSK41 :1;
[; ;pic18f65j50.h: 13343: unsigned MSK51 :1;
[; ;pic18f65j50.h: 13344: unsigned MSK61 :1;
[; ;pic18f65j50.h: 13345: unsigned MSK71 :1;
[; ;pic18f65j50.h: 13346: };
[; ;pic18f65j50.h: 13347: } SSPADDbits_t;
[; ;pic18f65j50.h: 13348: extern volatile SSPADDbits_t SSPADDbits __at(0xFC8);
[; ;pic18f65j50.h: 13433: extern volatile unsigned char SSP1MSK __at(0xFC8);
"13435
[; ;pic18f65j50.h: 13435: asm("SSP1MSK equ 0FC8h");
[; <" SSP1MSK equ 0FC8h ;# ">
[; ;pic18f65j50.h: 13438: typedef union {
[; ;pic18f65j50.h: 13439: struct {
[; ;pic18f65j50.h: 13440: unsigned MSK0 :1;
[; ;pic18f65j50.h: 13441: unsigned MSK1 :1;
[; ;pic18f65j50.h: 13442: unsigned MSK2 :1;
[; ;pic18f65j50.h: 13443: unsigned MSK3 :1;
[; ;pic18f65j50.h: 13444: unsigned MSK4 :1;
[; ;pic18f65j50.h: 13445: unsigned MSK5 :1;
[; ;pic18f65j50.h: 13446: unsigned MSK6 :1;
[; ;pic18f65j50.h: 13447: unsigned MSK7 :1;
[; ;pic18f65j50.h: 13448: };
[; ;pic18f65j50.h: 13449: } SSP1MSKbits_t;
[; ;pic18f65j50.h: 13450: extern volatile SSP1MSKbits_t SSP1MSKbits __at(0xFC8);
[; ;pic18f65j50.h: 13495: extern volatile unsigned char SSP1BUF __at(0xFC9);
"13497
[; ;pic18f65j50.h: 13497: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f65j50.h: 13500: extern volatile unsigned char SSPBUF __at(0xFC9);
"13502
[; ;pic18f65j50.h: 13502: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f65j50.h: 13507: extern volatile unsigned char T2CON __at(0xFCA);
"13509
[; ;pic18f65j50.h: 13509: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f65j50.h: 13512: typedef union {
[; ;pic18f65j50.h: 13513: struct {
[; ;pic18f65j50.h: 13514: unsigned T2CKPS :2;
[; ;pic18f65j50.h: 13515: unsigned TMR2ON :1;
[; ;pic18f65j50.h: 13516: unsigned TOUTPS :4;
[; ;pic18f65j50.h: 13517: };
[; ;pic18f65j50.h: 13518: struct {
[; ;pic18f65j50.h: 13519: unsigned T2CKPS0 :1;
[; ;pic18f65j50.h: 13520: unsigned T2CKPS1 :1;
[; ;pic18f65j50.h: 13521: unsigned :1;
[; ;pic18f65j50.h: 13522: unsigned T2OUTPS0 :1;
[; ;pic18f65j50.h: 13523: unsigned T2OUTPS1 :1;
[; ;pic18f65j50.h: 13524: unsigned T2OUTPS2 :1;
[; ;pic18f65j50.h: 13525: unsigned T2OUTPS3 :1;
[; ;pic18f65j50.h: 13526: };
[; ;pic18f65j50.h: 13527: } T2CONbits_t;
[; ;pic18f65j50.h: 13528: extern volatile T2CONbits_t T2CONbits __at(0xFCA);
[; ;pic18f65j50.h: 13578: extern volatile unsigned char PR2 __at(0xFCB);
"13580
[; ;pic18f65j50.h: 13580: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f65j50.h: 13583: extern volatile unsigned char MEMCON __at(0xFCB);
"13585
[; ;pic18f65j50.h: 13585: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f65j50.h: 13588: typedef union {
[; ;pic18f65j50.h: 13589: struct {
[; ;pic18f65j50.h: 13590: unsigned :7;
[; ;pic18f65j50.h: 13591: unsigned EBDIS :1;
[; ;pic18f65j50.h: 13592: };
[; ;pic18f65j50.h: 13593: struct {
[; ;pic18f65j50.h: 13594: unsigned :4;
[; ;pic18f65j50.h: 13595: unsigned WAIT0 :1;
[; ;pic18f65j50.h: 13596: };
[; ;pic18f65j50.h: 13597: struct {
[; ;pic18f65j50.h: 13598: unsigned :5;
[; ;pic18f65j50.h: 13599: unsigned WAIT1 :1;
[; ;pic18f65j50.h: 13600: };
[; ;pic18f65j50.h: 13601: struct {
[; ;pic18f65j50.h: 13602: unsigned WM0 :1;
[; ;pic18f65j50.h: 13603: };
[; ;pic18f65j50.h: 13604: struct {
[; ;pic18f65j50.h: 13605: unsigned :1;
[; ;pic18f65j50.h: 13606: unsigned WM1 :1;
[; ;pic18f65j50.h: 13607: };
[; ;pic18f65j50.h: 13608: } PR2bits_t;
[; ;pic18f65j50.h: 13609: extern volatile PR2bits_t PR2bits __at(0xFCB);
[; ;pic18f65j50.h: 13637: typedef union {
[; ;pic18f65j50.h: 13638: struct {
[; ;pic18f65j50.h: 13639: unsigned :7;
[; ;pic18f65j50.h: 13640: unsigned EBDIS :1;
[; ;pic18f65j50.h: 13641: };
[; ;pic18f65j50.h: 13642: struct {
[; ;pic18f65j50.h: 13643: unsigned :4;
[; ;pic18f65j50.h: 13644: unsigned WAIT0 :1;
[; ;pic18f65j50.h: 13645: };
[; ;pic18f65j50.h: 13646: struct {
[; ;pic18f65j50.h: 13647: unsigned :5;
[; ;pic18f65j50.h: 13648: unsigned WAIT1 :1;
[; ;pic18f65j50.h: 13649: };
[; ;pic18f65j50.h: 13650: struct {
[; ;pic18f65j50.h: 13651: unsigned WM0 :1;
[; ;pic18f65j50.h: 13652: };
[; ;pic18f65j50.h: 13653: struct {
[; ;pic18f65j50.h: 13654: unsigned :1;
[; ;pic18f65j50.h: 13655: unsigned WM1 :1;
[; ;pic18f65j50.h: 13656: };
[; ;pic18f65j50.h: 13657: } MEMCONbits_t;
[; ;pic18f65j50.h: 13658: extern volatile MEMCONbits_t MEMCONbits __at(0xFCB);
[; ;pic18f65j50.h: 13688: extern volatile unsigned char TMR2 __at(0xFCC);
"13690
[; ;pic18f65j50.h: 13690: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f65j50.h: 13695: extern volatile unsigned char PADCFG1 __at(0xFCC);
"13697
[; ;pic18f65j50.h: 13697: asm("PADCFG1 equ 0FCCh");
[; <" PADCFG1 equ 0FCCh ;# ">
[; ;pic18f65j50.h: 13700: typedef union {
[; ;pic18f65j50.h: 13701: struct {
[; ;pic18f65j50.h: 13702: unsigned PMPTL :1;
[; ;pic18f65j50.h: 13703: };
[; ;pic18f65j50.h: 13704: struct {
[; ;pic18f65j50.h: 13705: unsigned PMPTTL :1;
[; ;pic18f65j50.h: 13706: };
[; ;pic18f65j50.h: 13707: } PADCFG1bits_t;
[; ;pic18f65j50.h: 13708: extern volatile PADCFG1bits_t PADCFG1bits __at(0xFCC);
[; ;pic18f65j50.h: 13723: extern volatile unsigned char T1CON __at(0xFCD);
"13725
[; ;pic18f65j50.h: 13725: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f65j50.h: 13728: typedef union {
[; ;pic18f65j50.h: 13729: struct {
[; ;pic18f65j50.h: 13730: unsigned :2;
[; ;pic18f65j50.h: 13731: unsigned NOT_T1SYNC :1;
[; ;pic18f65j50.h: 13732: };
[; ;pic18f65j50.h: 13733: struct {
[; ;pic18f65j50.h: 13734: unsigned TMR1ON :1;
[; ;pic18f65j50.h: 13735: unsigned TMR1CS :1;
[; ;pic18f65j50.h: 13736: unsigned nT1SYNC :1;
[; ;pic18f65j50.h: 13737: unsigned T1OSCEN :1;
[; ;pic18f65j50.h: 13738: unsigned T1CKPS :2;
[; ;pic18f65j50.h: 13739: unsigned T1RUN :1;
[; ;pic18f65j50.h: 13740: unsigned RD16 :1;
[; ;pic18f65j50.h: 13741: };
[; ;pic18f65j50.h: 13742: struct {
[; ;pic18f65j50.h: 13743: unsigned :2;
[; ;pic18f65j50.h: 13744: unsigned T1SYNC :1;
[; ;pic18f65j50.h: 13745: unsigned :1;
[; ;pic18f65j50.h: 13746: unsigned T1CKPS0 :1;
[; ;pic18f65j50.h: 13747: unsigned T1CKPS1 :1;
[; ;pic18f65j50.h: 13748: };
[; ;pic18f65j50.h: 13749: struct {
[; ;pic18f65j50.h: 13750: unsigned :2;
[; ;pic18f65j50.h: 13751: unsigned T1INSYNC :1;
[; ;pic18f65j50.h: 13752: };
[; ;pic18f65j50.h: 13753: struct {
[; ;pic18f65j50.h: 13754: unsigned :3;
[; ;pic18f65j50.h: 13755: unsigned SOSCEN :1;
[; ;pic18f65j50.h: 13756: unsigned :3;
[; ;pic18f65j50.h: 13757: unsigned T1RD16 :1;
[; ;pic18f65j50.h: 13758: };
[; ;pic18f65j50.h: 13759: } T1CONbits_t;
[; ;pic18f65j50.h: 13760: extern volatile T1CONbits_t T1CONbits __at(0xFCD);
[; ;pic18f65j50.h: 13835: extern volatile unsigned char ODCON3 __at(0xFCD);
"13837
[; ;pic18f65j50.h: 13837: asm("ODCON3 equ 0FCDh");
[; <" ODCON3 equ 0FCDh ;# ">
[; ;pic18f65j50.h: 13840: typedef union {
[; ;pic18f65j50.h: 13841: struct {
[; ;pic18f65j50.h: 13842: unsigned SPI1OD :1;
[; ;pic18f65j50.h: 13843: unsigned SPI2OD :1;
[; ;pic18f65j50.h: 13844: };
[; ;pic18f65j50.h: 13845: } ODCON3bits_t;
[; ;pic18f65j50.h: 13846: extern volatile ODCON3bits_t ODCON3bits __at(0xFCD);
[; ;pic18f65j50.h: 13861: extern volatile unsigned short TMR1 __at(0xFCE);
"13863
[; ;pic18f65j50.h: 13863: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f65j50.h: 13868: extern volatile unsigned char TMR1L __at(0xFCE);
"13870
[; ;pic18f65j50.h: 13870: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f65j50.h: 13875: extern volatile unsigned char ODCON2 __at(0xFCE);
"13877
[; ;pic18f65j50.h: 13877: asm("ODCON2 equ 0FCEh");
[; <" ODCON2 equ 0FCEh ;# ">
[; ;pic18f65j50.h: 13880: typedef union {
[; ;pic18f65j50.h: 13881: struct {
[; ;pic18f65j50.h: 13882: unsigned USART1OD :1;
[; ;pic18f65j50.h: 13883: unsigned USART2OD :1;
[; ;pic18f65j50.h: 13884: };
[; ;pic18f65j50.h: 13885: struct {
[; ;pic18f65j50.h: 13886: unsigned U1OD :1;
[; ;pic18f65j50.h: 13887: unsigned U2OD :1;
[; ;pic18f65j50.h: 13888: };
[; ;pic18f65j50.h: 13889: } ODCON2bits_t;
[; ;pic18f65j50.h: 13890: extern volatile ODCON2bits_t ODCON2bits __at(0xFCE);
[; ;pic18f65j50.h: 13915: extern volatile unsigned char TMR1H __at(0xFCF);
"13917
[; ;pic18f65j50.h: 13917: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f65j50.h: 13922: extern volatile unsigned char ODCON1 __at(0xFCF);
"13924
[; ;pic18f65j50.h: 13924: asm("ODCON1 equ 0FCFh");
[; <" ODCON1 equ 0FCFh ;# ">
[; ;pic18f65j50.h: 13927: typedef union {
[; ;pic18f65j50.h: 13928: struct {
[; ;pic18f65j50.h: 13929: unsigned ECCP1OD :1;
[; ;pic18f65j50.h: 13930: unsigned ECCP2OD :1;
[; ;pic18f65j50.h: 13931: unsigned ECCP3OD :1;
[; ;pic18f65j50.h: 13932: unsigned CCP4OD :1;
[; ;pic18f65j50.h: 13933: unsigned CCP5OD :1;
[; ;pic18f65j50.h: 13934: };
[; ;pic18f65j50.h: 13935: } ODCON1bits_t;
[; ;pic18f65j50.h: 13936: extern volatile ODCON1bits_t ODCON1bits __at(0xFCF);
[; ;pic18f65j50.h: 13966: extern volatile unsigned char RCON __at(0xFD0);
"13968
[; ;pic18f65j50.h: 13968: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f65j50.h: 13971: typedef union {
[; ;pic18f65j50.h: 13972: struct {
[; ;pic18f65j50.h: 13973: unsigned NOT_BOR :1;
[; ;pic18f65j50.h: 13974: };
[; ;pic18f65j50.h: 13975: struct {
[; ;pic18f65j50.h: 13976: unsigned :1;
[; ;pic18f65j50.h: 13977: unsigned NOT_POR :1;
[; ;pic18f65j50.h: 13978: };
[; ;pic18f65j50.h: 13979: struct {
[; ;pic18f65j50.h: 13980: unsigned :2;
[; ;pic18f65j50.h: 13981: unsigned NOT_PD :1;
[; ;pic18f65j50.h: 13982: };
[; ;pic18f65j50.h: 13983: struct {
[; ;pic18f65j50.h: 13984: unsigned :3;
[; ;pic18f65j50.h: 13985: unsigned NOT_TO :1;
[; ;pic18f65j50.h: 13986: };
[; ;pic18f65j50.h: 13987: struct {
[; ;pic18f65j50.h: 13988: unsigned :4;
[; ;pic18f65j50.h: 13989: unsigned NOT_RI :1;
[; ;pic18f65j50.h: 13990: };
[; ;pic18f65j50.h: 13991: struct {
[; ;pic18f65j50.h: 13992: unsigned :5;
[; ;pic18f65j50.h: 13993: unsigned NOT_CM :1;
[; ;pic18f65j50.h: 13994: };
[; ;pic18f65j50.h: 13995: struct {
[; ;pic18f65j50.h: 13996: unsigned nBOR :1;
[; ;pic18f65j50.h: 13997: unsigned nPOR :1;
[; ;pic18f65j50.h: 13998: unsigned nPD :1;
[; ;pic18f65j50.h: 13999: unsigned nTO :1;
[; ;pic18f65j50.h: 14000: unsigned nRI :1;
[; ;pic18f65j50.h: 14001: unsigned nCM :1;
[; ;pic18f65j50.h: 14002: unsigned :1;
[; ;pic18f65j50.h: 14003: unsigned IPEN :1;
[; ;pic18f65j50.h: 14004: };
[; ;pic18f65j50.h: 14005: struct {
[; ;pic18f65j50.h: 14006: unsigned BOR :1;
[; ;pic18f65j50.h: 14007: unsigned POR :1;
[; ;pic18f65j50.h: 14008: unsigned PD :1;
[; ;pic18f65j50.h: 14009: unsigned TO :1;
[; ;pic18f65j50.h: 14010: unsigned RI :1;
[; ;pic18f65j50.h: 14011: unsigned CM :1;
[; ;pic18f65j50.h: 14012: };
[; ;pic18f65j50.h: 14013: } RCONbits_t;
[; ;pic18f65j50.h: 14014: extern volatile RCONbits_t RCONbits __at(0xFD0);
[; ;pic18f65j50.h: 14114: extern volatile unsigned char CM2CON1 __at(0xFD1);
"14116
[; ;pic18f65j50.h: 14116: asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
[; ;pic18f65j50.h: 14119: extern volatile unsigned char CM2CON __at(0xFD1);
"14121
[; ;pic18f65j50.h: 14121: asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
[; ;pic18f65j50.h: 14124: typedef union {
[; ;pic18f65j50.h: 14125: struct {
[; ;pic18f65j50.h: 14126: unsigned CCH :2;
[; ;pic18f65j50.h: 14127: unsigned CREF :1;
[; ;pic18f65j50.h: 14128: unsigned EVPOL :2;
[; ;pic18f65j50.h: 14129: unsigned CPOL :1;
[; ;pic18f65j50.h: 14130: unsigned COE :1;
[; ;pic18f65j50.h: 14131: unsigned CON :1;
[; ;pic18f65j50.h: 14132: };
[; ;pic18f65j50.h: 14133: struct {
[; ;pic18f65j50.h: 14134: unsigned C1CH0 :1;
[; ;pic18f65j50.h: 14135: unsigned C1CH1 :1;
[; ;pic18f65j50.h: 14136: unsigned :1;
[; ;pic18f65j50.h: 14137: unsigned EVPOL0 :1;
[; ;pic18f65j50.h: 14138: unsigned EVPOL1 :1;
[; ;pic18f65j50.h: 14139: };
[; ;pic18f65j50.h: 14140: struct {
[; ;pic18f65j50.h: 14141: unsigned CCH0 :1;
[; ;pic18f65j50.h: 14142: unsigned CCH1 :1;
[; ;pic18f65j50.h: 14143: };
[; ;pic18f65j50.h: 14144: struct {
[; ;pic18f65j50.h: 14145: unsigned C1CH02 :1;
[; ;pic18f65j50.h: 14146: unsigned C1CH12 :1;
[; ;pic18f65j50.h: 14147: unsigned CREF2 :1;
[; ;pic18f65j50.h: 14148: unsigned EVPOL02 :1;
[; ;pic18f65j50.h: 14149: unsigned EVPOL12 :1;
[; ;pic18f65j50.h: 14150: unsigned CPOL2 :1;
[; ;pic18f65j50.h: 14151: unsigned COE2 :1;
[; ;pic18f65j50.h: 14152: unsigned CON2 :1;
[; ;pic18f65j50.h: 14153: };
[; ;pic18f65j50.h: 14154: struct {
[; ;pic18f65j50.h: 14155: unsigned CCH02 :1;
[; ;pic18f65j50.h: 14156: };
[; ;pic18f65j50.h: 14157: struct {
[; ;pic18f65j50.h: 14158: unsigned :1;
[; ;pic18f65j50.h: 14159: unsigned CCH12 :1;
[; ;pic18f65j50.h: 14160: };
[; ;pic18f65j50.h: 14161: } CM2CON1bits_t;
[; ;pic18f65j50.h: 14162: extern volatile CM2CON1bits_t CM2CON1bits __at(0xFD1);
[; ;pic18f65j50.h: 14275: typedef union {
[; ;pic18f65j50.h: 14276: struct {
[; ;pic18f65j50.h: 14277: unsigned CCH :2;
[; ;pic18f65j50.h: 14278: unsigned CREF :1;
[; ;pic18f65j50.h: 14279: unsigned EVPOL :2;
[; ;pic18f65j50.h: 14280: unsigned CPOL :1;
[; ;pic18f65j50.h: 14281: unsigned COE :1;
[; ;pic18f65j50.h: 14282: unsigned CON :1;
[; ;pic18f65j50.h: 14283: };
[; ;pic18f65j50.h: 14284: struct {
[; ;pic18f65j50.h: 14285: unsigned C1CH0 :1;
[; ;pic18f65j50.h: 14286: unsigned C1CH1 :1;
[; ;pic18f65j50.h: 14287: unsigned :1;
[; ;pic18f65j50.h: 14288: unsigned EVPOL0 :1;
[; ;pic18f65j50.h: 14289: unsigned EVPOL1 :1;
[; ;pic18f65j50.h: 14290: };
[; ;pic18f65j50.h: 14291: struct {
[; ;pic18f65j50.h: 14292: unsigned CCH0 :1;
[; ;pic18f65j50.h: 14293: unsigned CCH1 :1;
[; ;pic18f65j50.h: 14294: };
[; ;pic18f65j50.h: 14295: struct {
[; ;pic18f65j50.h: 14296: unsigned C1CH02 :1;
[; ;pic18f65j50.h: 14297: unsigned C1CH12 :1;
[; ;pic18f65j50.h: 14298: unsigned CREF2 :1;
[; ;pic18f65j50.h: 14299: unsigned EVPOL02 :1;
[; ;pic18f65j50.h: 14300: unsigned EVPOL12 :1;
[; ;pic18f65j50.h: 14301: unsigned CPOL2 :1;
[; ;pic18f65j50.h: 14302: unsigned COE2 :1;
[; ;pic18f65j50.h: 14303: unsigned CON2 :1;
[; ;pic18f65j50.h: 14304: };
[; ;pic18f65j50.h: 14305: struct {
[; ;pic18f65j50.h: 14306: unsigned CCH02 :1;
[; ;pic18f65j50.h: 14307: };
[; ;pic18f65j50.h: 14308: struct {
[; ;pic18f65j50.h: 14309: unsigned :1;
[; ;pic18f65j50.h: 14310: unsigned CCH12 :1;
[; ;pic18f65j50.h: 14311: };
[; ;pic18f65j50.h: 14312: } CM2CONbits_t;
[; ;pic18f65j50.h: 14313: extern volatile CM2CONbits_t CM2CONbits __at(0xFD1);
[; ;pic18f65j50.h: 14428: extern volatile unsigned char CM1CON1 __at(0xFD2);
"14430
[; ;pic18f65j50.h: 14430: asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
[; ;pic18f65j50.h: 14433: extern volatile unsigned char CM1CON __at(0xFD2);
"14435
[; ;pic18f65j50.h: 14435: asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
[; ;pic18f65j50.h: 14438: typedef union {
[; ;pic18f65j50.h: 14439: struct {
[; ;pic18f65j50.h: 14440: unsigned CCH :2;
[; ;pic18f65j50.h: 14441: unsigned CREF :1;
[; ;pic18f65j50.h: 14442: unsigned EVPOL :2;
[; ;pic18f65j50.h: 14443: unsigned CPOL :1;
[; ;pic18f65j50.h: 14444: unsigned COE :1;
[; ;pic18f65j50.h: 14445: unsigned CON :1;
[; ;pic18f65j50.h: 14446: };
[; ;pic18f65j50.h: 14447: struct {
[; ;pic18f65j50.h: 14448: unsigned C1CH0 :1;
[; ;pic18f65j50.h: 14449: unsigned C1CH1 :1;
[; ;pic18f65j50.h: 14450: unsigned :1;
[; ;pic18f65j50.h: 14451: unsigned EVPOL0 :1;
[; ;pic18f65j50.h: 14452: unsigned EVPOL1 :1;
[; ;pic18f65j50.h: 14453: };
[; ;pic18f65j50.h: 14454: struct {
[; ;pic18f65j50.h: 14455: unsigned CCH0 :1;
[; ;pic18f65j50.h: 14456: unsigned CCH1 :1;
[; ;pic18f65j50.h: 14457: };
[; ;pic18f65j50.h: 14458: struct {
[; ;pic18f65j50.h: 14459: unsigned CCH01 :1;
[; ;pic18f65j50.h: 14460: };
[; ;pic18f65j50.h: 14461: struct {
[; ;pic18f65j50.h: 14462: unsigned :1;
[; ;pic18f65j50.h: 14463: unsigned CCH11 :1;
[; ;pic18f65j50.h: 14464: };
[; ;pic18f65j50.h: 14465: struct {
[; ;pic18f65j50.h: 14466: unsigned :6;
[; ;pic18f65j50.h: 14467: unsigned COE1 :1;
[; ;pic18f65j50.h: 14468: };
[; ;pic18f65j50.h: 14469: struct {
[; ;pic18f65j50.h: 14470: unsigned :7;
[; ;pic18f65j50.h: 14471: unsigned CON1 :1;
[; ;pic18f65j50.h: 14472: };
[; ;pic18f65j50.h: 14473: struct {
[; ;pic18f65j50.h: 14474: unsigned :5;
[; ;pic18f65j50.h: 14475: unsigned CPOL1 :1;
[; ;pic18f65j50.h: 14476: };
[; ;pic18f65j50.h: 14477: struct {
[; ;pic18f65j50.h: 14478: unsigned :2;
[; ;pic18f65j50.h: 14479: unsigned CREF1 :1;
[; ;pic18f65j50.h: 14480: };
[; ;pic18f65j50.h: 14481: struct {
[; ;pic18f65j50.h: 14482: unsigned :3;
[; ;pic18f65j50.h: 14483: unsigned EVPOL01 :1;
[; ;pic18f65j50.h: 14484: };
[; ;pic18f65j50.h: 14485: struct {
[; ;pic18f65j50.h: 14486: unsigned :4;
[; ;pic18f65j50.h: 14487: unsigned EVPOL11 :1;
[; ;pic18f65j50.h: 14488: };
[; ;pic18f65j50.h: 14489: } CM1CON1bits_t;
[; ;pic18f65j50.h: 14490: extern volatile CM1CON1bits_t CM1CON1bits __at(0xFD2);
[; ;pic18f65j50.h: 14593: typedef union {
[; ;pic18f65j50.h: 14594: struct {
[; ;pic18f65j50.h: 14595: unsigned CCH :2;
[; ;pic18f65j50.h: 14596: unsigned CREF :1;
[; ;pic18f65j50.h: 14597: unsigned EVPOL :2;
[; ;pic18f65j50.h: 14598: unsigned CPOL :1;
[; ;pic18f65j50.h: 14599: unsigned COE :1;
[; ;pic18f65j50.h: 14600: unsigned CON :1;
[; ;pic18f65j50.h: 14601: };
[; ;pic18f65j50.h: 14602: struct {
[; ;pic18f65j50.h: 14603: unsigned C1CH0 :1;
[; ;pic18f65j50.h: 14604: unsigned C1CH1 :1;
[; ;pic18f65j50.h: 14605: unsigned :1;
[; ;pic18f65j50.h: 14606: unsigned EVPOL0 :1;
[; ;pic18f65j50.h: 14607: unsigned EVPOL1 :1;
[; ;pic18f65j50.h: 14608: };
[; ;pic18f65j50.h: 14609: struct {
[; ;pic18f65j50.h: 14610: unsigned CCH0 :1;
[; ;pic18f65j50.h: 14611: unsigned CCH1 :1;
[; ;pic18f65j50.h: 14612: };
[; ;pic18f65j50.h: 14613: struct {
[; ;pic18f65j50.h: 14614: unsigned CCH01 :1;
[; ;pic18f65j50.h: 14615: };
[; ;pic18f65j50.h: 14616: struct {
[; ;pic18f65j50.h: 14617: unsigned :1;
[; ;pic18f65j50.h: 14618: unsigned CCH11 :1;
[; ;pic18f65j50.h: 14619: };
[; ;pic18f65j50.h: 14620: struct {
[; ;pic18f65j50.h: 14621: unsigned :6;
[; ;pic18f65j50.h: 14622: unsigned COE1 :1;
[; ;pic18f65j50.h: 14623: };
[; ;pic18f65j50.h: 14624: struct {
[; ;pic18f65j50.h: 14625: unsigned :7;
[; ;pic18f65j50.h: 14626: unsigned CON1 :1;
[; ;pic18f65j50.h: 14627: };
[; ;pic18f65j50.h: 14628: struct {
[; ;pic18f65j50.h: 14629: unsigned :5;
[; ;pic18f65j50.h: 14630: unsigned CPOL1 :1;
[; ;pic18f65j50.h: 14631: };
[; ;pic18f65j50.h: 14632: struct {
[; ;pic18f65j50.h: 14633: unsigned :2;
[; ;pic18f65j50.h: 14634: unsigned CREF1 :1;
[; ;pic18f65j50.h: 14635: };
[; ;pic18f65j50.h: 14636: struct {
[; ;pic18f65j50.h: 14637: unsigned :3;
[; ;pic18f65j50.h: 14638: unsigned EVPOL01 :1;
[; ;pic18f65j50.h: 14639: };
[; ;pic18f65j50.h: 14640: struct {
[; ;pic18f65j50.h: 14641: unsigned :4;
[; ;pic18f65j50.h: 14642: unsigned EVPOL11 :1;
[; ;pic18f65j50.h: 14643: };
[; ;pic18f65j50.h: 14644: } CM1CONbits_t;
[; ;pic18f65j50.h: 14645: extern volatile CM1CONbits_t CM1CONbits __at(0xFD2);
[; ;pic18f65j50.h: 14750: extern volatile unsigned char OSCCON __at(0xFD3);
"14752
[; ;pic18f65j50.h: 14752: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f65j50.h: 14755: typedef union {
[; ;pic18f65j50.h: 14756: struct {
[; ;pic18f65j50.h: 14757: unsigned SCS :2;
[; ;pic18f65j50.h: 14758: unsigned :1;
[; ;pic18f65j50.h: 14759: unsigned OSTS :1;
[; ;pic18f65j50.h: 14760: unsigned IRCF :3;
[; ;pic18f65j50.h: 14761: unsigned IDLEN :1;
[; ;pic18f65j50.h: 14762: };
[; ;pic18f65j50.h: 14763: struct {
[; ;pic18f65j50.h: 14764: unsigned SCS0 :1;
[; ;pic18f65j50.h: 14765: unsigned SCS1 :1;
[; ;pic18f65j50.h: 14766: unsigned :2;
[; ;pic18f65j50.h: 14767: unsigned IRCF0 :1;
[; ;pic18f65j50.h: 14768: unsigned IRCF1 :1;
[; ;pic18f65j50.h: 14769: unsigned IRCF2 :1;
[; ;pic18f65j50.h: 14770: };
[; ;pic18f65j50.h: 14771: } OSCCONbits_t;
[; ;pic18f65j50.h: 14772: extern volatile OSCCONbits_t OSCCONbits __at(0xFD3);
[; ;pic18f65j50.h: 14822: extern volatile unsigned char REFOCON __at(0xFD3);
"14824
[; ;pic18f65j50.h: 14824: asm("REFOCON equ 0FD3h");
[; <" REFOCON equ 0FD3h ;# ">
[; ;pic18f65j50.h: 14827: typedef union {
[; ;pic18f65j50.h: 14828: struct {
[; ;pic18f65j50.h: 14829: unsigned RODIV :4;
[; ;pic18f65j50.h: 14830: unsigned ROSEL :1;
[; ;pic18f65j50.h: 14831: unsigned ROSSLP :1;
[; ;pic18f65j50.h: 14832: unsigned :1;
[; ;pic18f65j50.h: 14833: unsigned ROON :1;
[; ;pic18f65j50.h: 14834: };
[; ;pic18f65j50.h: 14835: struct {
[; ;pic18f65j50.h: 14836: unsigned RODIV0 :1;
[; ;pic18f65j50.h: 14837: unsigned RODIV1 :1;
[; ;pic18f65j50.h: 14838: unsigned RODIV2 :1;
[; ;pic18f65j50.h: 14839: unsigned RODIV3 :1;
[; ;pic18f65j50.h: 14840: };
[; ;pic18f65j50.h: 14841: } REFOCONbits_t;
[; ;pic18f65j50.h: 14842: extern volatile REFOCONbits_t REFOCONbits __at(0xFD3);
[; ;pic18f65j50.h: 14887: extern volatile unsigned char T0CON __at(0xFD5);
"14889
[; ;pic18f65j50.h: 14889: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f65j50.h: 14892: typedef union {
[; ;pic18f65j50.h: 14893: struct {
[; ;pic18f65j50.h: 14894: unsigned T0PS :3;
[; ;pic18f65j50.h: 14895: unsigned PSA :1;
[; ;pic18f65j50.h: 14896: unsigned T0SE :1;
[; ;pic18f65j50.h: 14897: unsigned T0CS :1;
[; ;pic18f65j50.h: 14898: unsigned T08BIT :1;
[; ;pic18f65j50.h: 14899: unsigned TMR0ON :1;
[; ;pic18f65j50.h: 14900: };
[; ;pic18f65j50.h: 14901: struct {
[; ;pic18f65j50.h: 14902: unsigned T0PS0 :1;
[; ;pic18f65j50.h: 14903: unsigned T0PS1 :1;
[; ;pic18f65j50.h: 14904: unsigned T0PS2 :1;
[; ;pic18f65j50.h: 14905: unsigned T0PS3 :1;
[; ;pic18f65j50.h: 14906: };
[; ;pic18f65j50.h: 14907: } T0CONbits_t;
[; ;pic18f65j50.h: 14908: extern volatile T0CONbits_t T0CONbits __at(0xFD5);
[; ;pic18f65j50.h: 14963: extern volatile unsigned short TMR0 __at(0xFD6);
"14965
[; ;pic18f65j50.h: 14965: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f65j50.h: 14970: extern volatile unsigned char TMR0L __at(0xFD6);
"14972
[; ;pic18f65j50.h: 14972: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f65j50.h: 14977: extern volatile unsigned char TMR0H __at(0xFD7);
"14979
[; ;pic18f65j50.h: 14979: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f65j50.h: 14984: extern volatile unsigned char STATUS __at(0xFD8);
"14986
[; ;pic18f65j50.h: 14986: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f65j50.h: 14989: typedef union {
[; ;pic18f65j50.h: 14990: struct {
[; ;pic18f65j50.h: 14991: unsigned C :1;
[; ;pic18f65j50.h: 14992: unsigned DC :1;
[; ;pic18f65j50.h: 14993: unsigned Z :1;
[; ;pic18f65j50.h: 14994: unsigned OV :1;
[; ;pic18f65j50.h: 14995: unsigned N :1;
[; ;pic18f65j50.h: 14996: };
[; ;pic18f65j50.h: 14997: struct {
[; ;pic18f65j50.h: 14998: unsigned CARRY :1;
[; ;pic18f65j50.h: 14999: unsigned :1;
[; ;pic18f65j50.h: 15000: unsigned ZERO :1;
[; ;pic18f65j50.h: 15001: unsigned OVERFLOW :1;
[; ;pic18f65j50.h: 15002: unsigned NEGATIVE :1;
[; ;pic18f65j50.h: 15003: };
[; ;pic18f65j50.h: 15004: } STATUSbits_t;
[; ;pic18f65j50.h: 15005: extern volatile STATUSbits_t STATUSbits __at(0xFD8);
[; ;pic18f65j50.h: 15055: extern volatile unsigned short FSR2 __at(0xFD9);
"15057
[; ;pic18f65j50.h: 15057: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f65j50.h: 15062: extern volatile unsigned char FSR2L __at(0xFD9);
"15064
[; ;pic18f65j50.h: 15064: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f65j50.h: 15069: extern volatile unsigned char FSR2H __at(0xFDA);
"15071
[; ;pic18f65j50.h: 15071: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f65j50.h: 15076: extern volatile unsigned char PLUSW2 __at(0xFDB);
"15078
[; ;pic18f65j50.h: 15078: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f65j50.h: 15083: extern volatile unsigned char PREINC2 __at(0xFDC);
"15085
[; ;pic18f65j50.h: 15085: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f65j50.h: 15090: extern volatile unsigned char POSTDEC2 __at(0xFDD);
"15092
[; ;pic18f65j50.h: 15092: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f65j50.h: 15097: extern volatile unsigned char POSTINC2 __at(0xFDE);
"15099
[; ;pic18f65j50.h: 15099: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f65j50.h: 15104: extern volatile unsigned char INDF2 __at(0xFDF);
"15106
[; ;pic18f65j50.h: 15106: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f65j50.h: 15111: extern volatile unsigned char BSR __at(0xFE0);
"15113
[; ;pic18f65j50.h: 15113: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f65j50.h: 15118: extern volatile unsigned short FSR1 __at(0xFE1);
"15120
[; ;pic18f65j50.h: 15120: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f65j50.h: 15125: extern volatile unsigned char FSR1L __at(0xFE1);
"15127
[; ;pic18f65j50.h: 15127: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f65j50.h: 15132: extern volatile unsigned char FSR1H __at(0xFE2);
"15134
[; ;pic18f65j50.h: 15134: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f65j50.h: 15139: extern volatile unsigned char PLUSW1 __at(0xFE3);
"15141
[; ;pic18f65j50.h: 15141: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f65j50.h: 15146: extern volatile unsigned char PREINC1 __at(0xFE4);
"15148
[; ;pic18f65j50.h: 15148: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f65j50.h: 15153: extern volatile unsigned char POSTDEC1 __at(0xFE5);
"15155
[; ;pic18f65j50.h: 15155: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f65j50.h: 15160: extern volatile unsigned char POSTINC1 __at(0xFE6);
"15162
[; ;pic18f65j50.h: 15162: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f65j50.h: 15167: extern volatile unsigned char INDF1 __at(0xFE7);
"15169
[; ;pic18f65j50.h: 15169: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f65j50.h: 15174: extern volatile unsigned char WREG __at(0xFE8);
"15176
[; ;pic18f65j50.h: 15176: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f65j50.h: 15181: extern volatile unsigned short FSR0 __at(0xFE9);
"15183
[; ;pic18f65j50.h: 15183: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f65j50.h: 15188: extern volatile unsigned char FSR0L __at(0xFE9);
"15190
[; ;pic18f65j50.h: 15190: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f65j50.h: 15195: extern volatile unsigned char FSR0H __at(0xFEA);
"15197
[; ;pic18f65j50.h: 15197: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f65j50.h: 15202: extern volatile unsigned char PLUSW0 __at(0xFEB);
"15204
[; ;pic18f65j50.h: 15204: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f65j50.h: 15209: extern volatile unsigned char PREINC0 __at(0xFEC);
"15211
[; ;pic18f65j50.h: 15211: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f65j50.h: 15216: extern volatile unsigned char POSTDEC0 __at(0xFED);
"15218
[; ;pic18f65j50.h: 15218: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f65j50.h: 15223: extern volatile unsigned char POSTINC0 __at(0xFEE);
"15225
[; ;pic18f65j50.h: 15225: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f65j50.h: 15230: extern volatile unsigned char INDF0 __at(0xFEF);
"15232
[; ;pic18f65j50.h: 15232: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f65j50.h: 15237: extern volatile unsigned char INTCON3 __at(0xFF0);
"15239
[; ;pic18f65j50.h: 15239: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f65j50.h: 15242: typedef union {
[; ;pic18f65j50.h: 15243: struct {
[; ;pic18f65j50.h: 15244: unsigned INT1IF :1;
[; ;pic18f65j50.h: 15245: unsigned INT2IF :1;
[; ;pic18f65j50.h: 15246: unsigned INT3IF :1;
[; ;pic18f65j50.h: 15247: unsigned INT1IE :1;
[; ;pic18f65j50.h: 15248: unsigned INT2IE :1;
[; ;pic18f65j50.h: 15249: unsigned INT3IE :1;
[; ;pic18f65j50.h: 15250: unsigned INT1IP :1;
[; ;pic18f65j50.h: 15251: unsigned INT2IP :1;
[; ;pic18f65j50.h: 15252: };
[; ;pic18f65j50.h: 15253: struct {
[; ;pic18f65j50.h: 15254: unsigned INT1F :1;
[; ;pic18f65j50.h: 15255: unsigned INT2F :1;
[; ;pic18f65j50.h: 15256: unsigned INT3F :1;
[; ;pic18f65j50.h: 15257: unsigned INT1E :1;
[; ;pic18f65j50.h: 15258: unsigned INT2E :1;
[; ;pic18f65j50.h: 15259: unsigned INT3E :1;
[; ;pic18f65j50.h: 15260: unsigned INT1P :1;
[; ;pic18f65j50.h: 15261: unsigned INT2P :1;
[; ;pic18f65j50.h: 15262: };
[; ;pic18f65j50.h: 15263: } INTCON3bits_t;
[; ;pic18f65j50.h: 15264: extern volatile INTCON3bits_t INTCON3bits __at(0xFF0);
[; ;pic18f65j50.h: 15349: extern volatile unsigned char INTCON2 __at(0xFF1);
"15351
[; ;pic18f65j50.h: 15351: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f65j50.h: 15354: typedef union {
[; ;pic18f65j50.h: 15355: struct {
[; ;pic18f65j50.h: 15356: unsigned :7;
[; ;pic18f65j50.h: 15357: unsigned NOT_RBPU :1;
[; ;pic18f65j50.h: 15358: };
[; ;pic18f65j50.h: 15359: struct {
[; ;pic18f65j50.h: 15360: unsigned RBIP :1;
[; ;pic18f65j50.h: 15361: unsigned INT3IP :1;
[; ;pic18f65j50.h: 15362: unsigned TMR0IP :1;
[; ;pic18f65j50.h: 15363: unsigned INTEDG3 :1;
[; ;pic18f65j50.h: 15364: unsigned INTEDG2 :1;
[; ;pic18f65j50.h: 15365: unsigned INTEDG1 :1;
[; ;pic18f65j50.h: 15366: unsigned INTEDG0 :1;
[; ;pic18f65j50.h: 15367: unsigned nRBPU :1;
[; ;pic18f65j50.h: 15368: };
[; ;pic18f65j50.h: 15369: struct {
[; ;pic18f65j50.h: 15370: unsigned :1;
[; ;pic18f65j50.h: 15371: unsigned INT3P :1;
[; ;pic18f65j50.h: 15372: unsigned T0IP :1;
[; ;pic18f65j50.h: 15373: unsigned :4;
[; ;pic18f65j50.h: 15374: unsigned RBPU :1;
[; ;pic18f65j50.h: 15375: };
[; ;pic18f65j50.h: 15376: } INTCON2bits_t;
[; ;pic18f65j50.h: 15377: extern volatile INTCON2bits_t INTCON2bits __at(0xFF1);
[; ;pic18f65j50.h: 15442: extern volatile unsigned char INTCON __at(0xFF2);
"15444
[; ;pic18f65j50.h: 15444: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f65j50.h: 15447: typedef union {
[; ;pic18f65j50.h: 15448: struct {
[; ;pic18f65j50.h: 15449: unsigned RBIF :1;
[; ;pic18f65j50.h: 15450: unsigned INT0IF :1;
[; ;pic18f65j50.h: 15451: unsigned TMR0IF :1;
[; ;pic18f65j50.h: 15452: unsigned RBIE :1;
[; ;pic18f65j50.h: 15453: unsigned INT0IE :1;
[; ;pic18f65j50.h: 15454: unsigned TMR0IE :1;
[; ;pic18f65j50.h: 15455: unsigned PEIE_GIEL :1;
[; ;pic18f65j50.h: 15456: unsigned GIE_GIEH :1;
[; ;pic18f65j50.h: 15457: };
[; ;pic18f65j50.h: 15458: struct {
[; ;pic18f65j50.h: 15459: unsigned :1;
[; ;pic18f65j50.h: 15460: unsigned INT0F :1;
[; ;pic18f65j50.h: 15461: unsigned T0IF :1;
[; ;pic18f65j50.h: 15462: unsigned :1;
[; ;pic18f65j50.h: 15463: unsigned INT0E :1;
[; ;pic18f65j50.h: 15464: unsigned T0IE :1;
[; ;pic18f65j50.h: 15465: unsigned PEIE :1;
[; ;pic18f65j50.h: 15466: unsigned GIE :1;
[; ;pic18f65j50.h: 15467: };
[; ;pic18f65j50.h: 15468: struct {
[; ;pic18f65j50.h: 15469: unsigned :6;
[; ;pic18f65j50.h: 15470: unsigned GIEL :1;
[; ;pic18f65j50.h: 15471: unsigned GIEH :1;
[; ;pic18f65j50.h: 15472: };
[; ;pic18f65j50.h: 15473: } INTCONbits_t;
[; ;pic18f65j50.h: 15474: extern volatile INTCONbits_t INTCONbits __at(0xFF2);
[; ;pic18f65j50.h: 15559: extern volatile unsigned short PROD __at(0xFF3);
"15561
[; ;pic18f65j50.h: 15561: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f65j50.h: 15566: extern volatile unsigned char PRODL __at(0xFF3);
"15568
[; ;pic18f65j50.h: 15568: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f65j50.h: 15573: extern volatile unsigned char PRODH __at(0xFF4);
"15575
[; ;pic18f65j50.h: 15575: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f65j50.h: 15580: extern volatile unsigned char TABLAT __at(0xFF5);
"15582
[; ;pic18f65j50.h: 15582: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f65j50.h: 15588: extern volatile __uint24 TBLPTR __at(0xFF6);
"15591
[; ;pic18f65j50.h: 15591: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f65j50.h: 15596: extern volatile unsigned char TBLPTRL __at(0xFF6);
"15598
[; ;pic18f65j50.h: 15598: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f65j50.h: 15603: extern volatile unsigned char TBLPTRH __at(0xFF7);
"15605
[; ;pic18f65j50.h: 15605: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f65j50.h: 15610: extern volatile unsigned char TBLPTRU __at(0xFF8);
"15612
[; ;pic18f65j50.h: 15612: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f65j50.h: 15618: extern volatile __uint24 PCLAT __at(0xFF9);
"15621
[; ;pic18f65j50.h: 15621: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f65j50.h: 15625: extern volatile __uint24 PC __at(0xFF9);
"15628
[; ;pic18f65j50.h: 15628: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f65j50.h: 15633: extern volatile unsigned char PCL __at(0xFF9);
"15635
[; ;pic18f65j50.h: 15635: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f65j50.h: 15640: extern volatile unsigned char PCLATH __at(0xFFA);
"15642
[; ;pic18f65j50.h: 15642: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f65j50.h: 15647: extern volatile unsigned char PCLATU __at(0xFFB);
"15649
[; ;pic18f65j50.h: 15649: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f65j50.h: 15654: extern volatile unsigned char STKPTR __at(0xFFC);
"15656
[; ;pic18f65j50.h: 15656: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f65j50.h: 15659: typedef union {
[; ;pic18f65j50.h: 15660: struct {
[; ;pic18f65j50.h: 15661: unsigned STKPTR :5;
[; ;pic18f65j50.h: 15662: unsigned :1;
[; ;pic18f65j50.h: 15663: unsigned STKUNF :1;
[; ;pic18f65j50.h: 15664: unsigned STKFUL :1;
[; ;pic18f65j50.h: 15665: };
[; ;pic18f65j50.h: 15666: struct {
[; ;pic18f65j50.h: 15667: unsigned STKPTR0 :1;
[; ;pic18f65j50.h: 15668: unsigned STKPTR1 :1;
[; ;pic18f65j50.h: 15669: unsigned STKPTR2 :1;
[; ;pic18f65j50.h: 15670: unsigned STKPTR3 :1;
[; ;pic18f65j50.h: 15671: unsigned STKPTR4 :1;
[; ;pic18f65j50.h: 15672: unsigned :2;
[; ;pic18f65j50.h: 15673: unsigned STKOVF :1;
[; ;pic18f65j50.h: 15674: };
[; ;pic18f65j50.h: 15675: struct {
[; ;pic18f65j50.h: 15676: unsigned SP0 :1;
[; ;pic18f65j50.h: 15677: unsigned SP1 :1;
[; ;pic18f65j50.h: 15678: unsigned SP2 :1;
[; ;pic18f65j50.h: 15679: unsigned SP3 :1;
[; ;pic18f65j50.h: 15680: unsigned SP4 :1;
[; ;pic18f65j50.h: 15681: };
[; ;pic18f65j50.h: 15682: } STKPTRbits_t;
[; ;pic18f65j50.h: 15683: extern volatile STKPTRbits_t STKPTRbits __at(0xFFC);
[; ;pic18f65j50.h: 15759: extern volatile __uint24 TOS __at(0xFFD);
"15762
[; ;pic18f65j50.h: 15762: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f65j50.h: 15767: extern volatile unsigned char TOSL __at(0xFFD);
"15769
[; ;pic18f65j50.h: 15769: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f65j50.h: 15774: extern volatile unsigned char TOSH __at(0xFFE);
"15776
[; ;pic18f65j50.h: 15776: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f65j50.h: 15781: extern volatile unsigned char TOSU __at(0xFFF);
"15783
[; ;pic18f65j50.h: 15783: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f65j50.h: 15798: extern volatile __bit __attribute__((__deprecated__)) ABDEN __at(0x7BF0);
[; ;pic18f65j50.h: 15801: extern volatile __bit ABDEN1 __at(0x7BF0);
[; ;pic18f65j50.h: 15804: extern volatile __bit ABDEN2 __at(0x7BE0);
[; ;pic18f65j50.h: 15807: extern volatile __bit __attribute__((__deprecated__)) ABDOVF __at(0x7BF7);
[; ;pic18f65j50.h: 15810: extern volatile __bit ABDOVF1 __at(0x7BF7);
[; ;pic18f65j50.h: 15813: extern volatile __bit ABDOVF2 __at(0x7BE7);
[; ;pic18f65j50.h: 15816: extern volatile __bit __attribute__((__deprecated__)) ACKDT __at(0x7E2D);
[; ;pic18f65j50.h: 15819: extern volatile __bit ACKDT1 __at(0x7E2D);
[; ;pic18f65j50.h: 15822: extern volatile __bit ACKDT2 __at(0x7B5D);
[; ;pic18f65j50.h: 15825: extern volatile __bit __attribute__((__deprecated__)) ACKEN __at(0x7E2C);
[; ;pic18f65j50.h: 15828: extern volatile __bit ACKEN1 __at(0x7E2C);
[; ;pic18f65j50.h: 15831: extern volatile __bit ACKEN2 __at(0x7B5C);
[; ;pic18f65j50.h: 15834: extern volatile __bit __attribute__((__deprecated__)) ACKSTAT __at(0x7E2E);
[; ;pic18f65j50.h: 15837: extern volatile __bit ACKSTAT1 __at(0x7E2E);
[; ;pic18f65j50.h: 15840: extern volatile __bit ACKSTAT2 __at(0x7B5E);
[; ;pic18f65j50.h: 15843: extern volatile __bit ACQT0 __at(0x7E0B);
[; ;pic18f65j50.h: 15846: extern volatile __bit ACQT1 __at(0x7E0C);
[; ;pic18f65j50.h: 15849: extern volatile __bit ACQT2 __at(0x7E0D);
[; ;pic18f65j50.h: 15852: extern volatile __bit ACTVIE __at(0x7AE2);
[; ;pic18f65j50.h: 15855: extern volatile __bit ACTVIF __at(0x7B12);
[; ;pic18f65j50.h: 15858: extern volatile __bit __attribute__((__deprecated__)) ADCAL __at(0x7E0E);
[; ;pic18f65j50.h: 15861: extern volatile __bit ADCS0 __at(0x7E08);
[; ;pic18f65j50.h: 15864: extern volatile __bit ADCS1 __at(0x7E09);
[; ;pic18f65j50.h: 15867: extern volatile __bit ADCS2 __at(0x7E0A);
[; ;pic18f65j50.h: 15870: extern volatile __bit __attribute__((__deprecated__)) ADDEN __at(0x7D63);
[; ;pic18f65j50.h: 15873: extern volatile __bit ADDEN1 __at(0x7D63);
[; ;pic18f65j50.h: 15876: extern volatile __bit ADDEN2 __at(0x7CE3);
[; ;pic18f65j50.h: 15879: extern volatile __bit ADDR0 __at(0x7AF0);
[; ;pic18f65j50.h: 15882: extern volatile __bit ADDR1 __at(0x7AF1);
[; ;pic18f65j50.h: 15885: extern volatile __bit ADDR2 __at(0x7AF2);
[; ;pic18f65j50.h: 15888: extern volatile __bit ADDR3 __at(0x7AF3);
[; ;pic18f65j50.h: 15891: extern volatile __bit ADDR4 __at(0x7AF4);
[; ;pic18f65j50.h: 15894: extern volatile __bit ADDR5 __at(0x7AF5);
[; ;pic18f65j50.h: 15897: extern volatile __bit ADDR6 __at(0x7AF6);
[; ;pic18f65j50.h: 15900: extern volatile __bit ADFM __at(0x7E0F);
[; ;pic18f65j50.h: 15903: extern volatile __bit ADIE __at(0x7CEE);
[; ;pic18f65j50.h: 15906: extern volatile __bit ADIF __at(0x7CF6);
[; ;pic18f65j50.h: 15909: extern volatile __bit ADIP __at(0x7CFE);
[; ;pic18f65j50.h: 15912: extern volatile __bit __attribute__((__deprecated__)) ADMSK1 __at(0x7E29);
[; ;pic18f65j50.h: 15915: extern volatile __bit ADMSK11 __at(0x7E29);
[; ;pic18f65j50.h: 15918: extern volatile __bit ADMSK12 __at(0x7B59);
[; ;pic18f65j50.h: 15921: extern volatile __bit __attribute__((__deprecated__)) ADMSK2 __at(0x7E2A);
[; ;pic18f65j50.h: 15924: extern volatile __bit ADMSK21 __at(0x7E2A);
[; ;pic18f65j50.h: 15927: extern volatile __bit ADMSK22 __at(0x7B5A);
[; ;pic18f65j50.h: 15930: extern volatile __bit __attribute__((__deprecated__)) ADMSK3 __at(0x7E2B);
[; ;pic18f65j50.h: 15933: extern volatile __bit ADMSK31 __at(0x7E2B);
[; ;pic18f65j50.h: 15936: extern volatile __bit ADMSK32 __at(0x7B5B);
[; ;pic18f65j50.h: 15939: extern volatile __bit __attribute__((__deprecated__)) ADMSK4 __at(0x7E2C);
[; ;pic18f65j50.h: 15942: extern volatile __bit ADMSK41 __at(0x7E2C);
[; ;pic18f65j50.h: 15945: extern volatile __bit ADMSK42 __at(0x7B5C);
[; ;pic18f65j50.h: 15948: extern volatile __bit __attribute__((__deprecated__)) ADMSK5 __at(0x7E2D);
[; ;pic18f65j50.h: 15951: extern volatile __bit ADMSK51 __at(0x7E2D);
[; ;pic18f65j50.h: 15954: extern volatile __bit ADMSK52 __at(0x7B5D);
[; ;pic18f65j50.h: 15957: extern volatile __bit ADON __at(0x7E10);
[; ;pic18f65j50.h: 15960: extern volatile __bit ADRMUX0 __at(0x7A5B);
[; ;pic18f65j50.h: 15963: extern volatile __bit ADRMUX1 __at(0x7A5C);
[; ;pic18f65j50.h: 15966: extern volatile __bit ADSHR __at(0x7E04);
[; ;pic18f65j50.h: 15969: extern volatile __bit ALP __at(0x7A55);
[; ;pic18f65j50.h: 15972: extern volatile __bit AN0 __at(0x7C00);
[; ;pic18f65j50.h: 15975: extern volatile __bit AN1 __at(0x7C01);
[; ;pic18f65j50.h: 15978: extern volatile __bit AN10 __at(0x7C2D);
[; ;pic18f65j50.h: 15981: extern volatile __bit AN11 __at(0x7C2E);
[; ;pic18f65j50.h: 15984: extern volatile __bit AN2 __at(0x7C02);
[; ;pic18f65j50.h: 15987: extern volatile __bit AN3 __at(0x7C03);
[; ;pic18f65j50.h: 15990: extern volatile __bit AN4 __at(0x7C05);
[; ;pic18f65j50.h: 15993: extern volatile __bit AN7 __at(0x7C2A);
[; ;pic18f65j50.h: 15996: extern volatile __bit BCL1IE __at(0x7D03);
[; ;pic18f65j50.h: 15999: extern volatile __bit BCL1IF __at(0x7D0B);
[; ;pic18f65j50.h: 16002: extern volatile __bit BCL1IP __at(0x7D13);
[; ;pic18f65j50.h: 16005: extern volatile __bit BCL2IE __at(0x7D1E);
[; ;pic18f65j50.h: 16008: extern volatile __bit BCL2IF __at(0x7D26);
[; ;pic18f65j50.h: 16011: extern volatile __bit BCL2IP __at(0x7D2E);
[; ;pic18f65j50.h: 16014: extern volatile __bit BCLIE __at(0x7D03);
[; ;pic18f65j50.h: 16017: extern volatile __bit BCLIF __at(0x7D0B);
[; ;pic18f65j50.h: 16020: extern volatile __bit BCLIP __at(0x7D13);
[; ;pic18f65j50.h: 16023: extern volatile __bit BEP __at(0x7A52);
[; ;pic18f65j50.h: 16026: extern volatile __bit __attribute__((__deprecated__)) BF __at(0x7E38);
[; ;pic18f65j50.h: 16029: extern volatile __bit BF1 __at(0x7E38);
[; ;pic18f65j50.h: 16032: extern volatile __bit BF2 __at(0x7B68);
[; ;pic18f65j50.h: 16035: extern volatile __bit BOR __at(0x7E80);
[; ;pic18f65j50.h: 16038: extern volatile __bit __attribute__((__deprecated__)) BRG16 __at(0x7BF3);
[; ;pic18f65j50.h: 16041: extern volatile __bit BRG161 __at(0x7BF3);
[; ;pic18f65j50.h: 16044: extern volatile __bit BRG162 __at(0x7BE3);
[; ;pic18f65j50.h: 16047: extern volatile __bit __attribute__((__deprecated__)) BRGH __at(0x7D6A);
[; ;pic18f65j50.h: 16050: extern volatile __bit BRGH1 __at(0x7D6A);
[; ;pic18f65j50.h: 16053: extern volatile __bit BRGH2 __at(0x7D42);
[; ;pic18f65j50.h: 16056: extern volatile __bit BTOEE __at(0x7AEC);
[; ;pic18f65j50.h: 16059: extern volatile __bit BTOEF __at(0x7B1C);
[; ;pic18f65j50.h: 16062: extern volatile __bit BTSEE __at(0x7AEF);
[; ;pic18f65j50.h: 16065: extern volatile __bit BTSEF __at(0x7B1F);
[; ;pic18f65j50.h: 16068: extern volatile __bit BUSY __at(0x7A4F);
[; ;pic18f65j50.h: 16071: extern volatile __bit __attribute__((__deprecated__)) C1CH0 __at(0x7E90);
[; ;pic18f65j50.h: 16074: extern volatile __bit C1CH02 __at(0x7E88);
[; ;pic18f65j50.h: 16077: extern volatile __bit __attribute__((__deprecated__)) C1CH1 __at(0x7E91);
[; ;pic18f65j50.h: 16080: extern volatile __bit C1CH12 __at(0x7E89);
[; ;pic18f65j50.h: 16083: extern volatile __bit C1INA __at(0x7C2E);
[; ;pic18f65j50.h: 16086: extern volatile __bit C1INB __at(0x7C2D);
[; ;pic18f65j50.h: 16089: extern volatile __bit C1OUT __at(0x7C2F);
[; ;pic18f65j50.h: 16092: extern volatile __bit C1OUTF __at(0x7C2A);
[; ;pic18f65j50.h: 16095: extern volatile __bit C2INA __at(0x7C05);
[; ;pic18f65j50.h: 16098: extern volatile __bit C2INB __at(0x7C2A);
[; ;pic18f65j50.h: 16101: extern volatile __bit C2OUT __at(0x7C15);
[; ;pic18f65j50.h: 16104: extern volatile __bit C3OUTG __at(0x7C31);
[; ;pic18f65j50.h: 16107: extern volatile __bit CARRY __at(0x7EC0);
[; ;pic18f65j50.h: 16110: extern volatile __bit CCH01 __at(0x7E90);
[; ;pic18f65j50.h: 16113: extern volatile __bit CCH02 __at(0x7E88);
[; ;pic18f65j50.h: 16116: extern volatile __bit CCH11 __at(0x7E91);
[; ;pic18f65j50.h: 16119: extern volatile __bit CCH12 __at(0x7E89);
[; ;pic18f65j50.h: 16122: extern volatile __bit CCP1 __at(0x7C12);
[; ;pic18f65j50.h: 16125: extern volatile __bit CCP10 __at(0x7C22);
[; ;pic18f65j50.h: 16128: extern volatile __bit CCP1IE __at(0x7CEA);
[; ;pic18f65j50.h: 16131: extern volatile __bit CCP1IF __at(0x7CF2);
[; ;pic18f65j50.h: 16134: extern volatile __bit CCP1IP __at(0x7CFA);
[; ;pic18f65j50.h: 16137: extern volatile __bit CCP1M0 __at(0x7DD8);
[; ;pic18f65j50.h: 16140: extern volatile __bit CCP1M1 __at(0x7DD9);
[; ;pic18f65j50.h: 16143: extern volatile __bit CCP1M2 __at(0x7DDA);
[; ;pic18f65j50.h: 16146: extern volatile __bit CCP1M3 __at(0x7DDB);
[; ;pic18f65j50.h: 16149: extern volatile __bit CCP1X __at(0x7DDD);
[; ;pic18f65j50.h: 16152: extern volatile __bit CCP1Y __at(0x7DDC);
[; ;pic18f65j50.h: 16155: extern volatile __bit CCP2E __at(0x7C27);
[; ;pic18f65j50.h: 16158: extern volatile __bit CCP2IE __at(0x7D00);
[; ;pic18f65j50.h: 16161: extern volatile __bit CCP2IF __at(0x7D08);
[; ;pic18f65j50.h: 16164: extern volatile __bit CCP2IP __at(0x7D10);
[; ;pic18f65j50.h: 16167: extern volatile __bit CCP2M0 __at(0x7DB0);
[; ;pic18f65j50.h: 16170: extern volatile __bit CCP2M1 __at(0x7DB1);
[; ;pic18f65j50.h: 16173: extern volatile __bit CCP2M2 __at(0x7DB2);
[; ;pic18f65j50.h: 16176: extern volatile __bit CCP2M3 __at(0x7DB3);
[; ;pic18f65j50.h: 16179: extern volatile __bit CCP2X __at(0x7DB5);
[; ;pic18f65j50.h: 16182: extern volatile __bit CCP2Y __at(0x7DB4);
[; ;pic18f65j50.h: 16185: extern volatile __bit CCP2_PA2 __at(0x7C0B);
[; ;pic18f65j50.h: 16188: extern volatile __bit CCP3 __at(0x7C30);
[; ;pic18f65j50.h: 16191: extern volatile __bit CCP3IE __at(0x7D18);
[; ;pic18f65j50.h: 16194: extern volatile __bit CCP3IF __at(0x7D20);
[; ;pic18f65j50.h: 16197: extern volatile __bit CCP3IP __at(0x7D28);
[; ;pic18f65j50.h: 16200: extern volatile __bit CCP3M0 __at(0x7D88);
[; ;pic18f65j50.h: 16203: extern volatile __bit CCP3M1 __at(0x7D89);
[; ;pic18f65j50.h: 16206: extern volatile __bit CCP3M2 __at(0x7D8A);
[; ;pic18f65j50.h: 16209: extern volatile __bit CCP3M3 __at(0x7D8B);
[; ;pic18f65j50.h: 16212: extern volatile __bit CCP3X __at(0x7D8D);
[; ;pic18f65j50.h: 16215: extern volatile __bit CCP3Y __at(0x7D8C);
[; ;pic18f65j50.h: 16218: extern volatile __bit CCP4 __at(0x7C33);
[; ;pic18f65j50.h: 16221: extern volatile __bit CCP4IE __at(0x7D19);
[; ;pic18f65j50.h: 16224: extern volatile __bit CCP4IF __at(0x7D21);
[; ;pic18f65j50.h: 16227: extern volatile __bit CCP4IP __at(0x7D29);
[; ;pic18f65j50.h: 16230: extern volatile __bit CCP4M0 __at(0x7B98);
[; ;pic18f65j50.h: 16233: extern volatile __bit CCP4M1 __at(0x7B99);
[; ;pic18f65j50.h: 16236: extern volatile __bit CCP4M2 __at(0x7B9A);
[; ;pic18f65j50.h: 16239: extern volatile __bit CCP4M3 __at(0x7B9B);
[; ;pic18f65j50.h: 16242: extern volatile __bit CCP4OD __at(0x7E7B);
[; ;pic18f65j50.h: 16245: extern volatile __bit CCP5 __at(0x7C34);
[; ;pic18f65j50.h: 16248: extern volatile __bit CCP5IE __at(0x7D1A);
[; ;pic18f65j50.h: 16251: extern volatile __bit CCP5IF __at(0x7D22);
[; ;pic18f65j50.h: 16254: extern volatile __bit CCP5IP __at(0x7D2A);
[; ;pic18f65j50.h: 16257: extern volatile __bit CCP5M0 __at(0x7B80);
[; ;pic18f65j50.h: 16260: extern volatile __bit CCP5M1 __at(0x7B81);
[; ;pic18f65j50.h: 16263: extern volatile __bit CCP5M2 __at(0x7B82);
[; ;pic18f65j50.h: 16266: extern volatile __bit CCP5M3 __at(0x7B83);
[; ;pic18f65j50.h: 16269: extern volatile __bit CCP5OD __at(0x7E7C);
[; ;pic18f65j50.h: 16272: extern volatile __bit CCP6E __at(0x7C26);
[; ;pic18f65j50.h: 16275: extern volatile __bit CCP7E __at(0x7C25);
[; ;pic18f65j50.h: 16278: extern volatile __bit CCP8E __at(0x7C24);
[; ;pic18f65j50.h: 16281: extern volatile __bit CCP9E __at(0x7C23);
[; ;pic18f65j50.h: 16284: extern volatile __bit CHS0 __at(0x7E12);
[; ;pic18f65j50.h: 16287: extern volatile __bit CHS1 __at(0x7E13);
[; ;pic18f65j50.h: 16290: extern volatile __bit CHS2 __at(0x7E14);
[; ;pic18f65j50.h: 16293: extern volatile __bit CHS3 __at(0x7E15);
[; ;pic18f65j50.h: 16296: extern volatile __bit CHSN3 __at(0x7E0B);
[; ;pic18f65j50.h: 16299: extern volatile __bit CK __at(0x7C16);
[; ;pic18f65j50.h: 16302: extern volatile __bit CK2 __at(0x7C31);
[; ;pic18f65j50.h: 16305: extern volatile __bit __attribute__((__deprecated__)) CKE __at(0x7E3E);
[; ;pic18f65j50.h: 16308: extern volatile __bit CKE1 __at(0x7E3E);
[; ;pic18f65j50.h: 16311: extern volatile __bit CKE2 __at(0x7B6E);
[; ;pic18f65j50.h: 16314: extern volatile __bit __attribute__((__deprecated__)) CKP __at(0x7E34);
[; ;pic18f65j50.h: 16317: extern volatile __bit CKP1 __at(0x7E34);
[; ;pic18f65j50.h: 16320: extern volatile __bit CKP2 __at(0x7B64);
[; ;pic18f65j50.h: 16323: extern volatile __bit CKTXP __at(0x7BF4);
[; ;pic18f65j50.h: 16326: extern volatile __bit CLKO __at(0x7C06);
[; ;pic18f65j50.h: 16329: extern volatile __bit CM __at(0x7E85);
[; ;pic18f65j50.h: 16332: extern volatile __bit CM1IE __at(0x7D05);
[; ;pic18f65j50.h: 16335: extern volatile __bit CM1IF __at(0x7D0D);
[; ;pic18f65j50.h: 16338: extern volatile __bit CM1IP __at(0x7D15);
[; ;pic18f65j50.h: 16341: extern volatile __bit CM2IE __at(0x7D06);
[; ;pic18f65j50.h: 16344: extern volatile __bit CM2IF __at(0x7D0E);
[; ;pic18f65j50.h: 16347: extern volatile __bit CM2IP __at(0x7D16);
[; ;pic18f65j50.h: 16350: extern volatile __bit CMIE __at(0x7D06);
[; ;pic18f65j50.h: 16353: extern volatile __bit CMIF __at(0x7D0E);
[; ;pic18f65j50.h: 16356: extern volatile __bit CMIP __at(0x7D16);
[; ;pic18f65j50.h: 16359: extern volatile __bit __attribute__((__deprecated__)) COE __at(0x7E96);
[; ;pic18f65j50.h: 16362: extern volatile __bit COE1 __at(0x7E96);
[; ;pic18f65j50.h: 16365: extern volatile __bit COE2 __at(0x7E8E);
[; ;pic18f65j50.h: 16368: extern volatile __bit __attribute__((__deprecated__)) CON __at(0x7E97);
[; ;pic18f65j50.h: 16371: extern volatile __bit CON1 __at(0x7E97);
[; ;pic18f65j50.h: 16374: extern volatile __bit CON2 __at(0x7E8F);
[; ;pic18f65j50.h: 16377: extern volatile __bit COUT1 __at(0x7B50);
[; ;pic18f65j50.h: 16380: extern volatile __bit COUT2 __at(0x7B51);
[; ;pic18f65j50.h: 16383: extern volatile __bit __attribute__((__deprecated__)) CPOL __at(0x7E95);
[; ;pic18f65j50.h: 16386: extern volatile __bit CPOL1 __at(0x7E95);
[; ;pic18f65j50.h: 16389: extern volatile __bit CPOL2 __at(0x7E8D);
[; ;pic18f65j50.h: 16392: extern volatile __bit CRC16EE __at(0x7AEA);
[; ;pic18f65j50.h: 16395: extern volatile __bit CRC16EF __at(0x7B1A);
[; ;pic18f65j50.h: 16398: extern volatile __bit CRC5EE __at(0x7AE9);
[; ;pic18f65j50.h: 16401: extern volatile __bit CRC5EF __at(0x7B19);
[; ;pic18f65j50.h: 16404: extern volatile __bit __attribute__((__deprecated__)) CREF __at(0x7E92);
[; ;pic18f65j50.h: 16407: extern volatile __bit CREF1 __at(0x7E92);
[; ;pic18f65j50.h: 16410: extern volatile __bit CREF2 __at(0x7E8A);
[; ;pic18f65j50.h: 16413: extern volatile __bit __attribute__((__deprecated__)) CREN __at(0x7D64);
[; ;pic18f65j50.h: 16416: extern volatile __bit CREN1 __at(0x7D64);
[; ;pic18f65j50.h: 16419: extern volatile __bit CREN2 __at(0x7CE4);
[; ;pic18f65j50.h: 16422: extern volatile __bit CS __at(0x7C22);
[; ;pic18f65j50.h: 16425: extern volatile __bit CS1 __at(0x7B4E);
[; ;pic18f65j50.h: 16428: extern volatile __bit CS1P __at(0x7A53);
[; ;pic18f65j50.h: 16431: extern volatile __bit CS2 __at(0x7B4F);
[; ;pic18f65j50.h: 16434: extern volatile __bit CS2P __at(0x7A54);
[; ;pic18f65j50.h: 16437: extern volatile __bit CSF0 __at(0x7A56);
[; ;pic18f65j50.h: 16440: extern volatile __bit CSF1 __at(0x7A57);
[; ;pic18f65j50.h: 16443: extern volatile __bit __attribute__((__deprecated__)) CSRC __at(0x7D6F);
[; ;pic18f65j50.h: 16446: extern volatile __bit CSRC1 __at(0x7D6F);
[; ;pic18f65j50.h: 16449: extern volatile __bit CSRC2 __at(0x7D47);
[; ;pic18f65j50.h: 16452: extern volatile __bit CVR0 __at(0x7BB8);
[; ;pic18f65j50.h: 16455: extern volatile __bit CVR1 __at(0x7BB9);
[; ;pic18f65j50.h: 16458: extern volatile __bit CVR2 __at(0x7BBA);
[; ;pic18f65j50.h: 16461: extern volatile __bit CVR3 __at(0x7BBB);
[; ;pic18f65j50.h: 16464: extern volatile __bit CVREF __at(0x7C2D);
[; ;pic18f65j50.h: 16467: extern volatile __bit CVREN __at(0x7BBF);
[; ;pic18f65j50.h: 16470: extern volatile __bit CVROE __at(0x7BBE);
[; ;pic18f65j50.h: 16473: extern volatile __bit CVROEN __at(0x7BBE);
[; ;pic18f65j50.h: 16476: extern volatile __bit CVRR __at(0x7BBD);
[; ;pic18f65j50.h: 16479: extern volatile __bit CVRSS __at(0x7BBC);
[; ;pic18f65j50.h: 16482: extern volatile __bit DA __at(0x7E3D);
[; ;pic18f65j50.h: 16485: extern volatile __bit DA1 __at(0x7E3D);
[; ;pic18f65j50.h: 16488: extern volatile __bit DA2 __at(0x7B6D);
[; ;pic18f65j50.h: 16491: extern volatile __bit DATA_ADDRESS2 __at(0x7B6D);
[; ;pic18f65j50.h: 16494: extern volatile __bit DC __at(0x7EC1);
[; ;pic18f65j50.h: 16497: extern volatile __bit DC1B0 __at(0x7DDC);
[; ;pic18f65j50.h: 16500: extern volatile __bit DC1B1 __at(0x7DDD);
[; ;pic18f65j50.h: 16503: extern volatile __bit DC2B0 __at(0x7DB4);
[; ;pic18f65j50.h: 16506: extern volatile __bit DC2B1 __at(0x7DB5);
[; ;pic18f65j50.h: 16509: extern volatile __bit DC3B0 __at(0x7D8C);
[; ;pic18f65j50.h: 16512: extern volatile __bit DC3B1 __at(0x7D8D);
[; ;pic18f65j50.h: 16515: extern volatile __bit DC4B0 __at(0x7B9C);
[; ;pic18f65j50.h: 16518: extern volatile __bit DC4B1 __at(0x7B9D);
[; ;pic18f65j50.h: 16521: extern volatile __bit DC4X __at(0x7B9D);
[; ;pic18f65j50.h: 16524: extern volatile __bit DC4Y __at(0x7B9C);
[; ;pic18f65j50.h: 16527: extern volatile __bit DC5B0 __at(0x7B84);
[; ;pic18f65j50.h: 16530: extern volatile __bit DC5B1 __at(0x7B85);
[; ;pic18f65j50.h: 16533: extern volatile __bit DC5X __at(0x7B85);
[; ;pic18f65j50.h: 16536: extern volatile __bit DC5Y __at(0x7B84);
[; ;pic18f65j50.h: 16539: extern volatile __bit DCCP4X __at(0x7B9D);
[; ;pic18f65j50.h: 16542: extern volatile __bit DCCP4Y __at(0x7B9C);
[; ;pic18f65j50.h: 16545: extern volatile __bit DCCP5X __at(0x7B85);
[; ;pic18f65j50.h: 16548: extern volatile __bit DCCP5Y __at(0x7B84);
[; ;pic18f65j50.h: 16551: extern volatile __bit DEVCFG __at(0x7E04);
[; ;pic18f65j50.h: 16554: extern volatile __bit DFN8EE __at(0x7AEB);
[; ;pic18f65j50.h: 16557: extern volatile __bit DFN8EF __at(0x7B1B);
[; ;pic18f65j50.h: 16560: extern volatile __bit DIR __at(0x7B22);
[; ;pic18f65j50.h: 16563: extern volatile __bit DONE __at(0x7E11);
[; ;pic18f65j50.h: 16566: extern volatile __bit DT __at(0x7C17);
[; ;pic18f65j50.h: 16569: extern volatile __bit DT2 __at(0x7C32);
[; ;pic18f65j50.h: 16572: extern volatile __bit __attribute__((__deprecated__)) DTRXP __at(0x7BF5);
[; ;pic18f65j50.h: 16575: extern volatile __bit DTRXP1 __at(0x7BF5);
[; ;pic18f65j50.h: 16578: extern volatile __bit DTRXP2 __at(0x7BE5);
[; ;pic18f65j50.h: 16581: extern volatile __bit D_A2 __at(0x7B6D);
[; ;pic18f65j50.h: 16584: extern volatile __bit D_NOT_A2 __at(0x7B6D);
[; ;pic18f65j50.h: 16587: extern volatile __bit D_nA2 __at(0x7B6D);
[; ;pic18f65j50.h: 16590: extern volatile __bit EBDIS __at(0x7E5F);
[; ;pic18f65j50.h: 16593: extern volatile __bit ECCP1AS0 __at(0x7DFC);
[; ;pic18f65j50.h: 16596: extern volatile __bit ECCP1AS1 __at(0x7DFD);
[; ;pic18f65j50.h: 16599: extern volatile __bit ECCP1AS2 __at(0x7DFE);
[; ;pic18f65j50.h: 16602: extern volatile __bit ECCP1ASE __at(0x7DFF);
[; ;pic18f65j50.h: 16605: extern volatile __bit ECCP1OD __at(0x7E78);
[; ;pic18f65j50.h: 16608: extern volatile __bit ECCP2AS0 __at(0x7DD4);
[; ;pic18f65j50.h: 16611: extern volatile __bit ECCP2AS1 __at(0x7DD5);
[; ;pic18f65j50.h: 16614: extern volatile __bit ECCP2AS2 __at(0x7DD6);
[; ;pic18f65j50.h: 16617: extern volatile __bit ECCP2ASE __at(0x7DD7);
[; ;pic18f65j50.h: 16620: extern volatile __bit ECCP2OD __at(0x7E79);
[; ;pic18f65j50.h: 16623: extern volatile __bit ECCP3AS0 __at(0x7DAC);
[; ;pic18f65j50.h: 16626: extern volatile __bit ECCP3AS1 __at(0x7DAD);
[; ;pic18f65j50.h: 16629: extern volatile __bit ECCP3AS2 __at(0x7DAE);
[; ;pic18f65j50.h: 16632: extern volatile __bit ECCP3ASE __at(0x7DAF);
[; ;pic18f65j50.h: 16635: extern volatile __bit ECCP3OD __at(0x7E7A);
[; ;pic18f65j50.h: 16638: extern volatile __bit ENDP0 __at(0x7B23);
[; ;pic18f65j50.h: 16641: extern volatile __bit ENDP1 __at(0x7B24);
[; ;pic18f65j50.h: 16644: extern volatile __bit ENDP2 __at(0x7B25);
[; ;pic18f65j50.h: 16647: extern volatile __bit ENDP3 __at(0x7B26);
[; ;pic18f65j50.h: 16650: extern volatile __bit EP0CONDIS __at(0x7A63);
[; ;pic18f65j50.h: 16653: extern volatile __bit EP0HSHK __at(0x7A64);
[; ;pic18f65j50.h: 16656: extern volatile __bit EP0INEN __at(0x7A61);
[; ;pic18f65j50.h: 16659: extern volatile __bit EP0OUTEN __at(0x7A62);
[; ;pic18f65j50.h: 16662: extern volatile __bit EP0STALL __at(0x7A60);
[; ;pic18f65j50.h: 16665: extern volatile __bit EP1CONDIS __at(0x7A6B);
[; ;pic18f65j50.h: 16668: extern volatile __bit EP1HSHK __at(0x7A6C);
[; ;pic18f65j50.h: 16671: extern volatile __bit EP1INEN __at(0x7A69);
[; ;pic18f65j50.h: 16674: extern volatile __bit EP1OUTEN __at(0x7A6A);
[; ;pic18f65j50.h: 16677: extern volatile __bit EP1STALL __at(0x7A68);
[; ;pic18f65j50.h: 16680: extern volatile __bit EP2CONDIS __at(0x7A73);
[; ;pic18f65j50.h: 16683: extern volatile __bit EP2HSHK __at(0x7A74);
[; ;pic18f65j50.h: 16686: extern volatile __bit EP2INEN __at(0x7A71);
[; ;pic18f65j50.h: 16689: extern volatile __bit EP2OUTEN __at(0x7A72);
[; ;pic18f65j50.h: 16692: extern volatile __bit EP2STALL __at(0x7A70);
[; ;pic18f65j50.h: 16695: extern volatile __bit EP3CONDIS __at(0x7A7B);
[; ;pic18f65j50.h: 16698: extern volatile __bit EP3HSHK __at(0x7A7C);
[; ;pic18f65j50.h: 16701: extern volatile __bit EP3INEN __at(0x7A79);
[; ;pic18f65j50.h: 16704: extern volatile __bit EP3OUTEN __at(0x7A7A);
[; ;pic18f65j50.h: 16707: extern volatile __bit EP3STALL __at(0x7A78);
[; ;pic18f65j50.h: 16710: extern volatile __bit EP4CONDIS __at(0x7A83);
[; ;pic18f65j50.h: 16713: extern volatile __bit EP4HSHK __at(0x7A84);
[; ;pic18f65j50.h: 16716: extern volatile __bit EP4INEN __at(0x7A81);
[; ;pic18f65j50.h: 16719: extern volatile __bit EP4OUTEN __at(0x7A82);
[; ;pic18f65j50.h: 16722: extern volatile __bit EP4STALL __at(0x7A80);
[; ;pic18f65j50.h: 16725: extern volatile __bit EP5CONDIS __at(0x7A8B);
[; ;pic18f65j50.h: 16728: extern volatile __bit EP5HSHK __at(0x7A8C);
[; ;pic18f65j50.h: 16731: extern volatile __bit EP5INEN __at(0x7A89);
[; ;pic18f65j50.h: 16734: extern volatile __bit EP5OUTEN __at(0x7A8A);
[; ;pic18f65j50.h: 16737: extern volatile __bit EP5STALL __at(0x7A88);
[; ;pic18f65j50.h: 16740: extern volatile __bit EP6CONDIS __at(0x7A93);
[; ;pic18f65j50.h: 16743: extern volatile __bit EP6HSHK __at(0x7A94);
[; ;pic18f65j50.h: 16746: extern volatile __bit EP6INEN __at(0x7A91);
[; ;pic18f65j50.h: 16749: extern volatile __bit EP6OUTEN __at(0x7A92);
[; ;pic18f65j50.h: 16752: extern volatile __bit EP6STALL __at(0x7A90);
[; ;pic18f65j50.h: 16755: extern volatile __bit EP7CONDIS __at(0x7A9B);
[; ;pic18f65j50.h: 16758: extern volatile __bit EP7HSHK __at(0x7A9C);
[; ;pic18f65j50.h: 16761: extern volatile __bit EP7INEN __at(0x7A99);
[; ;pic18f65j50.h: 16764: extern volatile __bit EP7OUTEN __at(0x7A9A);
[; ;pic18f65j50.h: 16767: extern volatile __bit EP7STALL __at(0x7A98);
[; ;pic18f65j50.h: 16770: extern volatile __bit EPCONDIS0 __at(0x7A63);
[; ;pic18f65j50.h: 16773: extern volatile __bit EPCONDIS1 __at(0x7A6B);
[; ;pic18f65j50.h: 16776: extern volatile __bit EPCONDIS10 __at(0x7AB3);
[; ;pic18f65j50.h: 16779: extern volatile __bit EPCONDIS11 __at(0x7ABB);
[; ;pic18f65j50.h: 16782: extern volatile __bit EPCONDIS12 __at(0x7AC3);
[; ;pic18f65j50.h: 16785: extern volatile __bit EPCONDIS13 __at(0x7ACB);
[; ;pic18f65j50.h: 16788: extern volatile __bit EPCONDIS14 __at(0x7AD3);
[; ;pic18f65j50.h: 16791: extern volatile __bit EPCONDIS15 __at(0x7ADB);
[; ;pic18f65j50.h: 16794: extern volatile __bit EPCONDIS2 __at(0x7A73);
[; ;pic18f65j50.h: 16797: extern volatile __bit EPCONDIS3 __at(0x7A7B);
[; ;pic18f65j50.h: 16800: extern volatile __bit EPCONDIS4 __at(0x7A83);
[; ;pic18f65j50.h: 16803: extern volatile __bit EPCONDIS5 __at(0x7A8B);
[; ;pic18f65j50.h: 16806: extern volatile __bit EPCONDIS6 __at(0x7A93);
[; ;pic18f65j50.h: 16809: extern volatile __bit EPCONDIS7 __at(0x7A9B);
[; ;pic18f65j50.h: 16812: extern volatile __bit EPCONDIS8 __at(0x7AA3);
[; ;pic18f65j50.h: 16815: extern volatile __bit EPCONDIS9 __at(0x7AAB);
[; ;pic18f65j50.h: 16818: extern volatile __bit EPHSHK0 __at(0x7A64);
[; ;pic18f65j50.h: 16821: extern volatile __bit EPHSHK1 __at(0x7A6C);
[; ;pic18f65j50.h: 16824: extern volatile __bit EPHSHK10 __at(0x7AB4);
[; ;pic18f65j50.h: 16827: extern volatile __bit EPHSHK11 __at(0x7ABC);
[; ;pic18f65j50.h: 16830: extern volatile __bit EPHSHK12 __at(0x7AC4);
[; ;pic18f65j50.h: 16833: extern volatile __bit EPHSHK13 __at(0x7ACC);
[; ;pic18f65j50.h: 16836: extern volatile __bit EPHSHK14 __at(0x7AD4);
[; ;pic18f65j50.h: 16839: extern volatile __bit EPHSHK15 __at(0x7ADC);
[; ;pic18f65j50.h: 16842: extern volatile __bit EPHSHK2 __at(0x7A74);
[; ;pic18f65j50.h: 16845: extern volatile __bit EPHSHK3 __at(0x7A7C);
[; ;pic18f65j50.h: 16848: extern volatile __bit EPHSHK4 __at(0x7A84);
[; ;pic18f65j50.h: 16851: extern volatile __bit EPHSHK5 __at(0x7A8C);
[; ;pic18f65j50.h: 16854: extern volatile __bit EPHSHK6 __at(0x7A94);
[; ;pic18f65j50.h: 16857: extern volatile __bit EPHSHK7 __at(0x7A9C);
[; ;pic18f65j50.h: 16860: extern volatile __bit EPHSHK8 __at(0x7AA4);
[; ;pic18f65j50.h: 16863: extern volatile __bit EPHSHK9 __at(0x7AAC);
[; ;pic18f65j50.h: 16866: extern volatile __bit EPINEN0 __at(0x7A61);
[; ;pic18f65j50.h: 16869: extern volatile __bit EPINEN1 __at(0x7A69);
[; ;pic18f65j50.h: 16872: extern volatile __bit EPINEN10 __at(0x7AB1);
[; ;pic18f65j50.h: 16875: extern volatile __bit EPINEN11 __at(0x7AB9);
[; ;pic18f65j50.h: 16878: extern volatile __bit EPINEN12 __at(0x7AC1);
[; ;pic18f65j50.h: 16881: extern volatile __bit EPINEN13 __at(0x7AC9);
[; ;pic18f65j50.h: 16884: extern volatile __bit EPINEN14 __at(0x7AD1);
[; ;pic18f65j50.h: 16887: extern volatile __bit EPINEN15 __at(0x7AD9);
[; ;pic18f65j50.h: 16890: extern volatile __bit EPINEN2 __at(0x7A71);
[; ;pic18f65j50.h: 16893: extern volatile __bit EPINEN3 __at(0x7A79);
[; ;pic18f65j50.h: 16896: extern volatile __bit EPINEN4 __at(0x7A81);
[; ;pic18f65j50.h: 16899: extern volatile __bit EPINEN5 __at(0x7A89);
[; ;pic18f65j50.h: 16902: extern volatile __bit EPINEN6 __at(0x7A91);
[; ;pic18f65j50.h: 16905: extern volatile __bit EPINEN7 __at(0x7A99);
[; ;pic18f65j50.h: 16908: extern volatile __bit EPINEN8 __at(0x7AA1);
[; ;pic18f65j50.h: 16911: extern volatile __bit EPINEN9 __at(0x7AA9);
[; ;pic18f65j50.h: 16914: extern volatile __bit EPOUTEN0 __at(0x7A62);
[; ;pic18f65j50.h: 16917: extern volatile __bit EPOUTEN1 __at(0x7A6A);
[; ;pic18f65j50.h: 16920: extern volatile __bit EPOUTEN10 __at(0x7AB2);
[; ;pic18f65j50.h: 16923: extern volatile __bit EPOUTEN11 __at(0x7ABA);
[; ;pic18f65j50.h: 16926: extern volatile __bit EPOUTEN12 __at(0x7AC2);
[; ;pic18f65j50.h: 16929: extern volatile __bit EPOUTEN13 __at(0x7ACA);
[; ;pic18f65j50.h: 16932: extern volatile __bit EPOUTEN14 __at(0x7AD2);
[; ;pic18f65j50.h: 16935: extern volatile __bit EPOUTEN15 __at(0x7ADA);
[; ;pic18f65j50.h: 16938: extern volatile __bit EPOUTEN2 __at(0x7A72);
[; ;pic18f65j50.h: 16941: extern volatile __bit EPOUTEN3 __at(0x7A7A);
[; ;pic18f65j50.h: 16944: extern volatile __bit EPOUTEN4 __at(0x7A82);
[; ;pic18f65j50.h: 16947: extern volatile __bit EPOUTEN5 __at(0x7A8A);
[; ;pic18f65j50.h: 16950: extern volatile __bit EPOUTEN6 __at(0x7A92);
[; ;pic18f65j50.h: 16953: extern volatile __bit EPOUTEN7 __at(0x7A9A);
[; ;pic18f65j50.h: 16956: extern volatile __bit EPOUTEN8 __at(0x7AA2);
[; ;pic18f65j50.h: 16959: extern volatile __bit EPOUTEN9 __at(0x7AAA);
[; ;pic18f65j50.h: 16962: extern volatile __bit EPSTALL0 __at(0x7A60);
[; ;pic18f65j50.h: 16965: extern volatile __bit EPSTALL1 __at(0x7A68);
[; ;pic18f65j50.h: 16968: extern volatile __bit EPSTALL10 __at(0x7AB0);
[; ;pic18f65j50.h: 16971: extern volatile __bit EPSTALL11 __at(0x7AB8);
[; ;pic18f65j50.h: 16974: extern volatile __bit EPSTALL12 __at(0x7AC0);
[; ;pic18f65j50.h: 16977: extern volatile __bit EPSTALL13 __at(0x7AC8);
[; ;pic18f65j50.h: 16980: extern volatile __bit EPSTALL14 __at(0x7AD0);
[; ;pic18f65j50.h: 16983: extern volatile __bit EPSTALL15 __at(0x7AD8);
[; ;pic18f65j50.h: 16986: extern volatile __bit EPSTALL2 __at(0x7A70);
[; ;pic18f65j50.h: 16989: extern volatile __bit EPSTALL3 __at(0x7A78);
[; ;pic18f65j50.h: 16992: extern volatile __bit EPSTALL4 __at(0x7A80);
[; ;pic18f65j50.h: 16995: extern volatile __bit EPSTALL5 __at(0x7A88);
[; ;pic18f65j50.h: 16998: extern volatile __bit EPSTALL6 __at(0x7A90);
[; ;pic18f65j50.h: 17001: extern volatile __bit EPSTALL7 __at(0x7A98);
[; ;pic18f65j50.h: 17004: extern volatile __bit EPSTALL8 __at(0x7AA0);
[; ;pic18f65j50.h: 17007: extern volatile __bit EPSTALL9 __at(0x7AA8);
[; ;pic18f65j50.h: 17010: extern volatile __bit __attribute__((__deprecated__)) EVPOL0 __at(0x7E93);
[; ;pic18f65j50.h: 17013: extern volatile __bit EVPOL01 __at(0x7E93);
[; ;pic18f65j50.h: 17016: extern volatile __bit EVPOL02 __at(0x7E8B);
[; ;pic18f65j50.h: 17019: extern volatile __bit __attribute__((__deprecated__)) EVPOL1 __at(0x7E94);
[; ;pic18f65j50.h: 17022: extern volatile __bit EVPOL11 __at(0x7E94);
[; ;pic18f65j50.h: 17025: extern volatile __bit EVPOL12 __at(0x7E8C);
[; ;pic18f65j50.h: 17028: extern volatile __bit __attribute__((__deprecated__)) FERR __at(0x7D62);
[; ;pic18f65j50.h: 17031: extern volatile __bit FERR1 __at(0x7D62);
[; ;pic18f65j50.h: 17034: extern volatile __bit FERR2 __at(0x7CE2);
[; ;pic18f65j50.h: 17037: extern volatile __bit FLT0 __at(0x7C08);
[; ;pic18f65j50.h: 17040: extern volatile __bit FREE __at(0x7D34);
[; ;pic18f65j50.h: 17043: extern volatile __bit FRM0 __at(0x7B00);
[; ;pic18f65j50.h: 17046: extern volatile __bit FRM1 __at(0x7B01);
[; ;pic18f65j50.h: 17049: extern volatile __bit FRM10 __at(0x7B0A);
[; ;pic18f65j50.h: 17052: extern volatile __bit FRM2 __at(0x7B02);
[; ;pic18f65j50.h: 17055: extern volatile __bit FRM3 __at(0x7B03);
[; ;pic18f65j50.h: 17058: extern volatile __bit FRM4 __at(0x7B04);
[; ;pic18f65j50.h: 17061: extern volatile __bit FRM5 __at(0x7B05);
[; ;pic18f65j50.h: 17064: extern volatile __bit FRM6 __at(0x7B06);
[; ;pic18f65j50.h: 17067: extern volatile __bit FRM7 __at(0x7B07);
[; ;pic18f65j50.h: 17070: extern volatile __bit FRM8 __at(0x7B08);
[; ;pic18f65j50.h: 17073: extern volatile __bit FRM9 __at(0x7B09);
[; ;pic18f65j50.h: 17076: extern volatile __bit FSEN __at(0x7AFA);
[; ;pic18f65j50.h: 17079: extern volatile __bit __attribute__((__deprecated__)) GCEN __at(0x7E2F);
[; ;pic18f65j50.h: 17082: extern volatile __bit GCEN1 __at(0x7E2F);
[; ;pic18f65j50.h: 17085: extern volatile __bit GCEN2 __at(0x7B5F);
[; ;pic18f65j50.h: 17088: extern volatile __bit GIE __at(0x7F97);
[; ;pic18f65j50.h: 17091: extern volatile __bit GIEH __at(0x7F97);
[; ;pic18f65j50.h: 17094: extern volatile __bit GIEL __at(0x7F96);
[; ;pic18f65j50.h: 17097: extern volatile __bit GIE_GIEH __at(0x7F97);
[; ;pic18f65j50.h: 17100: extern volatile __bit GO __at(0x7E11);
[; ;pic18f65j50.h: 17103: extern volatile __bit GODONE __at(0x7E11);
[; ;pic18f65j50.h: 17106: extern volatile __bit GO_DONE __at(0x7E11);
[; ;pic18f65j50.h: 17109: extern volatile __bit GO_NOT_DONE __at(0x7E11);
[; ;pic18f65j50.h: 17112: extern volatile __bit GO_nDONE __at(0x7E11);
[; ;pic18f65j50.h: 17115: extern volatile __bit I2C_DAT2 __at(0x7B6D);
[; ;pic18f65j50.h: 17118: extern volatile __bit I2C_READ2 __at(0x7B6A);
[; ;pic18f65j50.h: 17121: extern volatile __bit I2C_START2 __at(0x7B6B);
[; ;pic18f65j50.h: 17124: extern volatile __bit I2C_STOP2 __at(0x7B6C);
[; ;pic18f65j50.h: 17127: extern volatile __bit IB0F __at(0x7A08);
[; ;pic18f65j50.h: 17130: extern volatile __bit IB1F __at(0x7A09);
[; ;pic18f65j50.h: 17133: extern volatile __bit IB2F __at(0x7A0A);
[; ;pic18f65j50.h: 17136: extern volatile __bit IB3F __at(0x7A0B);
[; ;pic18f65j50.h: 17139: extern volatile __bit IBF __at(0x7A0F);
[; ;pic18f65j50.h: 17142: extern volatile __bit IBOV __at(0x7A0E);
[; ;pic18f65j50.h: 17145: extern volatile __bit IDLEIE __at(0x7AE4);
[; ;pic18f65j50.h: 17148: extern volatile __bit IDLEIF __at(0x7B14);
[; ;pic18f65j50.h: 17151: extern volatile __bit IDLEN __at(0x7E9F);
[; ;pic18f65j50.h: 17154: extern volatile __bit INCM0 __at(0x7A4B);
[; ;pic18f65j50.h: 17157: extern volatile __bit INCM1 __at(0x7A4C);
[; ;pic18f65j50.h: 17160: extern volatile __bit INT0 __at(0x7C08);
[; ;pic18f65j50.h: 17163: extern volatile __bit INT0E __at(0x7F94);
[; ;pic18f65j50.h: 17166: extern volatile __bit INT0F __at(0x7F91);
[; ;pic18f65j50.h: 17169: extern volatile __bit INT0IE __at(0x7F94);
[; ;pic18f65j50.h: 17172: extern volatile __bit INT0IF __at(0x7F91);
[; ;pic18f65j50.h: 17175: extern volatile __bit INT1 __at(0x7C09);
[; ;pic18f65j50.h: 17178: extern volatile __bit INT1E __at(0x7F83);
[; ;pic18f65j50.h: 17181: extern volatile __bit INT1F __at(0x7F80);
[; ;pic18f65j50.h: 17184: extern volatile __bit INT1IE __at(0x7F83);
[; ;pic18f65j50.h: 17187: extern volatile __bit INT1IF __at(0x7F80);
[; ;pic18f65j50.h: 17190: extern volatile __bit INT1IP __at(0x7F86);
[; ;pic18f65j50.h: 17193: extern volatile __bit INT1P __at(0x7F86);
[; ;pic18f65j50.h: 17196: extern volatile __bit INT2 __at(0x7C0A);
[; ;pic18f65j50.h: 17199: extern volatile __bit INT2E __at(0x7F84);
[; ;pic18f65j50.h: 17202: extern volatile __bit INT2F __at(0x7F81);
[; ;pic18f65j50.h: 17205: extern volatile __bit INT2IE __at(0x7F84);
[; ;pic18f65j50.h: 17208: extern volatile __bit INT2IF __at(0x7F81);
[; ;pic18f65j50.h: 17211: extern volatile __bit INT2IP __at(0x7F87);
[; ;pic18f65j50.h: 17214: extern volatile __bit INT2P __at(0x7F87);
[; ;pic18f65j50.h: 17217: extern volatile __bit INT3 __at(0x7C0B);
[; ;pic18f65j50.h: 17220: extern volatile __bit INT3E __at(0x7F85);
[; ;pic18f65j50.h: 17223: extern volatile __bit INT3F __at(0x7F82);
[; ;pic18f65j50.h: 17226: extern volatile __bit INT3IE __at(0x7F85);
[; ;pic18f65j50.h: 17229: extern volatile __bit INT3IF __at(0x7F82);
[; ;pic18f65j50.h: 17232: extern volatile __bit INT3IP __at(0x7F89);
[; ;pic18f65j50.h: 17235: extern volatile __bit INT3P __at(0x7F89);
[; ;pic18f65j50.h: 17238: extern volatile __bit INTEDG0 __at(0x7F8E);
[; ;pic18f65j50.h: 17241: extern volatile __bit INTEDG1 __at(0x7F8D);
[; ;pic18f65j50.h: 17244: extern volatile __bit INTEDG2 __at(0x7F8C);
[; ;pic18f65j50.h: 17247: extern volatile __bit INTEDG3 __at(0x7F8B);
[; ;pic18f65j50.h: 17250: extern volatile __bit INTSRC __at(0x7CDF);
[; ;pic18f65j50.h: 17253: extern volatile __bit IPEN __at(0x7E87);
[; ;pic18f65j50.h: 17256: extern volatile __bit IRCF0 __at(0x7E9C);
[; ;pic18f65j50.h: 17259: extern volatile __bit IRCF1 __at(0x7E9D);
[; ;pic18f65j50.h: 17262: extern volatile __bit IRCF2 __at(0x7E9E);
[; ;pic18f65j50.h: 17265: extern volatile __bit IRQM0 __at(0x7A4D);
[; ;pic18f65j50.h: 17268: extern volatile __bit IRQM1 __at(0x7A4E);
[; ;pic18f65j50.h: 17271: extern volatile __bit KBI0 __at(0x7C0C);
[; ;pic18f65j50.h: 17274: extern volatile __bit KBI1 __at(0x7C0D);
[; ;pic18f65j50.h: 17277: extern volatile __bit KBI2 __at(0x7C0E);
[; ;pic18f65j50.h: 17280: extern volatile __bit KBI3 __at(0x7C0F);
[; ;pic18f65j50.h: 17283: extern volatile __bit LA0 __at(0x7C48);
[; ;pic18f65j50.h: 17286: extern volatile __bit LA1 __at(0x7C49);
[; ;pic18f65j50.h: 17289: extern volatile __bit LA2 __at(0x7C4A);
[; ;pic18f65j50.h: 17292: extern volatile __bit LA3 __at(0x7C4B);
[; ;pic18f65j50.h: 17295: extern volatile __bit LA4 __at(0x7C4C);
[; ;pic18f65j50.h: 17298: extern volatile __bit LA5 __at(0x7C4D);
[; ;pic18f65j50.h: 17301: extern volatile __bit LA6 __at(0x7C4E);
[; ;pic18f65j50.h: 17304: extern volatile __bit LA7 __at(0x7C4F);
[; ;pic18f65j50.h: 17307: extern volatile __bit LATA0 __at(0x7C48);
[; ;pic18f65j50.h: 17310: extern volatile __bit LATA1 __at(0x7C49);
[; ;pic18f65j50.h: 17313: extern volatile __bit LATA2 __at(0x7C4A);
[; ;pic18f65j50.h: 17316: extern volatile __bit LATA3 __at(0x7C4B);
[; ;pic18f65j50.h: 17319: extern volatile __bit LATA4 __at(0x7C4C);
[; ;pic18f65j50.h: 17322: extern volatile __bit LATA5 __at(0x7C4D);
[; ;pic18f65j50.h: 17325: extern volatile __bit LATA6 __at(0x7C4E);
[; ;pic18f65j50.h: 17328: extern volatile __bit LATA7 __at(0x7C4F);
[; ;pic18f65j50.h: 17331: extern volatile __bit LATB0 __at(0x7C50);
[; ;pic18f65j50.h: 17334: extern volatile __bit LATB1 __at(0x7C51);
[; ;pic18f65j50.h: 17337: extern volatile __bit LATB2 __at(0x7C52);
[; ;pic18f65j50.h: 17340: extern volatile __bit LATB3 __at(0x7C53);
[; ;pic18f65j50.h: 17343: extern volatile __bit LATB4 __at(0x7C54);
[; ;pic18f65j50.h: 17346: extern volatile __bit LATB5 __at(0x7C55);
[; ;pic18f65j50.h: 17349: extern volatile __bit LATB6 __at(0x7C56);
[; ;pic18f65j50.h: 17352: extern volatile __bit LATB7 __at(0x7C57);
[; ;pic18f65j50.h: 17355: extern volatile __bit LATC0 __at(0x7C58);
[; ;pic18f65j50.h: 17358: extern volatile __bit LATC1 __at(0x7C59);
[; ;pic18f65j50.h: 17361: extern volatile __bit LATC2 __at(0x7C5A);
[; ;pic18f65j50.h: 17364: extern volatile __bit LATC3 __at(0x7C5B);
[; ;pic18f65j50.h: 17367: extern volatile __bit LATC4 __at(0x7C5C);
[; ;pic18f65j50.h: 17370: extern volatile __bit LATC5 __at(0x7C5D);
[; ;pic18f65j50.h: 17373: extern volatile __bit LATC6 __at(0x7C5E);
[; ;pic18f65j50.h: 17376: extern volatile __bit LATC7 __at(0x7C5F);
[; ;pic18f65j50.h: 17379: extern volatile __bit LATD0 __at(0x7C60);
[; ;pic18f65j50.h: 17382: extern volatile __bit LATD1 __at(0x7C61);
[; ;pic18f65j50.h: 17385: extern volatile __bit LATD2 __at(0x7C62);
[; ;pic18f65j50.h: 17388: extern volatile __bit LATD3 __at(0x7C63);
[; ;pic18f65j50.h: 17391: extern volatile __bit LATD4 __at(0x7C64);
[; ;pic18f65j50.h: 17394: extern volatile __bit LATD5 __at(0x7C65);
[; ;pic18f65j50.h: 17397: extern volatile __bit LATD6 __at(0x7C66);
[; ;pic18f65j50.h: 17400: extern volatile __bit LATD7 __at(0x7C67);
[; ;pic18f65j50.h: 17403: extern volatile __bit LATE0 __at(0x7C68);
[; ;pic18f65j50.h: 17406: extern volatile __bit LATE1 __at(0x7C69);
[; ;pic18f65j50.h: 17409: extern volatile __bit LATE2 __at(0x7C6A);
[; ;pic18f65j50.h: 17412: extern volatile __bit LATE3 __at(0x7C6B);
[; ;pic18f65j50.h: 17415: extern volatile __bit LATE4 __at(0x7C6C);
[; ;pic18f65j50.h: 17418: extern volatile __bit LATE5 __at(0x7C6D);
[; ;pic18f65j50.h: 17421: extern volatile __bit LATE6 __at(0x7C6E);
[; ;pic18f65j50.h: 17424: extern volatile __bit LATE7 __at(0x7C6F);
[; ;pic18f65j50.h: 17427: extern volatile __bit LATF2 __at(0x7C72);
[; ;pic18f65j50.h: 17430: extern volatile __bit LATF3 __at(0x7C73);
[; ;pic18f65j50.h: 17433: extern volatile __bit LATF4 __at(0x7C74);
[; ;pic18f65j50.h: 17436: extern volatile __bit LATF5 __at(0x7C75);
[; ;pic18f65j50.h: 17439: extern volatile __bit LATF6 __at(0x7C76);
[; ;pic18f65j50.h: 17442: extern volatile __bit LATF7 __at(0x7C77);
[; ;pic18f65j50.h: 17445: extern volatile __bit LATG0 __at(0x7C78);
[; ;pic18f65j50.h: 17448: extern volatile __bit LATG1 __at(0x7C79);
[; ;pic18f65j50.h: 17451: extern volatile __bit LATG2 __at(0x7C7A);
[; ;pic18f65j50.h: 17454: extern volatile __bit LATG3 __at(0x7C7B);
[; ;pic18f65j50.h: 17457: extern volatile __bit LATG4 __at(0x7C7C);
[; ;pic18f65j50.h: 17460: extern volatile __bit LB0 __at(0x7C50);
[; ;pic18f65j50.h: 17463: extern volatile __bit LB1 __at(0x7C51);
[; ;pic18f65j50.h: 17466: extern volatile __bit LB2 __at(0x7C52);
[; ;pic18f65j50.h: 17469: extern volatile __bit LB3 __at(0x7C53);
[; ;pic18f65j50.h: 17472: extern volatile __bit LB4 __at(0x7C54);
[; ;pic18f65j50.h: 17475: extern volatile __bit LB5 __at(0x7C55);
[; ;pic18f65j50.h: 17478: extern volatile __bit LB6 __at(0x7C56);
[; ;pic18f65j50.h: 17481: extern volatile __bit LB7 __at(0x7C57);
[; ;pic18f65j50.h: 17484: extern volatile __bit LC0 __at(0x7C58);
[; ;pic18f65j50.h: 17487: extern volatile __bit LC1 __at(0x7C59);
[; ;pic18f65j50.h: 17490: extern volatile __bit LC2 __at(0x7C5A);
[; ;pic18f65j50.h: 17493: extern volatile __bit LC3 __at(0x7C5B);
[; ;pic18f65j50.h: 17496: extern volatile __bit LC4 __at(0x7C5C);
[; ;pic18f65j50.h: 17499: extern volatile __bit LC5 __at(0x7C5D);
[; ;pic18f65j50.h: 17502: extern volatile __bit LC6 __at(0x7C5E);
[; ;pic18f65j50.h: 17505: extern volatile __bit LC7 __at(0x7C5F);
[; ;pic18f65j50.h: 17508: extern volatile __bit LD0 __at(0x7C60);
[; ;pic18f65j50.h: 17511: extern volatile __bit LD1 __at(0x7C61);
[; ;pic18f65j50.h: 17514: extern volatile __bit LD2 __at(0x7C62);
[; ;pic18f65j50.h: 17517: extern volatile __bit LD3 __at(0x7C63);
[; ;pic18f65j50.h: 17520: extern volatile __bit LD4 __at(0x7C64);
[; ;pic18f65j50.h: 17523: extern volatile __bit LD5 __at(0x7C65);
[; ;pic18f65j50.h: 17526: extern volatile __bit LD6 __at(0x7C66);
[; ;pic18f65j50.h: 17529: extern volatile __bit LD7 __at(0x7C67);
[; ;pic18f65j50.h: 17532: extern volatile __bit LE0 __at(0x7C68);
[; ;pic18f65j50.h: 17535: extern volatile __bit LE1 __at(0x7C69);
[; ;pic18f65j50.h: 17538: extern volatile __bit LE2 __at(0x7C6A);
[; ;pic18f65j50.h: 17541: extern volatile __bit LE3 __at(0x7C6B);
[; ;pic18f65j50.h: 17544: extern volatile __bit LE4 __at(0x7C6C);
[; ;pic18f65j50.h: 17547: extern volatile __bit LE5 __at(0x7C6D);
[; ;pic18f65j50.h: 17550: extern volatile __bit LE6 __at(0x7C6E);
[; ;pic18f65j50.h: 17553: extern volatile __bit LE7 __at(0x7C6F);
[; ;pic18f65j50.h: 17556: extern volatile __bit LF2 __at(0x7C72);
[; ;pic18f65j50.h: 17559: extern volatile __bit LF3 __at(0x7C73);
[; ;pic18f65j50.h: 17562: extern volatile __bit LF4 __at(0x7C74);
[; ;pic18f65j50.h: 17565: extern volatile __bit LF5 __at(0x7C75);
[; ;pic18f65j50.h: 17568: extern volatile __bit LF6 __at(0x7C76);
[; ;pic18f65j50.h: 17571: extern volatile __bit LF7 __at(0x7C77);
[; ;pic18f65j50.h: 17574: extern volatile __bit LG0 __at(0x7C78);
[; ;pic18f65j50.h: 17577: extern volatile __bit LG1 __at(0x7C79);
[; ;pic18f65j50.h: 17580: extern volatile __bit LG2 __at(0x7C7A);
[; ;pic18f65j50.h: 17583: extern volatile __bit LG3 __at(0x7C7B);
[; ;pic18f65j50.h: 17586: extern volatile __bit LG4 __at(0x7C7C);
[; ;pic18f65j50.h: 17589: extern volatile __bit LVDIE __at(0x7D02);
[; ;pic18f65j50.h: 17592: extern volatile __bit LVDIF __at(0x7D0A);
[; ;pic18f65j50.h: 17595: extern volatile __bit LVDIN __at(0x7C05);
[; ;pic18f65j50.h: 17598: extern volatile __bit LVDIP __at(0x7D12);
[; ;pic18f65j50.h: 17601: extern volatile __bit LVDSTAT __at(0x7E06);
[; ;pic18f65j50.h: 17604: extern volatile __bit MODE0 __at(0x7A48);
[; ;pic18f65j50.h: 17607: extern volatile __bit MODE1 __at(0x7A49);
[; ;pic18f65j50.h: 17610: extern volatile __bit MODE16 __at(0x7A4A);
[; ;pic18f65j50.h: 17613: extern volatile __bit MSK01 __at(0x7E40);
[; ;pic18f65j50.h: 17616: extern volatile __bit MSK02 __at(0x7B70);
[; ;pic18f65j50.h: 17619: extern volatile __bit MSK11 __at(0x7E41);
[; ;pic18f65j50.h: 17622: extern volatile __bit MSK12 __at(0x7B71);
[; ;pic18f65j50.h: 17625: extern volatile __bit MSK21 __at(0x7E42);
[; ;pic18f65j50.h: 17628: extern volatile __bit MSK22 __at(0x7B72);
[; ;pic18f65j50.h: 17631: extern volatile __bit MSK31 __at(0x7E43);
[; ;pic18f65j50.h: 17634: extern volatile __bit MSK32 __at(0x7B73);
[; ;pic18f65j50.h: 17637: extern volatile __bit MSK41 __at(0x7E44);
[; ;pic18f65j50.h: 17640: extern volatile __bit MSK42 __at(0x7B74);
[; ;pic18f65j50.h: 17643: extern volatile __bit MSK51 __at(0x7E45);
[; ;pic18f65j50.h: 17646: extern volatile __bit MSK52 __at(0x7B75);
[; ;pic18f65j50.h: 17649: extern volatile __bit MSK61 __at(0x7E46);
[; ;pic18f65j50.h: 17652: extern volatile __bit MSK62 __at(0x7B76);
[; ;pic18f65j50.h: 17655: extern volatile __bit MSK71 __at(0x7E47);
[; ;pic18f65j50.h: 17658: extern volatile __bit MSK72 __at(0x7B77);
[; ;pic18f65j50.h: 17661: extern volatile __bit NEGATIVE __at(0x7EC4);
[; ;pic18f65j50.h: 17664: extern volatile __bit NOT_A __at(0x7E3D);
[; ;pic18f65j50.h: 17667: extern volatile __bit NOT_A2 __at(0x7B6D);
[; ;pic18f65j50.h: 17670: extern volatile __bit NOT_ADDRESS2 __at(0x7B6D);
[; ;pic18f65j50.h: 17673: extern volatile __bit NOT_BOR __at(0x7E80);
[; ;pic18f65j50.h: 17676: extern volatile __bit NOT_CM __at(0x7E85);
[; ;pic18f65j50.h: 17679: extern volatile __bit NOT_DONE __at(0x7E11);
[; ;pic18f65j50.h: 17682: extern volatile __bit NOT_PD __at(0x7E82);
[; ;pic18f65j50.h: 17685: extern volatile __bit NOT_POR __at(0x7E81);
[; ;pic18f65j50.h: 17688: extern volatile __bit NOT_RBPU __at(0x7F8F);
[; ;pic18f65j50.h: 17691: extern volatile __bit NOT_RI __at(0x7E84);
[; ;pic18f65j50.h: 17694: extern volatile __bit NOT_T1SYNC __at(0x7E6A);
[; ;pic18f65j50.h: 17697: extern volatile __bit NOT_T3SYNC __at(0x7BCA);
[; ;pic18f65j50.h: 17700: extern volatile __bit NOT_TO __at(0x7E83);
[; ;pic18f65j50.h: 17703: extern volatile __bit NOT_W __at(0x7E3A);
[; ;pic18f65j50.h: 17706: extern volatile __bit NOT_W2 __at(0x7B6A);
[; ;pic18f65j50.h: 17709: extern volatile __bit NOT_WRITE2 __at(0x7B6A);
[; ;pic18f65j50.h: 17712: extern volatile __bit OB0E __at(0x7A00);
[; ;pic18f65j50.h: 17715: extern volatile __bit OB1E __at(0x7A01);
[; ;pic18f65j50.h: 17718: extern volatile __bit OB2E __at(0x7A02);
[; ;pic18f65j50.h: 17721: extern volatile __bit OB3E __at(0x7A03);
[; ;pic18f65j50.h: 17724: extern volatile __bit OBE __at(0x7A07);
[; ;pic18f65j50.h: 17727: extern volatile __bit OBUF __at(0x7A06);
[; ;pic18f65j50.h: 17730: extern volatile __bit __attribute__((__deprecated__)) OERR __at(0x7D61);
[; ;pic18f65j50.h: 17733: extern volatile __bit OERR1 __at(0x7D61);
[; ;pic18f65j50.h: 17736: extern volatile __bit OERR2 __at(0x7CE1);
[; ;pic18f65j50.h: 17739: extern volatile __bit OSC2 __at(0x7C06);
[; ;pic18f65j50.h: 17742: extern volatile __bit OSCFIE __at(0x7D07);
[; ;pic18f65j50.h: 17745: extern volatile __bit OSCFIF __at(0x7D0F);
[; ;pic18f65j50.h: 17748: extern volatile __bit OSCFIP __at(0x7D17);
[; ;pic18f65j50.h: 17751: extern volatile __bit OSTS __at(0x7E9B);
[; ;pic18f65j50.h: 17754: extern volatile __bit OV __at(0x7EC3);
[; ;pic18f65j50.h: 17757: extern volatile __bit OVERFLOW __at(0x7EC3);
[; ;pic18f65j50.h: 17760: extern volatile __bit P1DC0 __at(0x7DF0);
[; ;pic18f65j50.h: 17763: extern volatile __bit P1DC1 __at(0x7DF1);
[; ;pic18f65j50.h: 17766: extern volatile __bit P1DC2 __at(0x7DF2);
[; ;pic18f65j50.h: 17769: extern volatile __bit P1DC3 __at(0x7DF3);
[; ;pic18f65j50.h: 17772: extern volatile __bit P1DC4 __at(0x7DF4);
[; ;pic18f65j50.h: 17775: extern volatile __bit P1DC5 __at(0x7DF5);
[; ;pic18f65j50.h: 17778: extern volatile __bit P1DC6 __at(0x7DF6);
[; ;pic18f65j50.h: 17781: extern volatile __bit P1M0 __at(0x7DDE);
[; ;pic18f65j50.h: 17784: extern volatile __bit P1M1 __at(0x7DDF);
[; ;pic18f65j50.h: 17787: extern volatile __bit P1RSEN __at(0x7DF7);
[; ;pic18f65j50.h: 17790: extern volatile __bit P2 __at(0x7B6C);
[; ;pic18f65j50.h: 17793: extern volatile __bit P2DC0 __at(0x7DC8);
[; ;pic18f65j50.h: 17796: extern volatile __bit P2DC1 __at(0x7DC9);
[; ;pic18f65j50.h: 17799: extern volatile __bit P2DC2 __at(0x7DCA);
[; ;pic18f65j50.h: 17802: extern volatile __bit P2DC3 __at(0x7DCB);
[; ;pic18f65j50.h: 17805: extern volatile __bit P2DC4 __at(0x7DCC);
[; ;pic18f65j50.h: 17808: extern volatile __bit P2DC5 __at(0x7DCD);
[; ;pic18f65j50.h: 17811: extern volatile __bit P2DC6 __at(0x7DCE);
[; ;pic18f65j50.h: 17814: extern volatile __bit P2M0 __at(0x7DB6);
[; ;pic18f65j50.h: 17817: extern volatile __bit P2M1 __at(0x7DB7);
[; ;pic18f65j50.h: 17820: extern volatile __bit P2RSEN __at(0x7DCF);
[; ;pic18f65j50.h: 17823: extern volatile __bit P3DC0 __at(0x7DA0);
[; ;pic18f65j50.h: 17826: extern volatile __bit P3DC1 __at(0x7DA1);
[; ;pic18f65j50.h: 17829: extern volatile __bit P3DC2 __at(0x7DA2);
[; ;pic18f65j50.h: 17832: extern volatile __bit P3DC3 __at(0x7DA3);
[; ;pic18f65j50.h: 17835: extern volatile __bit P3DC4 __at(0x7DA4);
[; ;pic18f65j50.h: 17838: extern volatile __bit P3DC5 __at(0x7DA5);
[; ;pic18f65j50.h: 17841: extern volatile __bit P3DC6 __at(0x7DA6);
[; ;pic18f65j50.h: 17844: extern volatile __bit P3M0 __at(0x7D8E);
[; ;pic18f65j50.h: 17847: extern volatile __bit P3M1 __at(0x7D8F);
[; ;pic18f65j50.h: 17850: extern volatile __bit P3RSEN __at(0x7DA7);
[; ;pic18f65j50.h: 17853: extern volatile __bit PA1 __at(0x7C12);
[; ;pic18f65j50.h: 17856: extern volatile __bit PA2 __at(0x7C11);
[; ;pic18f65j50.h: 17859: extern volatile __bit PA2E __at(0x7C27);
[; ;pic18f65j50.h: 17862: extern volatile __bit PB1E __at(0x7C26);
[; ;pic18f65j50.h: 17865: extern volatile __bit PB2 __at(0x7C22);
[; ;pic18f65j50.h: 17868: extern volatile __bit PB3E __at(0x7C24);
[; ;pic18f65j50.h: 17871: extern volatile __bit PC1E __at(0x7C25);
[; ;pic18f65j50.h: 17874: extern volatile __bit PC2 __at(0x7C21);
[; ;pic18f65j50.h: 17877: extern volatile __bit PC3E __at(0x7C23);
[; ;pic18f65j50.h: 17880: extern volatile __bit PCFG0 __at(0x7E08);
[; ;pic18f65j50.h: 17883: extern volatile __bit PCFG1 __at(0x7E09);
[; ;pic18f65j50.h: 17886: extern volatile __bit PCFG10 __at(0x7E12);
[; ;pic18f65j50.h: 17889: extern volatile __bit PCFG11 __at(0x7E13);
[; ;pic18f65j50.h: 17892: extern volatile __bit PCFG12 __at(0x7E14);
[; ;pic18f65j50.h: 17895: extern volatile __bit PCFG13 __at(0x7E15);
[; ;pic18f65j50.h: 17898: extern volatile __bit PCFG14 __at(0x7E16);
[; ;pic18f65j50.h: 17901: extern volatile __bit PCFG15 __at(0x7E17);
[; ;pic18f65j50.h: 17904: extern volatile __bit PCFG2 __at(0x7E0A);
[; ;pic18f65j50.h: 17907: extern volatile __bit PCFG3 __at(0x7E0B);
[; ;pic18f65j50.h: 17910: extern volatile __bit PCFG4 __at(0x7E0C);
[; ;pic18f65j50.h: 17913: extern volatile __bit PCFG5 __at(0x7E0D);
[; ;pic18f65j50.h: 17916: extern volatile __bit PCFG6 __at(0x7E0E);
[; ;pic18f65j50.h: 17919: extern volatile __bit PCFG7 __at(0x7E0F);
[; ;pic18f65j50.h: 17922: extern volatile __bit PCFG8 __at(0x7E10);
[; ;pic18f65j50.h: 17925: extern volatile __bit PCFG9 __at(0x7E11);
[; ;pic18f65j50.h: 17928: extern volatile __bit PD __at(0x7E82);
[; ;pic18f65j50.h: 17931: extern volatile __bit PD2 __at(0x7C20);
[; ;pic18f65j50.h: 17934: extern volatile __bit PEIE __at(0x7F96);
[; ;pic18f65j50.h: 17937: extern volatile __bit PEIE_GIEL __at(0x7F96);
[; ;pic18f65j50.h: 17940: extern volatile __bit __attribute__((__deprecated__)) PEN __at(0x7E2A);
[; ;pic18f65j50.h: 17943: extern volatile __bit PEN1 __at(0x7E2A);
[; ;pic18f65j50.h: 17946: extern volatile __bit PEN2 __at(0x7B5A);
[; ;pic18f65j50.h: 17949: extern volatile __bit PGC __at(0x7C0D);
[; ;pic18f65j50.h: 17952: extern volatile __bit PGD __at(0x7C0E);
[; ;pic18f65j50.h: 17955: extern volatile __bit PIDEE __at(0x7AE8);
[; ;pic18f65j50.h: 17958: extern volatile __bit PIDEF __at(0x7B18);
[; ;pic18f65j50.h: 17961: extern volatile __bit PKTDIS __at(0x7B2C);
[; ;pic18f65j50.h: 17964: extern volatile __bit PLLEN __at(0x7CDE);
[; ;pic18f65j50.h: 17967: extern volatile __bit PMA0 __at(0x7C0D);
[; ;pic18f65j50.h: 17970: extern volatile __bit PMA1 __at(0x7C0C);
[; ;pic18f65j50.h: 17973: extern volatile __bit PMA10 __at(0x7C26);
[; ;pic18f65j50.h: 17976: extern volatile __bit PMA11 __at(0x7C25);
[; ;pic18f65j50.h: 17979: extern volatile __bit PMA12 __at(0x7C24);
[; ;pic18f65j50.h: 17982: extern volatile __bit PMA13 __at(0x7C23);
[; ;pic18f65j50.h: 17985: extern volatile __bit PMA2 __at(0x7C0B);
[; ;pic18f65j50.h: 17988: extern volatile __bit PMA3 __at(0x7C0A);
[; ;pic18f65j50.h: 17991: extern volatile __bit PMA4 __at(0x7C09);
[; ;pic18f65j50.h: 17994: extern volatile __bit PMA5 __at(0x7C2A);
[; ;pic18f65j50.h: 17997: extern volatile __bit PMA6 __at(0x7C32);
[; ;pic18f65j50.h: 18000: extern volatile __bit PMA7 __at(0x7C31);
[; ;pic18f65j50.h: 18003: extern volatile __bit PMA8 __at(0x7C30);
[; ;pic18f65j50.h: 18006: extern volatile __bit PMA9 __at(0x7C27);
[; ;pic18f65j50.h: 18009: extern volatile __bit PMBE __at(0x7C22);
[; ;pic18f65j50.h: 18012: extern volatile __bit PMCS1 __at(0x7C33);
[; ;pic18f65j50.h: 18015: extern volatile __bit PMCS2 __at(0x7C34);
[; ;pic18f65j50.h: 18018: extern volatile __bit PMD0 __at(0x7C18);
[; ;pic18f65j50.h: 18021: extern volatile __bit PMD1 __at(0x7C19);
[; ;pic18f65j50.h: 18024: extern volatile __bit PMD2 __at(0x7C1A);
[; ;pic18f65j50.h: 18027: extern volatile __bit PMD3 __at(0x7C1B);
[; ;pic18f65j50.h: 18030: extern volatile __bit PMD4 __at(0x7C1C);
[; ;pic18f65j50.h: 18033: extern volatile __bit PMD5 __at(0x7C1D);
[; ;pic18f65j50.h: 18036: extern volatile __bit PMD6 __at(0x7C1E);
[; ;pic18f65j50.h: 18039: extern volatile __bit PMD7 __at(0x7C1F);
[; ;pic18f65j50.h: 18042: extern volatile __bit PMPEN __at(0x7A5F);
[; ;pic18f65j50.h: 18045: extern volatile __bit PMPIE __at(0x7CEF);
[; ;pic18f65j50.h: 18048: extern volatile __bit PMPIF __at(0x7CF7);
[; ;pic18f65j50.h: 18051: extern volatile __bit PMPIP __at(0x7CFF);
[; ;pic18f65j50.h: 18054: extern volatile __bit PMPTL __at(0x7E60);
[; ;pic18f65j50.h: 18057: extern volatile __bit PMPTTL __at(0x7E60);
[; ;pic18f65j50.h: 18060: extern volatile __bit PMRD __at(0x7C20);
[; ;pic18f65j50.h: 18063: extern volatile __bit PMWR __at(0x7C21);
[; ;pic18f65j50.h: 18066: extern volatile __bit POR __at(0x7E81);
[; ;pic18f65j50.h: 18069: extern volatile __bit PPB0 __at(0x7AF8);
[; ;pic18f65j50.h: 18072: extern volatile __bit PPB1 __at(0x7AF9);
[; ;pic18f65j50.h: 18075: extern volatile __bit PPBI __at(0x7B21);
[; ;pic18f65j50.h: 18078: extern volatile __bit PPBRST __at(0x7B2E);
[; ;pic18f65j50.h: 18081: extern volatile __bit PSA __at(0x7EAB);
[; ;pic18f65j50.h: 18084: extern volatile __bit PSIDL __at(0x7A5D);
[; ;pic18f65j50.h: 18087: extern volatile __bit PSPIE __at(0x7CEF);
[; ;pic18f65j50.h: 18090: extern volatile __bit PSPIF __at(0x7CF7);
[; ;pic18f65j50.h: 18093: extern volatile __bit PSPIP __at(0x7CFF);
[; ;pic18f65j50.h: 18096: extern volatile __bit PSS1AC0 __at(0x7DFA);
[; ;pic18f65j50.h: 18099: extern volatile __bit PSS1AC1 __at(0x7DFB);
[; ;pic18f65j50.h: 18102: extern volatile __bit PSS1BD0 __at(0x7DF8);
[; ;pic18f65j50.h: 18105: extern volatile __bit PSS1BD1 __at(0x7DF9);
[; ;pic18f65j50.h: 18108: extern volatile __bit PSS2AC0 __at(0x7DD2);
[; ;pic18f65j50.h: 18111: extern volatile __bit PSS2AC1 __at(0x7DD3);
[; ;pic18f65j50.h: 18114: extern volatile __bit PSS2BD0 __at(0x7DD0);
[; ;pic18f65j50.h: 18117: extern volatile __bit PSS2BD1 __at(0x7DD1);
[; ;pic18f65j50.h: 18120: extern volatile __bit PSS3AC0 __at(0x7DAA);
[; ;pic18f65j50.h: 18123: extern volatile __bit PSS3AC1 __at(0x7DAB);
[; ;pic18f65j50.h: 18126: extern volatile __bit PSS3BD0 __at(0x7DA8);
[; ;pic18f65j50.h: 18129: extern volatile __bit PSS3BD1 __at(0x7DA9);
[; ;pic18f65j50.h: 18132: extern volatile __bit PTBEEN __at(0x7A5A);
[; ;pic18f65j50.h: 18135: extern volatile __bit PTEN0 __at(0x7A10);
[; ;pic18f65j50.h: 18138: extern volatile __bit PTEN1 __at(0x7A11);
[; ;pic18f65j50.h: 18141: extern volatile __bit PTEN10 __at(0x7A1A);
[; ;pic18f65j50.h: 18144: extern volatile __bit PTEN11 __at(0x7A1B);
[; ;pic18f65j50.h: 18147: extern volatile __bit PTEN12 __at(0x7A1C);
[; ;pic18f65j50.h: 18150: extern volatile __bit PTEN13 __at(0x7A1D);
[; ;pic18f65j50.h: 18153: extern volatile __bit PTEN14 __at(0x7A1E);
[; ;pic18f65j50.h: 18156: extern volatile __bit PTEN15 __at(0x7A1F);
[; ;pic18f65j50.h: 18159: extern volatile __bit PTEN2 __at(0x7A12);
[; ;pic18f65j50.h: 18162: extern volatile __bit PTEN3 __at(0x7A13);
[; ;pic18f65j50.h: 18165: extern volatile __bit PTEN4 __at(0x7A14);
[; ;pic18f65j50.h: 18168: extern volatile __bit PTEN5 __at(0x7A15);
[; ;pic18f65j50.h: 18171: extern volatile __bit PTEN6 __at(0x7A16);
[; ;pic18f65j50.h: 18174: extern volatile __bit PTEN7 __at(0x7A17);
[; ;pic18f65j50.h: 18177: extern volatile __bit PTEN8 __at(0x7A18);
[; ;pic18f65j50.h: 18180: extern volatile __bit PTEN9 __at(0x7A19);
[; ;pic18f65j50.h: 18183: extern volatile __bit PTRDEN __at(0x7A58);
[; ;pic18f65j50.h: 18186: extern volatile __bit PTWREN __at(0x7A59);
[; ;pic18f65j50.h: 18189: extern volatile __bit __attribute__((__deprecated__)) RA0 __at(0x7C00);
[; ;pic18f65j50.h: 18192: extern volatile __bit __attribute__((__deprecated__)) RA1 __at(0x7C01);
[; ;pic18f65j50.h: 18195: extern volatile __bit __attribute__((__deprecated__)) RA2 __at(0x7C02);
[; ;pic18f65j50.h: 18198: extern volatile __bit __attribute__((__deprecated__)) RA3 __at(0x7C03);
[; ;pic18f65j50.h: 18201: extern volatile __bit __attribute__((__deprecated__)) RA4 __at(0x7C04);
[; ;pic18f65j50.h: 18204: extern volatile __bit __attribute__((__deprecated__)) RA5 __at(0x7C05);
[; ;pic18f65j50.h: 18207: extern volatile __bit __attribute__((__deprecated__)) RA6 __at(0x7C06);
[; ;pic18f65j50.h: 18210: extern volatile __bit __attribute__((__deprecated__)) RA7 __at(0x7C07);
[; ;pic18f65j50.h: 18213: extern volatile __bit __attribute__((__deprecated__)) RB0 __at(0x7C08);
[; ;pic18f65j50.h: 18216: extern volatile __bit __attribute__((__deprecated__)) RB1 __at(0x7C09);
[; ;pic18f65j50.h: 18219: extern volatile __bit __attribute__((__deprecated__)) RB2 __at(0x7C0A);
[; ;pic18f65j50.h: 18222: extern volatile __bit __attribute__((__deprecated__)) RB3 __at(0x7C0B);
[; ;pic18f65j50.h: 18225: extern volatile __bit __attribute__((__deprecated__)) RB4 __at(0x7C0C);
[; ;pic18f65j50.h: 18228: extern volatile __bit __attribute__((__deprecated__)) RB5 __at(0x7C0D);
[; ;pic18f65j50.h: 18231: extern volatile __bit __attribute__((__deprecated__)) RB6 __at(0x7C0E);
[; ;pic18f65j50.h: 18234: extern volatile __bit __attribute__((__deprecated__)) RB7 __at(0x7C0F);
[; ;pic18f65j50.h: 18237: extern volatile __bit RBIE __at(0x7F93);
[; ;pic18f65j50.h: 18240: extern volatile __bit RBIF __at(0x7F90);
[; ;pic18f65j50.h: 18243: extern volatile __bit RBIP __at(0x7F88);
[; ;pic18f65j50.h: 18246: extern volatile __bit RBPU __at(0x7F8F);
[; ;pic18f65j50.h: 18249: extern volatile __bit __attribute__((__deprecated__)) RC0 __at(0x7C10);
[; ;pic18f65j50.h: 18252: extern volatile __bit __attribute__((__deprecated__)) RC1 __at(0x7C11);
[; ;pic18f65j50.h: 18255: extern volatile __bit RC1IE __at(0x7CED);
[; ;pic18f65j50.h: 18258: extern volatile __bit RC1IF __at(0x7CF5);
[; ;pic18f65j50.h: 18261: extern volatile __bit RC1IP __at(0x7CFD);
[; ;pic18f65j50.h: 18264: extern volatile __bit __attribute__((__deprecated__)) RC2 __at(0x7C12);
[; ;pic18f65j50.h: 18267: extern volatile __bit RC2IE __at(0x7D1D);
[; ;pic18f65j50.h: 18270: extern volatile __bit RC2IF __at(0x7D25);
[; ;pic18f65j50.h: 18273: extern volatile __bit RC2IP __at(0x7D2D);
[; ;pic18f65j50.h: 18276: extern volatile __bit __attribute__((__deprecated__)) RC3 __at(0x7C13);
[; ;pic18f65j50.h: 18279: extern volatile __bit __attribute__((__deprecated__)) RC4 __at(0x7C14);
[; ;pic18f65j50.h: 18282: extern volatile __bit __attribute__((__deprecated__)) RC5 __at(0x7C15);
[; ;pic18f65j50.h: 18285: extern volatile __bit __attribute__((__deprecated__)) RC6 __at(0x7C16);
[; ;pic18f65j50.h: 18288: extern volatile __bit __attribute__((__deprecated__)) RC7 __at(0x7C17);
[; ;pic18f65j50.h: 18291: extern volatile __bit RC8_92 __at(0x7CE6);
[; ;pic18f65j50.h: 18294: extern volatile __bit RC92 __at(0x7CE6);
[; ;pic18f65j50.h: 18297: extern volatile __bit RCD82 __at(0x7CE0);
[; ;pic18f65j50.h: 18300: extern volatile __bit __attribute__((__deprecated__)) RCEN __at(0x7E2B);
[; ;pic18f65j50.h: 18303: extern volatile __bit RCEN1 __at(0x7E2B);
[; ;pic18f65j50.h: 18306: extern volatile __bit RCEN2 __at(0x7B5B);
[; ;pic18f65j50.h: 18309: extern volatile __bit __attribute__((__deprecated__)) RCIDL __at(0x7BF6);
[; ;pic18f65j50.h: 18312: extern volatile __bit RCIDL1 __at(0x7BF6);
[; ;pic18f65j50.h: 18315: extern volatile __bit RCIDL2 __at(0x7BE6);
[; ;pic18f65j50.h: 18318: extern volatile __bit RCIE __at(0x7CED);
[; ;pic18f65j50.h: 18321: extern volatile __bit RCIF __at(0x7CF5);
[; ;pic18f65j50.h: 18324: extern volatile __bit RCIP __at(0x7CFD);
[; ;pic18f65j50.h: 18327: extern volatile __bit RCMT1 __at(0x7BF6);
[; ;pic18f65j50.h: 18330: extern volatile __bit RCMT2 __at(0x7BE6);
[; ;pic18f65j50.h: 18333: extern volatile __bit __attribute__((__deprecated__)) RD0 __at(0x7C18);
[; ;pic18f65j50.h: 18336: extern volatile __bit __attribute__((__deprecated__)) RD1 __at(0x7C19);
[; ;pic18f65j50.h: 18339: extern volatile __bit RD163 __at(0x7BCF);
[; ;pic18f65j50.h: 18342: extern volatile __bit __attribute__((__deprecated__)) RD2 __at(0x7C1A);
[; ;pic18f65j50.h: 18345: extern volatile __bit __attribute__((__deprecated__)) RD3 __at(0x7C1B);
[; ;pic18f65j50.h: 18348: extern volatile __bit __attribute__((__deprecated__)) RD4 __at(0x7C1C);
[; ;pic18f65j50.h: 18351: extern volatile __bit __attribute__((__deprecated__)) RD5 __at(0x7C1D);
[; ;pic18f65j50.h: 18354: extern volatile __bit __attribute__((__deprecated__)) RD6 __at(0x7C1E);
[; ;pic18f65j50.h: 18357: extern volatile __bit __attribute__((__deprecated__)) RD7 __at(0x7C1F);
[; ;pic18f65j50.h: 18360: extern volatile __bit RDE __at(0x7C20);
[; ;pic18f65j50.h: 18363: extern volatile __bit RDPU __at(0x7C37);
[; ;pic18f65j50.h: 18366: extern volatile __bit RDSP __at(0x7A50);
[; ;pic18f65j50.h: 18369: extern volatile __bit __attribute__((__deprecated__)) RE0 __at(0x7C20);
[; ;pic18f65j50.h: 18372: extern volatile __bit __attribute__((__deprecated__)) RE1 __at(0x7C21);
[; ;pic18f65j50.h: 18375: extern volatile __bit __attribute__((__deprecated__)) RE2 __at(0x7C22);
[; ;pic18f65j50.h: 18378: extern volatile __bit __attribute__((__deprecated__)) RE3 __at(0x7C23);
[; ;pic18f65j50.h: 18381: extern volatile __bit __attribute__((__deprecated__)) RE4 __at(0x7C24);
[; ;pic18f65j50.h: 18384: extern volatile __bit __attribute__((__deprecated__)) RE5 __at(0x7C25);
[; ;pic18f65j50.h: 18387: extern volatile __bit __attribute__((__deprecated__)) RE6 __at(0x7C26);
[; ;pic18f65j50.h: 18390: extern volatile __bit __attribute__((__deprecated__)) RE7 __at(0x7C27);
[; ;pic18f65j50.h: 18393: extern volatile __bit READ_WRITE2 __at(0x7B6A);
[; ;pic18f65j50.h: 18396: extern volatile __bit REFO __at(0x7C23);
[; ;pic18f65j50.h: 18399: extern volatile __bit REGSLP __at(0x7E07);
[; ;pic18f65j50.h: 18402: extern volatile __bit REPU __at(0x7C36);
[; ;pic18f65j50.h: 18405: extern volatile __bit RESUME __at(0x7B2A);
[; ;pic18f65j50.h: 18408: extern volatile __bit __attribute__((__deprecated__)) RF2 __at(0x7C2A);
[; ;pic18f65j50.h: 18411: extern volatile __bit __attribute__((__deprecated__)) RF3 __at(0x7C2B);
[; ;pic18f65j50.h: 18414: extern volatile __bit __attribute__((__deprecated__)) RF4 __at(0x7C2C);
[; ;pic18f65j50.h: 18417: extern volatile __bit __attribute__((__deprecated__)) RF5 __at(0x7C2D);
[; ;pic18f65j50.h: 18420: extern volatile __bit __attribute__((__deprecated__)) RF6 __at(0x7C2E);
[; ;pic18f65j50.h: 18423: extern volatile __bit __attribute__((__deprecated__)) RF7 __at(0x7C2F);
[; ;pic18f65j50.h: 18426: extern volatile __bit __attribute__((__deprecated__)) RG0 __at(0x7C30);
[; ;pic18f65j50.h: 18429: extern volatile __bit __attribute__((__deprecated__)) RG1 __at(0x7C31);
[; ;pic18f65j50.h: 18432: extern volatile __bit __attribute__((__deprecated__)) RG2 __at(0x7C32);
[; ;pic18f65j50.h: 18435: extern volatile __bit __attribute__((__deprecated__)) RG3 __at(0x7C33);
[; ;pic18f65j50.h: 18438: extern volatile __bit __attribute__((__deprecated__)) RG4 __at(0x7C34);
[; ;pic18f65j50.h: 18441: extern volatile __bit RG6 __at(0x7C36);
[; ;pic18f65j50.h: 18444: extern volatile __bit RG7 __at(0x7C37);
[; ;pic18f65j50.h: 18447: extern volatile __bit RI __at(0x7E84);
[; ;pic18f65j50.h: 18450: extern volatile __bit RJPU __at(0x7C07);
[; ;pic18f65j50.h: 18453: extern volatile __bit RODIV0 __at(0x7E98);
[; ;pic18f65j50.h: 18456: extern volatile __bit RODIV1 __at(0x7E99);
[; ;pic18f65j50.h: 18459: extern volatile __bit RODIV2 __at(0x7E9A);
[; ;pic18f65j50.h: 18462: extern volatile __bit RODIV3 __at(0x7E9B);
[; ;pic18f65j50.h: 18465: extern volatile __bit ROON __at(0x7E9F);
[; ;pic18f65j50.h: 18468: extern volatile __bit ROSEL __at(0x7E9C);
[; ;pic18f65j50.h: 18471: extern volatile __bit ROSSLP __at(0x7E9D);
[; ;pic18f65j50.h: 18474: extern volatile __bit __attribute__((__deprecated__)) RSEN __at(0x7E29);
[; ;pic18f65j50.h: 18477: extern volatile __bit RSEN1 __at(0x7E29);
[; ;pic18f65j50.h: 18480: extern volatile __bit RSEN2 __at(0x7B59);
[; ;pic18f65j50.h: 18483: extern volatile __bit RW __at(0x7E3A);
[; ;pic18f65j50.h: 18486: extern volatile __bit RW1 __at(0x7E3A);
[; ;pic18f65j50.h: 18489: extern volatile __bit RW2 __at(0x7B6A);
[; ;pic18f65j50.h: 18492: extern volatile __bit RX __at(0x7C17);
[; ;pic18f65j50.h: 18495: extern volatile __bit RX2 __at(0x7C32);
[; ;pic18f65j50.h: 18498: extern volatile __bit __attribute__((__deprecated__)) RX9 __at(0x7D66);
[; ;pic18f65j50.h: 18501: extern volatile __bit RX91 __at(0x7D66);
[; ;pic18f65j50.h: 18504: extern volatile __bit RX92 __at(0x7CE6);
[; ;pic18f65j50.h: 18507: extern volatile __bit __attribute__((__deprecated__)) RX9D __at(0x7D60);
[; ;pic18f65j50.h: 18510: extern volatile __bit RX9D1 __at(0x7D60);
[; ;pic18f65j50.h: 18513: extern volatile __bit RX9D2 __at(0x7CE0);
[; ;pic18f65j50.h: 18516: extern volatile __bit RXB0IE __at(0x7D18);
[; ;pic18f65j50.h: 18519: extern volatile __bit RXB1IE __at(0x7D19);
[; ;pic18f65j50.h: 18522: extern volatile __bit RXBNIE __at(0x7D19);
[; ;pic18f65j50.h: 18525: extern volatile __bit RXBNIF __at(0x7D21);
[; ;pic18f65j50.h: 18528: extern volatile __bit RXBNIP __at(0x7D29);
[; ;pic18f65j50.h: 18531: extern volatile __bit RXCKP __at(0x7BF5);
[; ;pic18f65j50.h: 18534: extern volatile __bit RXDTP1 __at(0x7BF5);
[; ;pic18f65j50.h: 18537: extern volatile __bit RXDTP2 __at(0x7BE5);
[; ;pic18f65j50.h: 18540: extern volatile __bit R_NOT_W2 __at(0x7B6A);
[; ;pic18f65j50.h: 18543: extern volatile __bit R_W2 __at(0x7B6A);
[; ;pic18f65j50.h: 18546: extern volatile __bit R_nW2 __at(0x7B6A);
[; ;pic18f65j50.h: 18549: extern volatile __bit S2 __at(0x7B6B);
[; ;pic18f65j50.h: 18552: extern volatile __bit SCK __at(0x7C13);
[; ;pic18f65j50.h: 18555: extern volatile __bit SCK2 __at(0x7C1E);
[; ;pic18f65j50.h: 18558: extern volatile __bit __attribute__((__deprecated__)) SCKP __at(0x7BF4);
[; ;pic18f65j50.h: 18561: extern volatile __bit SCKP1 __at(0x7BF4);
[; ;pic18f65j50.h: 18564: extern volatile __bit SCKP2 __at(0x7BE4);
[; ;pic18f65j50.h: 18567: extern volatile __bit SCL __at(0x7C13);
[; ;pic18f65j50.h: 18570: extern volatile __bit SCL2 __at(0x7C1E);
[; ;pic18f65j50.h: 18573: extern volatile __bit SCS0 __at(0x7E98);
[; ;pic18f65j50.h: 18576: extern volatile __bit SCS1 __at(0x7E99);
[; ;pic18f65j50.h: 18579: extern volatile __bit SDA __at(0x7C14);
[; ;pic18f65j50.h: 18582: extern volatile __bit SDA2 __at(0x7C1D);
[; ;pic18f65j50.h: 18585: extern volatile __bit SDI __at(0x7C14);
[; ;pic18f65j50.h: 18588: extern volatile __bit SDI2 __at(0x7C1D);
[; ;pic18f65j50.h: 18591: extern volatile __bit SDO __at(0x7C15);
[; ;pic18f65j50.h: 18594: extern volatile __bit SDO2 __at(0x7C1C);
[; ;pic18f65j50.h: 18597: extern volatile __bit SE0 __at(0x7B2D);
[; ;pic18f65j50.h: 18600: extern volatile __bit __attribute__((__deprecated__)) SEN __at(0x7E28);
[; ;pic18f65j50.h: 18603: extern volatile __bit SEN1 __at(0x7E28);
[; ;pic18f65j50.h: 18606: extern volatile __bit SEN2 __at(0x7B58);
[; ;pic18f65j50.h: 18609: extern volatile __bit __attribute__((__deprecated__)) SENDB __at(0x7D6B);
[; ;pic18f65j50.h: 18612: extern volatile __bit SENDB1 __at(0x7D6B);
[; ;pic18f65j50.h: 18615: extern volatile __bit SENDB2 __at(0x7D43);
[; ;pic18f65j50.h: 18618: extern volatile __bit __attribute__((__deprecated__)) SMP __at(0x7E3F);
[; ;pic18f65j50.h: 18621: extern volatile __bit SMP1 __at(0x7E3F);
[; ;pic18f65j50.h: 18624: extern volatile __bit SMP2 __at(0x7B6F);
[; ;pic18f65j50.h: 18627: extern volatile __bit SOFIE __at(0x7AE6);
[; ;pic18f65j50.h: 18630: extern volatile __bit SOFIF __at(0x7B16);
[; ;pic18f65j50.h: 18633: extern volatile __bit SOSCEN __at(0x7E6B);
[; ;pic18f65j50.h: 18636: extern volatile __bit SOSCEN3 __at(0x7BCB);
[; ;pic18f65j50.h: 18639: extern volatile __bit SP0 __at(0x7FE0);
[; ;pic18f65j50.h: 18642: extern volatile __bit SP1 __at(0x7FE1);
[; ;pic18f65j50.h: 18645: extern volatile __bit SP2 __at(0x7FE2);
[; ;pic18f65j50.h: 18648: extern volatile __bit SP3 __at(0x7FE3);
[; ;pic18f65j50.h: 18651: extern volatile __bit SP4 __at(0x7FE4);
[; ;pic18f65j50.h: 18654: extern volatile __bit __attribute__((__deprecated__)) SPEN __at(0x7D67);
[; ;pic18f65j50.h: 18657: extern volatile __bit SPEN1 __at(0x7D67);
[; ;pic18f65j50.h: 18660: extern volatile __bit SPEN2 __at(0x7CE7);
[; ;pic18f65j50.h: 18663: extern volatile __bit SPI1OD __at(0x7E68);
[; ;pic18f65j50.h: 18666: extern volatile __bit SPI2OD __at(0x7E69);
[; ;pic18f65j50.h: 18669: extern volatile __bit __attribute__((__deprecated__)) SREN __at(0x7D65);
[; ;pic18f65j50.h: 18672: extern volatile __bit SREN1 __at(0x7D65);
[; ;pic18f65j50.h: 18675: extern volatile __bit SREN2 __at(0x7CE5);
[; ;pic18f65j50.h: 18678: extern volatile __bit SRENA __at(0x7D65);
[; ;pic18f65j50.h: 18681: extern volatile __bit SS __at(0x7C2F);
[; ;pic18f65j50.h: 18684: extern volatile __bit SS2 __at(0x7C1F);
[; ;pic18f65j50.h: 18687: extern volatile __bit SSP1IE __at(0x7CEB);
[; ;pic18f65j50.h: 18690: extern volatile __bit SSP1IF __at(0x7CF3);
[; ;pic18f65j50.h: 18693: extern volatile __bit SSP1IP __at(0x7CFB);
[; ;pic18f65j50.h: 18696: extern volatile __bit SSP2IE __at(0x7D1F);
[; ;pic18f65j50.h: 18699: extern volatile __bit SSP2IF __at(0x7D27);
[; ;pic18f65j50.h: 18702: extern volatile __bit SSP2IP __at(0x7D2F);
[; ;pic18f65j50.h: 18705: extern volatile __bit __attribute__((__deprecated__)) SSPEN __at(0x7E35);
[; ;pic18f65j50.h: 18708: extern volatile __bit SSPEN1 __at(0x7E35);
[; ;pic18f65j50.h: 18711: extern volatile __bit SSPEN2 __at(0x7B65);
[; ;pic18f65j50.h: 18714: extern volatile __bit SSPIE __at(0x7CEB);
[; ;pic18f65j50.h: 18717: extern volatile __bit SSPIF __at(0x7CF3);
[; ;pic18f65j50.h: 18720: extern volatile __bit SSPIP __at(0x7CFB);
[; ;pic18f65j50.h: 18723: extern volatile __bit __attribute__((__deprecated__)) SSPM0 __at(0x7E30);
[; ;pic18f65j50.h: 18726: extern volatile __bit SSPM01 __at(0x7E30);
[; ;pic18f65j50.h: 18729: extern volatile __bit SSPM02 __at(0x7B60);
[; ;pic18f65j50.h: 18732: extern volatile __bit __attribute__((__deprecated__)) SSPM1 __at(0x7E31);
[; ;pic18f65j50.h: 18735: extern volatile __bit SSPM11 __at(0x7E31);
[; ;pic18f65j50.h: 18738: extern volatile __bit SSPM12 __at(0x7B61);
[; ;pic18f65j50.h: 18741: extern volatile __bit __attribute__((__deprecated__)) SSPM2 __at(0x7E32);
[; ;pic18f65j50.h: 18744: extern volatile __bit SSPM21 __at(0x7E32);
[; ;pic18f65j50.h: 18747: extern volatile __bit SSPM22 __at(0x7B62);
[; ;pic18f65j50.h: 18750: extern volatile __bit __attribute__((__deprecated__)) SSPM3 __at(0x7E33);
[; ;pic18f65j50.h: 18753: extern volatile __bit SSPM31 __at(0x7E33);
[; ;pic18f65j50.h: 18756: extern volatile __bit SSPM32 __at(0x7B63);
[; ;pic18f65j50.h: 18759: extern volatile __bit __attribute__((__deprecated__)) SSPOV __at(0x7E36);
[; ;pic18f65j50.h: 18762: extern volatile __bit SSPOV1 __at(0x7E36);
[; ;pic18f65j50.h: 18765: extern volatile __bit SSPOV2 __at(0x7B66);
[; ;pic18f65j50.h: 18768: extern volatile __bit STALLIE __at(0x7AE5);
[; ;pic18f65j50.h: 18771: extern volatile __bit STALLIF __at(0x7B15);
[; ;pic18f65j50.h: 18774: extern volatile __bit START __at(0x7E3B);
[; ;pic18f65j50.h: 18777: extern volatile __bit START1 __at(0x7E3B);
[; ;pic18f65j50.h: 18780: extern volatile __bit START2 __at(0x7B6B);
[; ;pic18f65j50.h: 18783: extern volatile __bit STKFUL __at(0x7FE7);
[; ;pic18f65j50.h: 18786: extern volatile __bit STKOVF __at(0x7FE7);
[; ;pic18f65j50.h: 18789: extern volatile __bit STKPTR0 __at(0x7FE0);
[; ;pic18f65j50.h: 18792: extern volatile __bit STKPTR1 __at(0x7FE1);
[; ;pic18f65j50.h: 18795: extern volatile __bit STKPTR2 __at(0x7FE2);
[; ;pic18f65j50.h: 18798: extern volatile __bit STKPTR3 __at(0x7FE3);
[; ;pic18f65j50.h: 18801: extern volatile __bit STKPTR4 __at(0x7FE4);
[; ;pic18f65j50.h: 18804: extern volatile __bit STKUNF __at(0x7FE6);
[; ;pic18f65j50.h: 18807: extern volatile __bit STOP __at(0x7E3C);
[; ;pic18f65j50.h: 18810: extern volatile __bit STOP1 __at(0x7E3C);
[; ;pic18f65j50.h: 18813: extern volatile __bit STOP2 __at(0x7B6C);
[; ;pic18f65j50.h: 18816: extern volatile __bit SUSPND __at(0x7B29);
[; ;pic18f65j50.h: 18819: extern volatile __bit SWDTE __at(0x7E00);
[; ;pic18f65j50.h: 18822: extern volatile __bit SWDTEN __at(0x7E00);
[; ;pic18f65j50.h: 18825: extern volatile __bit __attribute__((__deprecated__)) SYNC __at(0x7D6C);
[; ;pic18f65j50.h: 18828: extern volatile __bit SYNC1 __at(0x7D6C);
[; ;pic18f65j50.h: 18831: extern volatile __bit SYNC2 __at(0x7D44);
[; ;pic18f65j50.h: 18834: extern volatile __bit T08BIT __at(0x7EAE);
[; ;pic18f65j50.h: 18837: extern volatile __bit T0CKI __at(0x7C04);
[; ;pic18f65j50.h: 18840: extern volatile __bit T0CS __at(0x7EAD);
[; ;pic18f65j50.h: 18843: extern volatile __bit T0IE __at(0x7F95);
[; ;pic18f65j50.h: 18846: extern volatile __bit T0IF __at(0x7F92);
[; ;pic18f65j50.h: 18849: extern volatile __bit T0IP __at(0x7F8A);
[; ;pic18f65j50.h: 18852: extern volatile __bit T0PS0 __at(0x7EA8);
[; ;pic18f65j50.h: 18855: extern volatile __bit T0PS1 __at(0x7EA9);
[; ;pic18f65j50.h: 18858: extern volatile __bit T0PS2 __at(0x7EAA);
[; ;pic18f65j50.h: 18861: extern volatile __bit T0PS3 __at(0x7EAB);
[; ;pic18f65j50.h: 18864: extern volatile __bit T0SE __at(0x7EAC);
[; ;pic18f65j50.h: 18867: extern volatile __bit T13CKI __at(0x7C10);
[; ;pic18f65j50.h: 18870: extern volatile __bit T1CKPS0 __at(0x7E6C);
[; ;pic18f65j50.h: 18873: extern volatile __bit T1CKPS1 __at(0x7E6D);
[; ;pic18f65j50.h: 18876: extern volatile __bit T1INSYNC __at(0x7E6A);
[; ;pic18f65j50.h: 18879: extern volatile __bit T1OSCEN __at(0x7E6B);
[; ;pic18f65j50.h: 18882: extern volatile __bit T1OSI __at(0x7C11);
[; ;pic18f65j50.h: 18885: extern volatile __bit T1OSO __at(0x7C10);
[; ;pic18f65j50.h: 18888: extern volatile __bit T1RD16 __at(0x7E6F);
[; ;pic18f65j50.h: 18891: extern volatile __bit T1RUN __at(0x7E6E);
[; ;pic18f65j50.h: 18894: extern volatile __bit T1SYNC __at(0x7E6A);
[; ;pic18f65j50.h: 18897: extern volatile __bit T2CKPS0 __at(0x7E50);
[; ;pic18f65j50.h: 18900: extern volatile __bit T2CKPS1 __at(0x7E51);
[; ;pic18f65j50.h: 18903: extern volatile __bit T2OUTPS0 __at(0x7E53);
[; ;pic18f65j50.h: 18906: extern volatile __bit T2OUTPS1 __at(0x7E54);
[; ;pic18f65j50.h: 18909: extern volatile __bit T2OUTPS2 __at(0x7E55);
[; ;pic18f65j50.h: 18912: extern volatile __bit T2OUTPS3 __at(0x7E56);
[; ;pic18f65j50.h: 18915: extern volatile __bit T3CCP1 __at(0x7BCB);
[; ;pic18f65j50.h: 18918: extern volatile __bit T3CCP2 __at(0x7BCE);
[; ;pic18f65j50.h: 18921: extern volatile __bit T3CKPS0 __at(0x7BCC);
[; ;pic18f65j50.h: 18924: extern volatile __bit T3CKPS1 __at(0x7BCD);
[; ;pic18f65j50.h: 18927: extern volatile __bit T3INSYNC __at(0x7BCA);
[; ;pic18f65j50.h: 18930: extern volatile __bit T3RD16 __at(0x7BCF);
[; ;pic18f65j50.h: 18933: extern volatile __bit T3SYNC __at(0x7BCA);
[; ;pic18f65j50.h: 18936: extern volatile __bit T4CKPS0 __at(0x7BB0);
[; ;pic18f65j50.h: 18939: extern volatile __bit T4CKPS1 __at(0x7BB1);
[; ;pic18f65j50.h: 18942: extern volatile __bit T4OUTPS0 __at(0x7BB3);
[; ;pic18f65j50.h: 18945: extern volatile __bit T4OUTPS1 __at(0x7BB4);
[; ;pic18f65j50.h: 18948: extern volatile __bit T4OUTPS2 __at(0x7BB5);
[; ;pic18f65j50.h: 18951: extern volatile __bit T4OUTPS3 __at(0x7BB6);
[; ;pic18f65j50.h: 18954: extern volatile __bit TMR0IE __at(0x7F95);
[; ;pic18f65j50.h: 18957: extern volatile __bit TMR0IF __at(0x7F92);
[; ;pic18f65j50.h: 18960: extern volatile __bit TMR0IP __at(0x7F8A);
[; ;pic18f65j50.h: 18963: extern volatile __bit TMR0ON __at(0x7EAF);
[; ;pic18f65j50.h: 18966: extern volatile __bit TMR1CS __at(0x7E69);
[; ;pic18f65j50.h: 18969: extern volatile __bit TMR1IE __at(0x7CE8);
[; ;pic18f65j50.h: 18972: extern volatile __bit TMR1IF __at(0x7CF0);
[; ;pic18f65j50.h: 18975: extern volatile __bit TMR1IP __at(0x7CF8);
[; ;pic18f65j50.h: 18978: extern volatile __bit TMR1ON __at(0x7E68);
[; ;pic18f65j50.h: 18981: extern volatile __bit TMR2IE __at(0x7CE9);
[; ;pic18f65j50.h: 18984: extern volatile __bit TMR2IF __at(0x7CF1);
[; ;pic18f65j50.h: 18987: extern volatile __bit TMR2IP __at(0x7CF9);
[; ;pic18f65j50.h: 18990: extern volatile __bit TMR2ON __at(0x7E52);
[; ;pic18f65j50.h: 18993: extern volatile __bit TMR3CS __at(0x7BC9);
[; ;pic18f65j50.h: 18996: extern volatile __bit TMR3IE __at(0x7D01);
[; ;pic18f65j50.h: 18999: extern volatile __bit TMR3IF __at(0x7D09);
[; ;pic18f65j50.h: 19002: extern volatile __bit TMR3IP __at(0x7D11);
[; ;pic18f65j50.h: 19005: extern volatile __bit TMR3ON __at(0x7BC8);
[; ;pic18f65j50.h: 19008: extern volatile __bit TMR4IE __at(0x7D1B);
[; ;pic18f65j50.h: 19011: extern volatile __bit TMR4IF __at(0x7D23);
[; ;pic18f65j50.h: 19014: extern volatile __bit TMR4IP __at(0x7D2B);
[; ;pic18f65j50.h: 19017: extern volatile __bit TMR4ON __at(0x7BB2);
[; ;pic18f65j50.h: 19020: extern volatile __bit TO __at(0x7E83);
[; ;pic18f65j50.h: 19023: extern volatile __bit TRISA0 __at(0x7C90);
[; ;pic18f65j50.h: 19026: extern volatile __bit TRISA1 __at(0x7C91);
[; ;pic18f65j50.h: 19029: extern volatile __bit TRISA2 __at(0x7C92);
[; ;pic18f65j50.h: 19032: extern volatile __bit TRISA3 __at(0x7C93);
[; ;pic18f65j50.h: 19035: extern volatile __bit TRISA4 __at(0x7C94);
[; ;pic18f65j50.h: 19038: extern volatile __bit TRISA5 __at(0x7C95);
[; ;pic18f65j50.h: 19041: extern volatile __bit TRISA6 __at(0x7C96);
[; ;pic18f65j50.h: 19044: extern volatile __bit TRISA7 __at(0x7C97);
[; ;pic18f65j50.h: 19047: extern volatile __bit TRISB0 __at(0x7C98);
[; ;pic18f65j50.h: 19050: extern volatile __bit TRISB1 __at(0x7C99);
[; ;pic18f65j50.h: 19053: extern volatile __bit TRISB2 __at(0x7C9A);
[; ;pic18f65j50.h: 19056: extern volatile __bit TRISB3 __at(0x7C9B);
[; ;pic18f65j50.h: 19059: extern volatile __bit TRISB4 __at(0x7C9C);
[; ;pic18f65j50.h: 19062: extern volatile __bit TRISB5 __at(0x7C9D);
[; ;pic18f65j50.h: 19065: extern volatile __bit TRISB6 __at(0x7C9E);
[; ;pic18f65j50.h: 19068: extern volatile __bit TRISB7 __at(0x7C9F);
[; ;pic18f65j50.h: 19071: extern volatile __bit TRISC0 __at(0x7CA0);
[; ;pic18f65j50.h: 19074: extern volatile __bit TRISC1 __at(0x7CA1);
[; ;pic18f65j50.h: 19077: extern volatile __bit TRISC2 __at(0x7CA2);
[; ;pic18f65j50.h: 19080: extern volatile __bit TRISC3 __at(0x7CA3);
[; ;pic18f65j50.h: 19083: extern volatile __bit TRISC4 __at(0x7CA4);
[; ;pic18f65j50.h: 19086: extern volatile __bit TRISC5 __at(0x7CA5);
[; ;pic18f65j50.h: 19089: extern volatile __bit TRISC6 __at(0x7CA6);
[; ;pic18f65j50.h: 19092: extern volatile __bit TRISC7 __at(0x7CA7);
[; ;pic18f65j50.h: 19095: extern volatile __bit TRISD0 __at(0x7CA8);
[; ;pic18f65j50.h: 19098: extern volatile __bit TRISD1 __at(0x7CA9);
[; ;pic18f65j50.h: 19101: extern volatile __bit TRISD2 __at(0x7CAA);
[; ;pic18f65j50.h: 19104: extern volatile __bit TRISD3 __at(0x7CAB);
[; ;pic18f65j50.h: 19107: extern volatile __bit TRISD4 __at(0x7CAC);
[; ;pic18f65j50.h: 19110: extern volatile __bit TRISD5 __at(0x7CAD);
[; ;pic18f65j50.h: 19113: extern volatile __bit TRISD6 __at(0x7CAE);
[; ;pic18f65j50.h: 19116: extern volatile __bit TRISD7 __at(0x7CAF);
[; ;pic18f65j50.h: 19119: extern volatile __bit TRISE0 __at(0x7CB0);
[; ;pic18f65j50.h: 19122: extern volatile __bit TRISE1 __at(0x7CB1);
[; ;pic18f65j50.h: 19125: extern volatile __bit TRISE2 __at(0x7CB2);
[; ;pic18f65j50.h: 19128: extern volatile __bit TRISE3 __at(0x7CB3);
[; ;pic18f65j50.h: 19131: extern volatile __bit TRISE4 __at(0x7CB4);
[; ;pic18f65j50.h: 19134: extern volatile __bit TRISE5 __at(0x7CB5);
[; ;pic18f65j50.h: 19137: extern volatile __bit TRISE6 __at(0x7CB6);
[; ;pic18f65j50.h: 19140: extern volatile __bit TRISE7 __at(0x7CB7);
[; ;pic18f65j50.h: 19143: extern volatile __bit TRISF2 __at(0x7CBA);
[; ;pic18f65j50.h: 19146: extern volatile __bit TRISF3 __at(0x7CBB);
[; ;pic18f65j50.h: 19149: extern volatile __bit TRISF4 __at(0x7CBC);
[; ;pic18f65j50.h: 19152: extern volatile __bit TRISF5 __at(0x7CBD);
[; ;pic18f65j50.h: 19155: extern volatile __bit TRISF6 __at(0x7CBE);
[; ;pic18f65j50.h: 19158: extern volatile __bit TRISF7 __at(0x7CBF);
[; ;pic18f65j50.h: 19161: extern volatile __bit TRISG0 __at(0x7CC0);
[; ;pic18f65j50.h: 19164: extern volatile __bit TRISG1 __at(0x7CC1);
[; ;pic18f65j50.h: 19167: extern volatile __bit TRISG2 __at(0x7CC2);
[; ;pic18f65j50.h: 19170: extern volatile __bit TRISG3 __at(0x7CC3);
[; ;pic18f65j50.h: 19173: extern volatile __bit TRISG4 __at(0x7CC4);
[; ;pic18f65j50.h: 19176: extern volatile __bit __attribute__((__deprecated__)) TRMT __at(0x7D69);
[; ;pic18f65j50.h: 19179: extern volatile __bit TRMT1 __at(0x7D69);
[; ;pic18f65j50.h: 19182: extern volatile __bit TRMT2 __at(0x7D41);
[; ;pic18f65j50.h: 19185: extern volatile __bit TRNIE __at(0x7AE3);
[; ;pic18f65j50.h: 19188: extern volatile __bit TRNIF __at(0x7B13);
[; ;pic18f65j50.h: 19191: extern volatile __bit TUN0 __at(0x7CD8);
[; ;pic18f65j50.h: 19194: extern volatile __bit TUN1 __at(0x7CD9);
[; ;pic18f65j50.h: 19197: extern volatile __bit TUN2 __at(0x7CDA);
[; ;pic18f65j50.h: 19200: extern volatile __bit TUN3 __at(0x7CDB);
[; ;pic18f65j50.h: 19203: extern volatile __bit TUN4 __at(0x7CDC);
[; ;pic18f65j50.h: 19206: extern volatile __bit TUN5 __at(0x7CDD);
[; ;pic18f65j50.h: 19209: extern volatile __bit TX __at(0x7C16);
[; ;pic18f65j50.h: 19212: extern volatile __bit TX1IE __at(0x7CEC);
[; ;pic18f65j50.h: 19215: extern volatile __bit TX1IF __at(0x7CF4);
[; ;pic18f65j50.h: 19218: extern volatile __bit TX1IP __at(0x7CFC);
[; ;pic18f65j50.h: 19221: extern volatile __bit TX2 __at(0x7C31);
[; ;pic18f65j50.h: 19224: extern volatile __bit TX2IE __at(0x7D1C);
[; ;pic18f65j50.h: 19227: extern volatile __bit TX2IF __at(0x7D24);
[; ;pic18f65j50.h: 19230: extern volatile __bit TX2IP __at(0x7D2C);
[; ;pic18f65j50.h: 19233: extern volatile __bit TX8_92 __at(0x7D46);
[; ;pic18f65j50.h: 19236: extern volatile __bit __attribute__((__deprecated__)) TX9 __at(0x7D6E);
[; ;pic18f65j50.h: 19239: extern volatile __bit TX91 __at(0x7D6E);
[; ;pic18f65j50.h: 19242: extern volatile __bit TX92 __at(0x7D46);
[; ;pic18f65j50.h: 19245: extern volatile __bit __attribute__((__deprecated__)) TX9D __at(0x7D68);
[; ;pic18f65j50.h: 19248: extern volatile __bit TX9D1 __at(0x7D68);
[; ;pic18f65j50.h: 19251: extern volatile __bit TX9D2 __at(0x7D40);
[; ;pic18f65j50.h: 19254: extern volatile __bit TXB0IE __at(0x7D1A);
[; ;pic18f65j50.h: 19257: extern volatile __bit TXB1IE __at(0x7D1B);
[; ;pic18f65j50.h: 19260: extern volatile __bit TXB2IE __at(0x7D1C);
[; ;pic18f65j50.h: 19263: extern volatile __bit TXBNIE __at(0x7D1C);
[; ;pic18f65j50.h: 19266: extern volatile __bit TXBNIF __at(0x7D24);
[; ;pic18f65j50.h: 19269: extern volatile __bit TXBNIP __at(0x7D2C);
[; ;pic18f65j50.h: 19272: extern volatile __bit TXCKP1 __at(0x7BF4);
[; ;pic18f65j50.h: 19275: extern volatile __bit TXCKP2 __at(0x7BE4);
[; ;pic18f65j50.h: 19278: extern volatile __bit TXD82 __at(0x7D40);
[; ;pic18f65j50.h: 19281: extern volatile __bit __attribute__((__deprecated__)) TXEN __at(0x7D6D);
[; ;pic18f65j50.h: 19284: extern volatile __bit TXEN1 __at(0x7D6D);
[; ;pic18f65j50.h: 19287: extern volatile __bit TXEN2 __at(0x7D45);
[; ;pic18f65j50.h: 19290: extern volatile __bit TXIE __at(0x7CEC);
[; ;pic18f65j50.h: 19293: extern volatile __bit TXIF __at(0x7CF4);
[; ;pic18f65j50.h: 19296: extern volatile __bit TXIP __at(0x7CFC);
[; ;pic18f65j50.h: 19299: extern volatile __bit U1OD __at(0x7E70);
[; ;pic18f65j50.h: 19302: extern volatile __bit U2OD __at(0x7E71);
[; ;pic18f65j50.h: 19305: extern volatile __bit __attribute__((__deprecated__)) UA __at(0x7E39);
[; ;pic18f65j50.h: 19308: extern volatile __bit UA1 __at(0x7E39);
[; ;pic18f65j50.h: 19311: extern volatile __bit UA2 __at(0x7B69);
[; ;pic18f65j50.h: 19314: extern volatile __bit UERRIE __at(0x7AE1);
[; ;pic18f65j50.h: 19317: extern volatile __bit UERRIF __at(0x7B11);
[; ;pic18f65j50.h: 19320: extern volatile __bit ULPWUIN __at(0x7C00);
[; ;pic18f65j50.h: 19323: extern volatile __bit UOEMON __at(0x7AFE);
[; ;pic18f65j50.h: 19326: extern volatile __bit UPP0 __at(0x7AF8);
[; ;pic18f65j50.h: 19329: extern volatile __bit UPP1 __at(0x7AF9);
[; ;pic18f65j50.h: 19332: extern volatile __bit UPUEN __at(0x7AFC);
[; ;pic18f65j50.h: 19335: extern volatile __bit URSTIE __at(0x7AE0);
[; ;pic18f65j50.h: 19338: extern volatile __bit URSTIF __at(0x7B10);
[; ;pic18f65j50.h: 19341: extern volatile __bit USART1OD __at(0x7E70);
[; ;pic18f65j50.h: 19344: extern volatile __bit USART2OD __at(0x7E71);
[; ;pic18f65j50.h: 19347: extern volatile __bit USBEN __at(0x7B2B);
[; ;pic18f65j50.h: 19350: extern volatile __bit USBIE __at(0x7D04);
[; ;pic18f65j50.h: 19353: extern volatile __bit USBIF __at(0x7D0C);
[; ;pic18f65j50.h: 19356: extern volatile __bit USBIP __at(0x7D14);
[; ;pic18f65j50.h: 19359: extern volatile __bit UTEYE __at(0x7AFF);
[; ;pic18f65j50.h: 19362: extern volatile __bit UTRDIS __at(0x7AFB);
[; ;pic18f65j50.h: 19365: extern volatile __bit VCFG0 __at(0x7E16);
[; ;pic18f65j50.h: 19368: extern volatile __bit VCFG01 __at(0x7E0C);
[; ;pic18f65j50.h: 19371: extern volatile __bit VCFG1 __at(0x7E17);
[; ;pic18f65j50.h: 19374: extern volatile __bit VCFG11 __at(0x7E0D);
[; ;pic18f65j50.h: 19377: extern volatile __bit VREFM __at(0x7C02);
[; ;pic18f65j50.h: 19380: extern volatile __bit VREFP __at(0x7C03);
[; ;pic18f65j50.h: 19383: extern volatile __bit W4E __at(0x7BF1);
[; ;pic18f65j50.h: 19386: extern volatile __bit WAIT0 __at(0x7E5C);
[; ;pic18f65j50.h: 19389: extern volatile __bit WAIT1 __at(0x7E5D);
[; ;pic18f65j50.h: 19392: extern volatile __bit WAITB0 __at(0x7A46);
[; ;pic18f65j50.h: 19395: extern volatile __bit WAITB1 __at(0x7A47);
[; ;pic18f65j50.h: 19398: extern volatile __bit WAITE0 __at(0x7A40);
[; ;pic18f65j50.h: 19401: extern volatile __bit WAITE1 __at(0x7A41);
[; ;pic18f65j50.h: 19404: extern volatile __bit WAITM0 __at(0x7A42);
[; ;pic18f65j50.h: 19407: extern volatile __bit WAITM1 __at(0x7A43);
[; ;pic18f65j50.h: 19410: extern volatile __bit WAITM2 __at(0x7A44);
[; ;pic18f65j50.h: 19413: extern volatile __bit WAITM3 __at(0x7A45);
[; ;pic18f65j50.h: 19416: extern volatile __bit __attribute__((__deprecated__)) WCOL __at(0x7E37);
[; ;pic18f65j50.h: 19419: extern volatile __bit WCOL1 __at(0x7E37);
[; ;pic18f65j50.h: 19422: extern volatile __bit WCOL2 __at(0x7B67);
[; ;pic18f65j50.h: 19425: extern volatile __bit WM0 __at(0x7E58);
[; ;pic18f65j50.h: 19428: extern volatile __bit WM1 __at(0x7E59);
[; ;pic18f65j50.h: 19431: extern volatile __bit WPROG __at(0x7D35);
[; ;pic18f65j50.h: 19434: extern volatile __bit WR __at(0x7D31);
[; ;pic18f65j50.h: 19437: extern volatile __bit WRE __at(0x7C21);
[; ;pic18f65j50.h: 19440: extern volatile __bit WREN __at(0x7D32);
[; ;pic18f65j50.h: 19443: extern volatile __bit WRERR __at(0x7D33);
[; ;pic18f65j50.h: 19446: extern volatile __bit WRSP __at(0x7A51);
[; ;pic18f65j50.h: 19449: extern volatile __bit __attribute__((__deprecated__)) WUE __at(0x7BF1);
[; ;pic18f65j50.h: 19452: extern volatile __bit WUE1 __at(0x7BF1);
[; ;pic18f65j50.h: 19455: extern volatile __bit WUE2 __at(0x7BE1);
[; ;pic18f65j50.h: 19458: extern volatile __bit ZERO __at(0x7EC2);
[; ;pic18f65j50.h: 19461: extern volatile __bit nA2 __at(0x7B6D);
[; ;pic18f65j50.h: 19464: extern volatile __bit nADDRESS2 __at(0x7B6D);
[; ;pic18f65j50.h: 19467: extern volatile __bit nBOR __at(0x7E80);
[; ;pic18f65j50.h: 19470: extern volatile __bit nCM __at(0x7E85);
[; ;pic18f65j50.h: 19473: extern volatile __bit nPD __at(0x7E82);
[; ;pic18f65j50.h: 19476: extern volatile __bit nPOR __at(0x7E81);
[; ;pic18f65j50.h: 19479: extern volatile __bit nRBPU __at(0x7F8F);
[; ;pic18f65j50.h: 19482: extern volatile __bit nRI __at(0x7E84);
[; ;pic18f65j50.h: 19485: extern volatile __bit nT1SYNC __at(0x7E6A);
[; ;pic18f65j50.h: 19488: extern volatile __bit nT3SYNC __at(0x7BCA);
[; ;pic18f65j50.h: 19491: extern volatile __bit nTO __at(0x7E83);
[; ;pic18f65j50.h: 19494: extern volatile __bit nW2 __at(0x7B6A);
[; ;pic18f65j50.h: 19497: extern volatile __bit nWRITE2 __at(0x7B6A);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 20: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 156: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 157: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 158: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 192: unsigned char __t1rd16on(void);
[; ;pic18.h: 193: unsigned char __t3rd16on(void);
"16 main.h
[p x WDTEN=OFF ]
"17
[p x PLLDIV=1 ]
"18
[p x STVREN=ON ]
"19
[p x XINST=OFF ]
"20
[p x DEBUG=OFF ]
"23
[p x CPUDIV=OSC1 ]
"24
[p x CP0=OFF ]
"27
[p x FOSC=INTOSCPLLO ]
"28
[p x FCMEN=OFF ]
"29
[p x IESO=OFF ]
"32
[p x WDTPS=2048 ]
"37
[p x CCP2MX=DEFAULT ]
"38
[p x MSSPMSK=MSK5 ]
"110
[v _edigit `i ~T0 @X0 1 e ]
[i _edigit
-> 0 `i
]
[; ;main.h: 110: int edigit = 0;
[; ;main.c: 19: enum Op_Mode{IDLE_MODE, MANUAL_MODE, AUTO_MODE};
[; ;main.c: 20: enum Lifter_Stage{standby, moveup, stoptop, movedown};
"22 main.c
[v _Serial_Flag `uc ~T0 @X0 1 e ]
[i _Serial_Flag
-> -> 0 `i `uc
]
[; ;main.c: 22: unsigned char Serial_Flag = 0;
"23
[v _Serial_GData `uc ~T0 @X0 1 e ]
[i _Serial_GData
-> -> 0 `i `uc
]
[; ;main.c: 23: unsigned char Serial_GData = 0;
"24
[v _Serial_Buffer `uc ~T0 @X0 -> 16 `i e ]
[; ;main.c: 24: unsigned char Serial_Buffer[16];
"25
[v _Serial_Temp_Buffer `uc ~T0 @X0 -> 16 `i e ]
[; ;main.c: 25: unsigned char Serial_Temp_Buffer[16];
"26
[v _Serial_Buffer_Out `uc ~T0 @X0 -> 16 `i e ]
[; ;main.c: 26: unsigned char Serial_Buffer_Out[16];
"27
[v _Stop `uc ~T0 @X0 1 e ]
[i _Stop
-> -> 0 `i `uc
]
[; ;main.c: 27: unsigned char Stop = 0;
"28
[v _Busy `uc ~T0 @X0 1 e ]
[i _Busy
-> -> 0 `i `uc
]
[; ;main.c: 28: unsigned char Busy = 0;
"30
[v _Serial_Count `ui ~T0 @X0 1 e ]
[; ;main.c: 30: unsigned int Serial_Count;
"31
[v _ETemp `ui ~T0 @X0 1 e ]
[; ;main.c: 31: unsigned int ETemp;
"33
[v _number `Vl ~T0 @X0 1 e ]
[i _number
-> -> 0 `i `l
]
[v _Old_Number `Vl ~T0 @X0 1 e ]
[i _Old_Number
-> -> 65535 `ui `l
]
[; ;main.c: 33: volatile long number=0, Old_Number = 0xFFFF;
"35
[v _TotalNumL `Vl ~T0 @X0 1 e ]
[i _TotalNumL
-> -> 0 `i `l
]
[v _TotalNumH `Vl ~T0 @X0 1 e ]
[i _TotalNumH
-> -> 0 `i `l
]
[; ;main.c: 35: volatile long TotalNumL=0, TotalNumH=0;
"37
[v _TotalNum `Vl ~T0 @X0 1 e ]
[i _TotalNum
-> -> 0 `i `l
]
[; ;main.c: 37: volatile long int TotalNum = 0;
"39
[v _digit `Vi ~T0 @X0 1 e ]
[i _digit
-> 1 `i
]
[; ;main.c: 39: volatile int digit=1;
"40
[v _error_digit `Vi ~T0 @X0 1 e ]
[i _error_digit
-> 1 `i
]
[; ;main.c: 40: volatile int error_digit=1;
"41
[v _units `Vi ~T0 @X0 1 e ]
[v _tens `Vi ~T0 @X0 1 e ]
[v _hundreds `Vi ~T0 @X0 1 e ]
[v _thousands `Vi ~T0 @X0 1 e ]
[; ;main.c: 41: volatile int units, tens, hundreds, thousands;
"42
[v _EAdd_High `Vi ~T0 @X0 1 e ]
[v _EAdd_Low `Vi ~T0 @X0 1 e ]
[v _Edigit `Vi ~T0 @X0 1 e ]
[i _Edigit
-> 0 `i
]
[; ;main.c: 42: volatile int EAdd_High, EAdd_Low, Edigit=0;
"43
[v _TotalNum_HighH `Vi ~T0 @X0 1 e ]
[v _TotalNum_HighL `Vi ~T0 @X0 1 e ]
[v _TotalNum_LowH `Vi ~T0 @X0 1 e ]
[v _TotalNum_LowL `Vi ~T0 @X0 1 e ]
[; ;main.c: 43: volatile int TotalNum_HighH, TotalNum_HighL, TotalNum_LowH, TotalNum_LowL;
"44
[v _Temp `Vi ~T0 @X0 1 e ]
[; ;main.c: 44: volatile int Temp;
"45
[v _TempNum `Vi ~T0 @X0 1 e ]
[; ;main.c: 45: volatile int TempNum;
"46
[v _startup `Vi ~T0 @X0 1 e ]
[i _startup
-> 1 `i
]
[; ;main.c: 46: volatile int startup = 1;
"48
[v _OpMode `Vuc ~T0 @X0 1 e ]
[i _OpMode
-> . `E5223 1 `uc
]
[; ;main.c: 48: volatile char OpMode = MANUAL_MODE;
"49
[v _error_number `Vuc ~T0 @X0 1 e ]
[i _error_number
-> -> 48 `ui `uc
]
[; ;main.c: 49: volatile char error_number = '0';
"50
[v _warning_number `Vuc ~T0 @X0 1 e ]
[i _warning_number
-> -> 48 `ui `uc
]
[; ;main.c: 50: volatile char warning_number = '0';
"51
[v _update_7seg `Vuc ~T0 @X0 1 e ]
[i _update_7seg
-> -> ! != -> 1 `i -> 0 `i `i `uc
]
[; ;main.c: 51: volatile char update_7seg = !1;
"52
[v _TMR0IF_triggered `Vuc ~T0 @X0 1 e ]
[i _TMR0IF_triggered
-> -> ! != -> 1 `i -> 0 `i `i `uc
]
[; ;main.c: 52: volatile char TMR0IF_triggered = !1;
"53
[v _TMR1IF_triggered `Vuc ~T0 @X0 1 e ]
[i _TMR1IF_triggered
-> -> ! != -> 1 `i -> 0 `i `i `uc
]
[; ;main.c: 53: volatile char TMR1IF_triggered = !1;
"54
[v _TMR2IF_triggered `Vuc ~T0 @X0 1 e ]
[i _TMR2IF_triggered
-> -> ! != -> 1 `i -> 0 `i `i `uc
]
[; ;main.c: 54: volatile char TMR2IF_triggered = !1;
"55
[v _error `Vuc ~T0 @X0 1 e ]
[i _error
-> -> 0 `i `uc
]
[; ;main.c: 55: volatile char error = 0;
"56
[v _warning `Vuc ~T0 @X0 1 e ]
[i _warning
-> -> 0 `i `uc
]
[; ;main.c: 56: volatile char warning = 0;
"57
[v _FeederRotate1 `Vuc ~T0 @X0 1 e ]
[i _FeederRotate1
-> -> 0 `i `uc
]
[; ;main.c: 57: volatile char FeederRotate1 = 0;
"58
[v _FeederRotate2 `Vuc ~T0 @X0 1 e ]
[i _FeederRotate2
-> -> 0 `i `uc
]
[; ;main.c: 58: volatile char FeederRotate2 = 0;
"60
[v _error1counter `Vl ~T0 @X0 1 e ]
[i _error1counter
-> -> 50 `i `l
]
[; ;main.c: 60: volatile long error1counter = 50;
"61
[v _error2counter `Vl ~T0 @X0 1 e ]
[i _error2counter
-> -> 30 `i `l
]
[; ;main.c: 61: volatile long error2counter = 30;
"62
[v _error3counter `Vl ~T0 @X0 1 e ]
[i _error3counter
-> -> 30 `i `l
]
[; ;main.c: 62: volatile long error3counter = 30;
"63
[v _error4counter `Vl ~T0 @X0 1 e ]
[i _error4counter
-> -> 30 `i `l
]
[; ;main.c: 63: volatile long error4counter = 30;
"64
[v _error5counter `Vl ~T0 @X0 1 e ]
[i _error5counter
-> -> 30 `i `l
]
[; ;main.c: 64: volatile long error5counter = 30;
"65
[v _error6counter `Vl ~T0 @X0 1 e ]
[i _error6counter
-> -> 30 `i `l
]
[; ;main.c: 65: volatile long error6counter = 30;
"67
[v _LiftUpHoldCounter `ui ~T0 @X0 1 e ]
[i _LiftUpHoldCounter
-> -> 5 `i `ui
]
[; ;main.c: 67: unsigned int LiftUpHoldCounter = 5;
"69
[v _sw1counter `Vi ~T0 @X0 1 e ]
[i _sw1counter
-> 20 `i
]
[; ;main.c: 69: volatile int sw1counter = 20;
"70
[v _LiftUpTime `Vi ~T0 @X0 1 e ]
[i _LiftUpTime
-> 50 `i
]
[; ;main.c: 70: volatile int LiftUpTime = 50;
"71
[v _FeederRotate1Time `Vi ~T0 @X0 1 e ]
[i _FeederRotate1Time
-> 50 `i
]
[; ;main.c: 71: volatile int FeederRotate1Time = 50;
"72
[v _FeederRotate2Time `Vi ~T0 @X0 1 e ]
[i _FeederRotate2Time
-> 50 `i
]
[; ;main.c: 72: volatile int FeederRotate2Time = 50;
"74
[v _lifter `uc ~T0 @X0 1 e ]
[i _lifter
-> . `E5227 0 `uc
]
[; ;main.c: 74: char lifter = standby;
"75
[v _Lifter_Use `uc ~T0 @X0 1 e ]
[i _Lifter_Use
-> -> 0 `i `uc
]
[; ;main.c: 75: char Lifter_Use = 0;
"76
[v _LifterFault `uc ~T0 @X0 1 e ]
[i _LifterFault
-> -> 0 `i `uc
]
[; ;main.c: 76: char LifterFault = 0;
[; ;main.c: 78: void ISR_UpdateDisplay(void);
[; ;main.c: 79: void init(void);
[; ;main.c: 80: void DelayTime_1ms(unsigned short int time);
[; ;main.c: 81: void DelayTime_10ms(unsigned short int time);
[; ;main.c: 82: void Lifter_Init(void);
[; ;main.c: 83: void Lifter_Stop ();
[; ;main.c: 84: void Lifter_Up();
[; ;main.c: 85: void Lifter_Down();
[; ;main.c: 86: void Lifter_Brake ();
[; ;main.c: 87: void Feeder_Stop ();
[; ;main.c: 88: void Feeder_Rotate1();
[; ;main.c: 89: void Feeder_Rotate2();
[; ;main.c: 90: void Feeder_Brake ();
[; ;main.c: 91: void CapFillingStart (void);
[; ;main.c: 92: void InitTimer0(void);
[; ;main.c: 93: void InitTimer1(void);
[; ;main.c: 94: void InitTimer2(void);
[; ;main.c: 95: void flush(void);
[; ;main.c: 96: void flushOut(void);
[; ;main.c: 97: extern void displayinit(void);
[; ;main.c: 98: extern void displayno(int digit, int number);
[; ;main.c: 99: extern void Display_Error(int enumber);
[; ;main.c: 100: extern void Display_Warning(int enumber);
[; ;main.c: 101: extern void Display_Version();
[; ;main.c: 102: extern void i2c_Init(void);
[; ;main.c: 103: extern void i2c_Wait(void);
[; ;main.c: 104: extern void i2c_Start(void);
[; ;main.c: 105: extern void i2c_Restart(void);
[; ;main.c: 106: extern void i2c_Stop(void);
[; ;main.c: 107: extern void i2c_Write(unsigned char data);
[; ;main.c: 108: extern void i2c_Address(unsigned char address, unsigned char mode);
[; ;main.c: 109: extern int i2c_Read(unsigned char ack);
[; ;main.c: 110: extern void write_i2c(long address, int data);
[; ;main.c: 111: extern int read_i2c(long address);
[; ;main.c: 112: extern void initUSART(void);
[; ;main.c: 113: extern void Write1USART(char data);
[; ;main.c: 114: extern char Read1USART(void);
[v $root$_main `(v ~T0 @X0 0 e ]
"117
[v _main `(v ~T0 @X0 1 ef ]
"118
{
[; ;main.c: 117: void main(void)
[; ;main.c: 118: {
[e :U _main ]
[f ]
"119
[v _sol_activation_on_time `ui ~T0 @X0 1 a ]
[; ;main.c: 119: unsigned int sol_activation_on_time = 30;
[e = _sol_activation_on_time -> -> 30 `i `ui ]
"120
[v _sol_activation_off_time `ui ~T0 @X0 1 a ]
[; ;main.c: 120: unsigned int sol_activation_off_time = 50;
[e = _sol_activation_off_time -> -> 50 `i `ui ]
"121
[v _lifter_stop_delay_time `ui ~T0 @X0 1 a ]
[; ;main.c: 121: unsigned int lifter_stop_delay_time = 0;
[e = _lifter_stop_delay_time -> -> 0 `i `ui ]
"122
[v _sol_on_time `Vuc ~T0 @X0 1 a ]
"123
[v _sol_off_time `Vuc ~T0 @X0 1 a ]
"124
[v _lift_up_hold_time `Vuc ~T0 @X0 1 a ]
"125
[v _lifter_up_position `Vuc ~T0 @X0 1 a ]
"126
[v _num1 `Vuc ~T0 @X0 1 a ]
"127
[v _num2 `Vuc ~T0 @X0 1 a ]
"128
[v _num3 `Vuc ~T0 @X0 1 a ]
"129
[v _num4 `Vuc ~T0 @X0 1 a ]
"131
[v _start_capping `uc ~T0 @X0 1 a ]
[; ;main.c: 122: volatile unsigned char sol_on_time;
[; ;main.c: 123: volatile unsigned char sol_off_time;
[; ;main.c: 124: volatile unsigned char lift_up_hold_time;
[; ;main.c: 125: volatile unsigned char lifter_up_position;
[; ;main.c: 126: volatile unsigned char num1;
[; ;main.c: 127: volatile unsigned char num2;
[; ;main.c: 128: volatile unsigned char num3;
[; ;main.c: 129: volatile unsigned char num4;
[; ;main.c: 131: char start_capping = 0;
[e = _start_capping -> -> 0 `i `uc ]
"132
[v _FirstRun `uc ~T0 @X0 1 a ]
[; ;main.c: 132: char FirstRun = 1;
[e = _FirstRun -> -> 1 `i `uc ]
"133
[v _LTemp `l ~T0 @X0 1 a ]
"134
[v _i `uc ~T0 @X0 1 a ]
[v _j `uc ~T0 @X0 1 a ]
"135
[v _cap_success `i ~T0 @X0 1 a ]
[; ;main.c: 133: long LTemp;
[; ;main.c: 134: char i, j;
[; ;main.c: 135: int cap_success = 0;
[e = _cap_success -> 0 `i ]
"136
[v _swcounterflag `i ~T0 @X0 1 a ]
[; ;main.c: 136: int swcounterflag=0;
[e = _swcounterflag -> 0 `i ]
"137
[v _capin `i ~T0 @X0 1 a ]
[; ;main.c: 137: int capin = 1;
[e = _capin -> 1 `i ]
[; ;main.c: 140: GIE = 0;
"140
[e = _GIE -> -> 0 `i `b ]
[; ;main.c: 141: init();
"141
[e ( _init ..  ]
[; ;main.c: 142: i2c_Init();
"142
[e ( _i2c_Init ..  ]
[; ;main.c: 143: displayinit();
"143
[e ( _displayinit ..  ]
[; ;main.c: 144: initUSART();
"144
[e ( _initUSART ..  ]
[; ;main.c: 147: RCONbits.IPEN = 1;
"147
[e = . . _RCONbits 6 7 -> -> 1 `i `uc ]
[; ;main.c: 150: IPR3bits.RC2IP = 1;
"150
[e = . . _IPR3bits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 153: INTCONbits.GIEH = 1;
"153
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
[; ;main.c: 154: INTCONbits.GIE=1;
"154
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 162: EAdd_High = 0x0050;
"162
[e = _EAdd_High -> 80 `i ]
[; ;main.c: 163: EAdd_Low = 0x0060;
"163
[e = _EAdd_Low -> 96 `i ]
[; ;main.c: 165: TotalNum_HighH = 0x0080;
"165
[e = _TotalNum_HighH -> 128 `i ]
[; ;main.c: 166: TotalNum_HighL = 0x0070;
"166
[e = _TotalNum_HighL -> 112 `i ]
[; ;main.c: 168: TotalNum_LowH = 0x00A0;
"168
[e = _TotalNum_LowH -> 160 `i ]
[; ;main.c: 169: TotalNum_LowL = 0x0090;
"169
[e = _TotalNum_LowL -> 144 `i ]
[; ;main.c: 171: number = read_i2c(EAdd_High);
"171
[e = _number -> ( _read_i2c (1 -> _EAdd_High `l `l ]
[; ;main.c: 172: number *= 0x100;
"172
[e =* _number -> -> 256 `i `l ]
[; ;main.c: 173: number += read_i2c(EAdd_Low);
"173
[e =+ _number -> ( _read_i2c (1 -> _EAdd_Low `l `l ]
[; ;main.c: 175: TotalNumL = read_i2c(TotalNum_LowH);
"175
[e = _TotalNumL -> ( _read_i2c (1 -> _TotalNum_LowH `l `l ]
[; ;main.c: 176: TotalNumL *= 0x100;
"176
[e =* _TotalNumL -> -> 256 `i `l ]
[; ;main.c: 177: TotalNumL += read_i2c(TotalNum_LowL);
"177
[e =+ _TotalNumL -> ( _read_i2c (1 -> _TotalNum_LowL `l `l ]
[; ;main.c: 179: TotalNumH = read_i2c(TotalNum_HighH);
"179
[e = _TotalNumH -> ( _read_i2c (1 -> _TotalNum_HighH `l `l ]
[; ;main.c: 180: TotalNumH *= 0x100;
"180
[e =* _TotalNumH -> -> 256 `i `l ]
[; ;main.c: 181: TotalNumH += read_i2c(TotalNum_HighL);
"181
[e =+ _TotalNumH -> ( _read_i2c (1 -> _TotalNum_HighL `l `l ]
[; ;main.c: 183: if (number > 9999)
"183
[e $ ! > _number -> -> 9999 `i `l 624  ]
[; ;main.c: 184: {
"184
{
[; ;main.c: 185: number = 0;
"185
[e = _number -> -> 0 `i `l ]
[; ;main.c: 186: Old_Number = number+1;
"186
[e = _Old_Number + _number -> -> 1 `i `l ]
"187
}
[e :U 624 ]
[; ;main.c: 187: }
[; ;main.c: 189: if (TotalNumL > 9999)
"189
[e $ ! > _TotalNumL -> -> 9999 `i `l 625  ]
[; ;main.c: 190: {
"190
{
[; ;main.c: 191: TotalNumL = 0;
"191
[e = _TotalNumL -> -> 0 `i `l ]
"192
}
[e :U 625 ]
[; ;main.c: 192: }
[; ;main.c: 194: if (TotalNumH > 9999)
"194
[e $ ! > _TotalNumH -> -> 9999 `i `l 626  ]
[; ;main.c: 195: {
"195
{
[; ;main.c: 196: TotalNumH = 0;
"196
[e = _TotalNumH -> -> 0 `i `l ]
"197
}
[e :U 626 ]
[; ;main.c: 197: }
[; ;main.c: 199: TotalNum = (TotalNumH * 10000) + TotalNumL;
"199
[e = _TotalNum + * _TotalNumH -> -> 10000 `i `l _TotalNumL ]
[; ;main.c: 201: DelayTime_1ms(100);
"201
[e ( _DelayTime_1ms (1 -> -> 100 `i `us ]
[; ;main.c: 205: units = 0x30+(number%10);
"205
[e = _units -> + -> -> 48 `i `l % _number -> -> 10 `i `l `i ]
[; ;main.c: 206: tens = 0x30+((number%100)/10);
"206
[e = _tens -> + -> -> 48 `i `l / % _number -> -> 100 `i `l -> -> 10 `i `l `i ]
[; ;main.c: 207: hundreds = 0x30+((number%1000)/100);
"207
[e = _hundreds -> + -> -> 48 `i `l / % _number -> -> 1000 `i `l -> -> 100 `i `l `i ]
[; ;main.c: 208: thousands = 0x30+(number/1000);
"208
[e = _thousands -> + -> -> 48 `i `l / _number -> -> 1000 `i `l `i ]
[; ;main.c: 210: Display_Version();
"210
[e ( _Display_Version ..  ]
[; ;main.c: 212: InitTimer0();
"212
[e ( _InitTimer0 ..  ]
[; ;main.c: 213: InitTimer1();
"213
[e ( _InitTimer1 ..  ]
[; ;main.c: 214: InitTimer2();
"214
[e ( _InitTimer2 ..  ]
[; ;main.c: 216: do
"216
[e :U 629 ]
[; ;main.c: 217: {
"217
{
[; ;main.c: 218: Lifter_Init();
"218
[e ( _Lifter_Init ..  ]
[; ;main.c: 219: if(error5counter == 0)
"219
[e $ ! == _error5counter -> -> 0 `i `l 630  ]
[; ;main.c: 220: {
"220
{
[; ;main.c: 221: break;
"221
[e $U 628  ]
"222
}
[e :U 630 ]
"223
}
[; ;main.c: 222: }
[; ;main.c: 223: }while(PORTEbits.RE7);
[e $ != -> . . _PORTEbits 0 7 `i -> -> -> 0 `i `Vuc `i 629  ]
[e :U 628 ]
[; ;main.c: 225: LATBbits.LATB3 = 0;
"225
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 226: Feeder_Stop();
"226
[e ( _Feeder_Stop ..  ]
[; ;main.c: 229: TMR0IF_triggered = !1;
"229
[e = _TMR0IF_triggered -> -> ! != -> 1 `i -> 0 `i `i `uc ]
[; ;main.c: 230: TMR1IF_triggered = !1;
"230
[e = _TMR1IF_triggered -> -> ! != -> 1 `i -> 0 `i `i `uc ]
[; ;main.c: 231: TMR2IF_triggered = !1;
"231
[e = _TMR2IF_triggered -> -> ! != -> 1 `i -> 0 `i `i `uc ]
[; ;main.c: 236: INTCONbits.GIE=0;
"236
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 237: sol_on_time = read_i2c(0x0010);
"237
[e = _sol_on_time -> ( _read_i2c (1 -> -> 16 `i `l `uc ]
[; ;main.c: 238: sol_off_time = read_i2c(0x0020);
"238
[e = _sol_off_time -> ( _read_i2c (1 -> -> 32 `i `l `uc ]
[; ;main.c: 239: lift_up_hold_time = read_i2c(0x0030);
"239
[e = _lift_up_hold_time -> ( _read_i2c (1 -> -> 48 `i `l `uc ]
[; ;main.c: 240: lifter_up_position = read_i2c(0x0040);
"240
[e = _lifter_up_position -> ( _read_i2c (1 -> -> 64 `i `l `uc ]
[; ;main.c: 241: INTCONbits.GIE=1;
"241
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 246: if(sol_on_time > 0xC8)
"246
[e $ ! > -> _sol_on_time `i -> 200 `i 631  ]
[; ;main.c: 247: {
"247
{
[; ;main.c: 248: sol_on_time = 0x1E;
"248
[e = _sol_on_time -> -> 30 `i `uc ]
[; ;main.c: 249: sol_activation_on_time=30;
"249
[e = _sol_activation_on_time -> -> 30 `i `ui ]
[; ;main.c: 250: INTCONbits.GIE=0;
"250
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 251: write_i2c(0x0010, sol_on_time);
"251
[e ( _write_i2c (2 , -> -> 16 `i `l -> _sol_on_time `i ]
[; ;main.c: 252: INTCONbits.GIE=1;
"252
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
"253
}
[; ;main.c: 253: }
[e $U 632  ]
"254
[e :U 631 ]
[; ;main.c: 254: else
[; ;main.c: 255: {
"255
{
[; ;main.c: 256: sol_activation_on_time=sol_on_time;
"256
[e = _sol_activation_on_time -> _sol_on_time `ui ]
"257
}
[e :U 632 ]
[; ;main.c: 257: }
[; ;main.c: 262: if(sol_off_time > 0xC8)
"262
[e $ ! > -> _sol_off_time `i -> 200 `i 633  ]
[; ;main.c: 263: {
"263
{
[; ;main.c: 264: sol_off_time = 0x32;
"264
[e = _sol_off_time -> -> 50 `i `uc ]
[; ;main.c: 265: sol_activation_off_time=50;
"265
[e = _sol_activation_off_time -> -> 50 `i `ui ]
[; ;main.c: 266: INTCONbits.GIE=0;
"266
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 267: write_i2c(0x0020, sol_off_time);
"267
[e ( _write_i2c (2 , -> -> 32 `i `l -> _sol_off_time `i ]
[; ;main.c: 268: INTCONbits.GIE=1;
"268
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
"269
}
[; ;main.c: 269: }
[e $U 634  ]
"270
[e :U 633 ]
[; ;main.c: 270: else
[; ;main.c: 271: {
"271
{
[; ;main.c: 272: sol_activation_off_time=sol_off_time;
"272
[e = _sol_activation_off_time -> _sol_off_time `ui ]
"273
}
[e :U 634 ]
[; ;main.c: 273: }
[; ;main.c: 278: if(lift_up_hold_time > 0xC8)
"278
[e $ ! > -> _lift_up_hold_time `i -> 200 `i 635  ]
[; ;main.c: 279: {
"279
{
[; ;main.c: 280: lift_up_hold_time = 0x05;
"280
[e = _lift_up_hold_time -> -> 5 `i `uc ]
[; ;main.c: 281: LiftUpHoldCounter=5;
"281
[e = _LiftUpHoldCounter -> -> 5 `i `ui ]
[; ;main.c: 282: INTCONbits.GIE=0;
"282
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 283: write_i2c(0x0030, lift_up_hold_time);
"283
[e ( _write_i2c (2 , -> -> 48 `i `l -> _lift_up_hold_time `i ]
[; ;main.c: 284: INTCONbits.GIE=1;
"284
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
"285
}
[; ;main.c: 285: }
[e $U 636  ]
"286
[e :U 635 ]
[; ;main.c: 286: else
[; ;main.c: 287: {
"287
{
[; ;main.c: 288: LiftUpHoldCounter=lift_up_hold_time;
"288
[e = _LiftUpHoldCounter -> _lift_up_hold_time `ui ]
"289
}
[e :U 636 ]
[; ;main.c: 289: }
[; ;main.c: 294: if(lifter_up_position > 0xC8)
"294
[e $ ! > -> _lifter_up_position `i -> 200 `i 637  ]
[; ;main.c: 295: {
"295
{
[; ;main.c: 296: lifter_up_position = 0x00;
"296
[e = _lifter_up_position -> -> 0 `i `uc ]
[; ;main.c: 297: lifter_stop_delay_time=0;
"297
[e = _lifter_stop_delay_time -> -> 0 `i `ui ]
[; ;main.c: 298: INTCONbits.GIE=0;
"298
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 299: write_i2c(0x0040, lifter_up_position);
"299
[e ( _write_i2c (2 , -> -> 64 `i `l -> _lifter_up_position `i ]
[; ;main.c: 300: INTCONbits.GIE=1;
"300
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
"301
}
[; ;main.c: 301: }
[e $U 638  ]
"302
[e :U 637 ]
[; ;main.c: 302: else
[; ;main.c: 303: {
"303
{
[; ;main.c: 304: lifter_stop_delay_time = lifter_up_position;
"304
[e = _lifter_stop_delay_time -> _lifter_up_position `ui ]
"305
}
[e :U 638 ]
[; ;main.c: 305: }
[; ;main.c: 307: Serial_Buffer_Out[0] = 0x51;
"307
[e = *U + &U _Serial_Buffer_Out * -> -> -> 0 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux -> -> 81 `i `uc ]
[; ;main.c: 308: Serial_Buffer_Out[1] = sol_on_time ;
"308
[e = *U + &U _Serial_Buffer_Out * -> -> -> 1 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _sol_on_time ]
[; ;main.c: 309: Serial_Buffer_Out[2] = sol_off_time ;
"309
[e = *U + &U _Serial_Buffer_Out * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _sol_off_time ]
[; ;main.c: 310: Serial_Buffer_Out[3] = lift_up_hold_time;
"310
[e = *U + &U _Serial_Buffer_Out * -> -> -> 3 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _lift_up_hold_time ]
[; ;main.c: 311: Serial_Buffer_Out[4] = lifter_up_position;
"311
[e = *U + &U _Serial_Buffer_Out * -> -> -> 4 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _lifter_up_position ]
[; ;main.c: 316: for(;;)
"316
{
"317
[e :U 639 ]
[; ;main.c: 317: {
{
[; ;main.c: 318: while(FirstRun)
"318
[e $U 642  ]
[e :U 643 ]
[; ;main.c: 319: {
"319
{
[; ;main.c: 320: if(PORTDbits.RD3 == 0)
"320
[e $ ! == -> . . _PORTDbits 0 3 `i -> 0 `i 645  ]
[; ;main.c: 321: {
"321
{
[; ;main.c: 322: Feeder_Rotate1();
"322
[e ( _Feeder_Rotate1 ..  ]
"323
}
[; ;main.c: 323: }
[e $U 646  ]
"324
[e :U 645 ]
[; ;main.c: 324: else
[; ;main.c: 325: {
"325
{
[; ;main.c: 326: Feeder_Stop();
"326
[e ( _Feeder_Stop ..  ]
"327
}
[e :U 646 ]
[; ;main.c: 327: }
[; ;main.c: 329: if(PORTEbits.RE6 == 0)
"329
[e $ ! == -> . . _PORTEbits 0 6 `i -> 0 `i 647  ]
[; ;main.c: 330: {
"330
{
[; ;main.c: 331: for (int counter=1; counter<=5; counter++){
"331
{
[v _counter `i ~T0 @X0 1 a ]
[e = _counter -> 1 `i ]
[e $ <= _counter -> 5 `i 648  ]
[e $U 649  ]
[e :U 648 ]
{
[; ;main.c: 332: DelayTime_1ms(1000);
"332
[e ( _DelayTime_1ms (1 -> -> 1000 `i `us ]
"333
}
"331
[e ++ _counter -> 1 `i ]
[e $ <= _counter -> 5 `i 648  ]
[e :U 649 ]
"333
}
[; ;main.c: 333: }
[; ;main.c: 334: Feeder_Rotate2();
"334
[e ( _Feeder_Rotate2 ..  ]
[; ;main.c: 335: DelayTime_1ms(300);
"335
[e ( _DelayTime_1ms (1 -> -> 300 `i `us ]
[; ;main.c: 336: Feeder_Stop();
"336
[e ( _Feeder_Stop ..  ]
"337
}
[e :U 647 ]
[; ;main.c: 337: }
[; ;main.c: 339: LATBbits.LATB3 = 0;
"339
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 341: do
"341
[e :U 653 ]
[; ;main.c: 342: {
"342
{
[; ;main.c: 343: do
"343
[e :U 656 ]
[; ;main.c: 344: {
"344
{
[; ;main.c: 345: warning = 1;
"345
[e = _warning -> -> 1 `i `uc ]
[; ;main.c: 346: warning_number = '0';
"346
[e = _warning_number -> -> 48 `ui `uc ]
"347
}
[; ;main.c: 347: }while(PORTDbits.RD2 == 0);
[e $ == -> . . _PORTDbits 0 2 `i -> 0 `i 656  ]
[e :U 655 ]
[; ;main.c: 349: warning = 0;
"349
[e = _warning -> -> 0 `i `uc ]
[; ;main.c: 351: while(PORTDbits.RD2 == 0);
"351
[e $U 657  ]
[e :U 658 ]
[e :U 657 ]
[e $ == -> . . _PORTDbits 0 2 `i -> 0 `i 658  ]
[e :U 659 ]
[; ;main.c: 353: DelayTime_1ms(100);
"353
[e ( _DelayTime_1ms (1 -> -> 100 `i `us ]
[; ;main.c: 355: while(PORTDbits.RD2 == 0);
"355
[e $U 660  ]
[e :U 661 ]
[e :U 660 ]
[e $ == -> . . _PORTDbits 0 2 `i -> 0 `i 661  ]
[e :U 662 ]
"357
}
[; ;main.c: 357: }while(PORTDbits.RD2==0);
[e $ == -> . . _PORTDbits 0 2 `i -> 0 `i 653  ]
[e :U 652 ]
[; ;main.c: 359: LATBbits.LATB3 = 1;
"359
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 360: DelayTime_1ms(100);
"360
[e ( _DelayTime_1ms (1 -> -> 100 `i `us ]
[; ;main.c: 362: if(PORTDbits.RD1==0)
"362
[e $ ! == -> . . _PORTDbits 0 1 `i -> 0 `i 663  ]
[; ;main.c: 363: {
"363
{
[; ;main.c: 364: error3counter = 30;
"364
[e = _error3counter -> -> 30 `i `l ]
[; ;main.c: 366: do{
"366
[e :U 666 ]
{
[; ;main.c: 367: if(PORTDbits.RD3 == 0)
"367
[e $ ! == -> . . _PORTDbits 0 3 `i -> 0 `i 667  ]
[; ;main.c: 368: {
"368
{
[; ;main.c: 369: Feeder_Rotate1();
"369
[e ( _Feeder_Rotate1 ..  ]
"370
}
[e :U 667 ]
[; ;main.c: 370: }
[; ;main.c: 371: if(PORTEbits.RE6 == 0)
"371
[e $ ! == -> . . _PORTEbits 0 6 `i -> 0 `i 668  ]
[; ;main.c: 372: {
"372
{
[; ;main.c: 373: for (int counter=1; counter<=5; counter++){
"373
{
[v _counter `i ~T0 @X0 1 a ]
[e = _counter -> 1 `i ]
[e $ <= _counter -> 5 `i 669  ]
[e $U 670  ]
[e :U 669 ]
{
[; ;main.c: 374: DelayTime_1ms(1000);
"374
[e ( _DelayTime_1ms (1 -> -> 1000 `i `us ]
"375
}
"373
[e ++ _counter -> 1 `i ]
[e $ <= _counter -> 5 `i 669  ]
[e :U 670 ]
"375
}
[; ;main.c: 375: }
[; ;main.c: 376: Feeder_Rotate2();
"376
[e ( _Feeder_Rotate2 ..  ]
[; ;main.c: 377: DelayTime_1ms(300);
"377
[e ( _DelayTime_1ms (1 -> -> 300 `i `us ]
[; ;main.c: 378: Feeder_Stop();
"378
[e ( _Feeder_Stop ..  ]
"379
}
[e :U 668 ]
[; ;main.c: 379: }
[; ;main.c: 380: if(PORTBbits.RB0 == 1)
"380
[e $ ! == -> . . _PORTBbits 0 0 `i -> 1 `i 672  ]
[; ;main.c: 381: {
"381
{
[; ;main.c: 382: Feeder_Stop();
"382
[e ( _Feeder_Stop ..  ]
"383
}
[e :U 672 ]
[; ;main.c: 383: }
[; ;main.c: 385: if(error3counter <= 0)
"385
[e $ ! <= _error3counter -> -> 0 `i `l 673  ]
[; ;main.c: 386: {
"386
{
[; ;main.c: 387: warning = 1;
"387
[e = _warning -> -> 1 `i `uc ]
[; ;main.c: 388: warning_number = '3';
"388
[e = _warning_number -> -> 51 `ui `uc ]
"389
}
[e :U 673 ]
[; ;main.c: 389: }
[; ;main.c: 391: LATBbits.LATB3 = 1;
"391
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 392: DelayTime_1ms(100);
"392
[e ( _DelayTime_1ms (1 -> -> 100 `i `us ]
[; ;main.c: 394: LATEbits.LATE5 = 1;
"394
[e = . . _LATEbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 396: DelayTime_10ms(sol_activation_on_time);
"396
[e ( _DelayTime_10ms (1 -> _sol_activation_on_time `us ]
[; ;main.c: 398: LATEbits.LATE5 = 0;
"398
[e = . . _LATEbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 400: DelayTime_10ms(sol_activation_off_time);
"400
[e ( _DelayTime_10ms (1 -> _sol_activation_off_time `us ]
"403
}
[; ;main.c: 403: } while(PORTDbits.RD1 == 0 && PORTDbits.RD2 == 1);
[e $ && == -> . . _PORTDbits 0 1 `i -> 0 `i == -> . . _PORTDbits 0 2 `i -> 1 `i 666  ]
[e :U 665 ]
[; ;main.c: 405: if(PORTDbits.RD1 == 1)
"405
[e $ ! == -> . . _PORTDbits 0 1 `i -> 1 `i 674  ]
[; ;main.c: 406: {
"406
{
[; ;main.c: 407: capin = 1;
"407
[e = _capin -> 1 `i ]
[; ;main.c: 409: if(warning_number == '3')
"409
[e $ ! == -> _warning_number `ui -> 51 `ui 675  ]
[; ;main.c: 410: {
"410
{
[; ;main.c: 411: warning = 0;
"411
[e = _warning -> -> 0 `i `uc ]
[; ;main.c: 412: error3counter = 30;
"412
[e = _error3counter -> -> 30 `i `l ]
"413
}
[e :U 675 ]
"414
}
[e :U 674 ]
"417
}
[; ;main.c: 413: }
[; ;main.c: 414: }
[; ;main.c: 417: }
[e $U 676  ]
"418
[e :U 663 ]
[; ;main.c: 418: else
[; ;main.c: 419: {
"419
{
[; ;main.c: 420: capin = 1;
"420
[e = _capin -> 1 `i ]
"421
}
[e :U 676 ]
[; ;main.c: 421: }
[; ;main.c: 423: LATBbits.LATB3 = 0;
"423
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 425: FirstRun=!1;
"425
[e = _FirstRun -> -> ! != -> 1 `i -> 0 `i `i `uc ]
[; ;main.c: 427: if(!PORTDbits.RD3)
"427
[e $ ! ! != -> . . _PORTDbits 0 3 `i -> -> -> 0 `i `Vuc `i 677  ]
[; ;main.c: 428: {
"428
{
[; ;main.c: 429: Feeder_Rotate1();
"429
[e ( _Feeder_Rotate1 ..  ]
"430
}
[e :U 677 ]
[; ;main.c: 430: }
[; ;main.c: 431: if(PORTEbits.RE6 == 0)
"431
[e $ ! == -> . . _PORTEbits 0 6 `i -> 0 `i 678  ]
[; ;main.c: 432: {
"432
{
[; ;main.c: 433: for (int counter=1; counter<=5; counter++){
"433
{
[v _counter `i ~T0 @X0 1 a ]
[e = _counter -> 1 `i ]
[e $ <= _counter -> 5 `i 679  ]
[e $U 680  ]
[e :U 679 ]
{
[; ;main.c: 434: DelayTime_1ms(1000);
"434
[e ( _DelayTime_1ms (1 -> -> 1000 `i `us ]
"435
}
"433
[e ++ _counter -> 1 `i ]
[e $ <= _counter -> 5 `i 679  ]
[e :U 680 ]
"435
}
[; ;main.c: 435: }
[; ;main.c: 436: Feeder_Rotate2();
"436
[e ( _Feeder_Rotate2 ..  ]
[; ;main.c: 437: DelayTime_1ms(300);
"437
[e ( _DelayTime_1ms (1 -> -> 300 `i `us ]
[; ;main.c: 438: Feeder_Stop();
"438
[e ( _Feeder_Stop ..  ]
"439
}
[; ;main.c: 439: }
[e $U 682  ]
"440
[e :U 678 ]
[; ;main.c: 440: else if (PORTBbits.RB0==1)
[e $ ! == -> . . _PORTBbits 0 0 `i -> 1 `i 683  ]
[; ;main.c: 441: {
"441
{
[; ;main.c: 442: _delay((unsigned long)((50)*(8000000/4000.0)));
"442
[e ( __delay (1 -> * -> -> 50 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;main.c: 443: if(PORTBbits.RB0 == 1)
"443
[e $ ! == -> . . _PORTBbits 0 0 `i -> 1 `i 684  ]
[; ;main.c: 444: {
"444
{
[; ;main.c: 445: Feeder_Stop();
"445
[e ( _Feeder_Stop ..  ]
"446
}
[e :U 684 ]
[; ;main.c: 446: }
[; ;main.c: 447: error1counter = 50;
"447
[e = _error1counter -> -> 50 `i `l ]
"448
}
[e :U 683 ]
"450
[e :U 682 ]
[; ;main.c: 448: }
[; ;main.c: 450: if(FirstRun==!1){
[e $ ! == -> _FirstRun `i -> ! != -> 1 `i -> 0 `i `i 685  ]
{
[; ;main.c: 451: sw1counter=0;
"451
[e = _sw1counter -> 0 `i ]
"453
}
[e :U 685 ]
"454
}
[e :U 642 ]
"318
[e $ != -> _FirstRun `i -> -> -> 0 `i `uc `i 643  ]
[e :U 644 ]
[; ;main.c: 453: }
[; ;main.c: 454: }
[; ;main.c: 457: if (PORTEbits.RE3 == 1)
"457
[e $ ! == -> . . _PORTEbits 0 3 `i -> 1 `i 686  ]
[; ;main.c: 458: {
"458
{
[; ;main.c: 460: Lifter_Use = 0;
"460
[e = _Lifter_Use -> -> 0 `i `uc ]
"461
}
[; ;main.c: 461: }
[e $U 687  ]
"462
[e :U 686 ]
[; ;main.c: 462: else
[; ;main.c: 463: {
"463
{
[; ;main.c: 464: Lifter_Use = 1;
"464
[e = _Lifter_Use -> -> 1 `i `uc ]
"465
}
[e :U 687 ]
[; ;main.c: 465: }
[; ;main.c: 467: if (Lifter_Use == 1)
"467
[e $ ! == -> _Lifter_Use `i -> 1 `i 688  ]
[; ;main.c: 468: {
"468
{
[; ;main.c: 469: start_capping = 1;
"469
[e = _start_capping -> -> 1 `i `uc ]
"470
}
[e :U 688 ]
[; ;main.c: 470: }
[; ;main.c: 472: if ((PORTDbits.RD2) && (start_capping == 1) && (error == 0))
"472
[e $ ! && && != -> . . _PORTDbits 0 2 `i -> -> -> 0 `i `Vuc `i == -> _start_capping `i -> 1 `i == -> _error `i -> 0 `i 689  ]
[; ;main.c: 473: {
"473
{
[; ;main.c: 474: LATBbits.LATB3 = 1;
"474
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
"475
}
[; ;main.c: 475: }
[e $U 690  ]
"477
[e :U 689 ]
[; ;main.c: 477: else if ((!PORTDbits.RD2) || (start_capping == 0) || (error == 1))
[e $ ! || || ! != -> . . _PORTDbits 0 2 `i -> -> -> 0 `i `Vuc `i == -> _start_capping `i -> 0 `i == -> _error `i -> 1 `i 691  ]
[; ;main.c: 478: {
"478
{
[; ;main.c: 479: LATBbits.LATB3 = 0;
"479
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 482: if(!PORTDbits.RD2 && lifter == standby)
"482
[e $ ! && ! != -> . . _PORTDbits 0 2 `i -> -> -> 0 `i `Vuc `i == -> _lifter `i -> . `E5227 0 `i 692  ]
[; ;main.c: 483: {
"483
{
[; ;main.c: 485: do
"485
[e :U 695 ]
[; ;main.c: 486: {
"486
{
[; ;main.c: 487: warning = 1;
"487
[e = _warning -> -> 1 `i `uc ]
[; ;main.c: 488: warning_number = '0';
"488
[e = _warning_number -> -> 48 `ui `uc ]
"489
}
[; ;main.c: 489: }while(!PORTDbits.RD2);
[e $ ! != -> . . _PORTDbits 0 2 `i -> -> -> 0 `i `Vuc `i 695  ]
[e :U 694 ]
[; ;main.c: 491: warning = 0;
"491
[e = _warning -> -> 0 `i `uc ]
"492
}
[e :U 692 ]
"494
}
[e :U 691 ]
"497
[e :U 690 ]
[; ;main.c: 492: }
[; ;main.c: 494: }
[; ;main.c: 497: if(!PORTDbits.RD3)
[e $ ! ! != -> . . _PORTDbits 0 3 `i -> -> -> 0 `i `Vuc `i 696  ]
[; ;main.c: 498: {
"498
{
[; ;main.c: 499: Feeder_Rotate1();
"499
[e ( _Feeder_Rotate1 ..  ]
[; ;main.c: 501: if(error1counter <= 0)
"501
[e $ ! <= _error1counter -> -> 0 `i `l 697  ]
[; ;main.c: 502: {
"502
{
[; ;main.c: 503: warning = 1;
"503
[e = _warning -> -> 1 `i `uc ]
[; ;main.c: 504: warning_number = '1';
"504
[e = _warning_number -> -> 49 `ui `uc ]
[; ;main.c: 505: error1counter = 50;
"505
[e = _error1counter -> -> 50 `i `l ]
"506
}
[e :U 697 ]
"507
}
[; ;main.c: 506: }
[; ;main.c: 507: }
[e $U 698  ]
"508
[e :U 696 ]
[; ;main.c: 508: else if (PORTDbits.RD3 == 1)
[e $ ! == -> . . _PORTDbits 0 3 `i -> 1 `i 699  ]
[; ;main.c: 509: {
"509
{
[; ;main.c: 510: if(PORTDbits.RD3)
"510
[e $ ! != -> . . _PORTDbits 0 3 `i -> -> -> 0 `i `Vuc `i 700  ]
[; ;main.c: 511: {
"511
{
[; ;main.c: 512: error1counter = 50;
"512
[e = _error1counter -> -> 50 `i `l ]
[; ;main.c: 513: warning = 0;
"513
[e = _warning -> -> 0 `i `uc ]
"514
}
[e :U 700 ]
[; ;main.c: 514: }
[; ;main.c: 515: if(PORTEbits.RE6 == 0)
"515
[e $ ! == -> . . _PORTEbits 0 6 `i -> 0 `i 701  ]
[; ;main.c: 516: {
"516
{
[; ;main.c: 517: for (int counter=1; counter<=5; counter++){
"517
{
[v _counter `i ~T0 @X0 1 a ]
[e = _counter -> 1 `i ]
[e $ <= _counter -> 5 `i 702  ]
[e $U 703  ]
[e :U 702 ]
{
[; ;main.c: 518: DelayTime_1ms(1000);
"518
[e ( _DelayTime_1ms (1 -> -> 1000 `i `us ]
"519
}
"517
[e ++ _counter -> 1 `i ]
[e $ <= _counter -> 5 `i 702  ]
[e :U 703 ]
"519
}
[; ;main.c: 519: }
[; ;main.c: 520: Feeder_Rotate2();
"520
[e ( _Feeder_Rotate2 ..  ]
[; ;main.c: 521: DelayTime_1ms(300);
"521
[e ( _DelayTime_1ms (1 -> -> 300 `i `us ]
[; ;main.c: 522: Feeder_Stop();
"522
[e ( _Feeder_Stop ..  ]
"523
}
[e :U 701 ]
[; ;main.c: 523: }
[; ;main.c: 524: if((PORTBbits.RB0 == 1) && (Busy == 0))
"524
[e $ ! && == -> . . _PORTBbits 0 0 `i -> 1 `i == -> _Busy `i -> 0 `i 705  ]
[; ;main.c: 525: {
"525
{
[; ;main.c: 526: _delay((unsigned long)((50)*(8000000/4000.0)));
"526
[e ( __delay (1 -> * -> -> 50 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;main.c: 527: if(PORTBbits.RB0 == 1)
"527
[e $ ! == -> . . _PORTBbits 0 0 `i -> 1 `i 706  ]
[; ;main.c: 528: {
"528
{
[; ;main.c: 529: Feeder_Stop();
"529
[e ( _Feeder_Stop ..  ]
"530
}
[e :U 706 ]
"531
}
[e :U 705 ]
"532
}
[e :U 699 ]
"535
[e :U 698 ]
[; ;main.c: 530: }
[; ;main.c: 531: }
[; ;main.c: 532: }
[; ;main.c: 535: if (PORTBbits.RB2==1)
[e $ ! == -> . . _PORTBbits 0 2 `i -> 1 `i 707  ]
[; ;main.c: 536: {
"536
{
[; ;main.c: 537: sw1counter=0;
"537
[e = _sw1counter -> 0 `i ]
[; ;main.c: 538: swcounterflag=0;
"538
[e = _swcounterflag -> 0 `i ]
"539
}
[; ;main.c: 539: }
[e $U 708  ]
"540
[e :U 707 ]
[; ;main.c: 540: else
[; ;main.c: 541: {
"541
{
[; ;main.c: 542: if (swcounterflag==0)
"542
[e $ ! == _swcounterflag -> 0 `i 709  ]
[; ;main.c: 543: {
"543
{
[; ;main.c: 544: sw1counter = 20;
"544
[e = _sw1counter -> 20 `i ]
[; ;main.c: 545: swcounterflag=1;
"545
[e = _swcounterflag -> 1 `i ]
"546
}
[; ;main.c: 546: }
[e $U 710  ]
"547
[e :U 709 ]
[; ;main.c: 547: else if ((swcounterflag==1)&&(sw1counter==0))
[e $ ! && == _swcounterflag -> 1 `i == _sw1counter -> 0 `i 711  ]
[; ;main.c: 548: {
"548
{
[; ;main.c: 549: number = 0;
"549
[e = _number -> -> 0 `i `l ]
"550
}
[e :U 711 ]
"552
[e :U 710 ]
[; ;main.c: 550: }
[; ;main.c: 552: error = 0;
[e = _error -> -> 0 `i `uc ]
[; ;main.c: 553: warning = 0;
"553
[e = _warning -> -> 0 `i `uc ]
[; ;main.c: 554: error1counter = 50;
"554
[e = _error1counter -> -> 50 `i `l ]
[; ;main.c: 555: error2counter = 30;
"555
[e = _error2counter -> -> 30 `i `l ]
[; ;main.c: 556: error3counter = 30;
"556
[e = _error3counter -> -> 30 `i `l ]
[; ;main.c: 557: error4counter = 30;
"557
[e = _error4counter -> -> 30 `i `l ]
[; ;main.c: 558: error5counter = 30;
"558
[e = _error5counter -> -> 30 `i `l ]
[; ;main.c: 559: error6counter = 30;
"559
[e = _error6counter -> -> 30 `i `l ]
"561
}
[e :U 708 ]
[; ;main.c: 561: }
[; ;main.c: 566: if(PORTDbits.RD1 == 0 && PORTDbits.RD2 == 1 && lifter == standby)
"566
[e $ ! && && == -> . . _PORTDbits 0 1 `i -> 0 `i == -> . . _PORTDbits 0 2 `i -> 1 `i == -> _lifter `i -> . `E5227 0 `i 712  ]
[; ;main.c: 567: {
"567
{
[; ;main.c: 568: if(PORTDbits.RD1 ==0)
"568
[e $ ! == -> . . _PORTDbits 0 1 `i -> 0 `i 713  ]
[; ;main.c: 569: {
"569
{
[; ;main.c: 570: LATBbits.LATB3 = 1;
"570
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 572: error3counter = 30;
"572
[e = _error3counter -> -> 30 `i `l ]
[; ;main.c: 574: if(capin == 0)
"574
[e $ ! == _capin -> 0 `i 714  ]
[; ;main.c: 575: {
"575
{
[; ;main.c: 576: cap_success = 1;
"576
[e = _cap_success -> 1 `i ]
"577
}
[e :U 714 ]
[; ;main.c: 577: }
[; ;main.c: 579: if(cap_success==1)
"579
[e $ ! == _cap_success -> 1 `i 715  ]
[; ;main.c: 580: {
"580
{
[; ;main.c: 581: number++;
"581
[e ++ _number -> -> 1 `i `l ]
[; ;main.c: 582: TotalNumL++;
"582
[e ++ _TotalNumL -> -> 1 `i `l ]
[; ;main.c: 583: digit=1;
"583
[e = _digit -> 1 `i ]
[; ;main.c: 584: cap_success=0;
"584
[e = _cap_success -> 0 `i ]
[; ;main.c: 585: capin = 2;
"585
[e = _capin -> 2 `i ]
[; ;main.c: 587: if(TotalNumL > 9999)
"587
[e $ ! > _TotalNumL -> -> 9999 `i `l 716  ]
[; ;main.c: 588: {
"588
{
[; ;main.c: 589: TotalNumL = 0;
"589
[e = _TotalNumL -> -> 0 `i `l ]
[; ;main.c: 590: TotalNumH++;
"590
[e ++ _TotalNumH -> -> 1 `i `l ]
"591
}
[e :U 716 ]
[; ;main.c: 591: }
[; ;main.c: 593: INTCONbits.GIE=0;
"593
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 595: TempNum = TotalNumL&0x00FF;
"595
[e = _TempNum -> & _TotalNumL -> -> 255 `i `l `i ]
[; ;main.c: 596: write_i2c(TotalNum_LowL, TempNum);
"596
[e ( _write_i2c (2 , -> _TotalNum_LowL `l _TempNum ]
[; ;main.c: 597: TempNum = (TotalNumL/0x100)&0x00FF;
"597
[e = _TempNum -> & / _TotalNumL -> -> 256 `i `l -> -> 255 `i `l `i ]
[; ;main.c: 598: write_i2c(TotalNum_LowH, TempNum);
"598
[e ( _write_i2c (2 , -> _TotalNum_LowH `l _TempNum ]
[; ;main.c: 600: TempNum = TotalNumH&0x00FF;
"600
[e = _TempNum -> & _TotalNumH -> -> 255 `i `l `i ]
[; ;main.c: 601: write_i2c(TotalNum_HighL, TempNum);
"601
[e ( _write_i2c (2 , -> _TotalNum_HighL `l _TempNum ]
[; ;main.c: 602: TempNum = (TotalNumH/0x100)&0x00FF;
"602
[e = _TempNum -> & / _TotalNumH -> -> 256 `i `l -> -> 255 `i `l `i ]
[; ;main.c: 603: write_i2c(TotalNum_HighH, TempNum);
"603
[e ( _write_i2c (2 , -> _TotalNum_HighH `l _TempNum ]
[; ;main.c: 605: INTCONbits.GIE=1;
"605
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
"606
}
[e :U 715 ]
[; ;main.c: 606: }
[; ;main.c: 608: do{
"608
[e :U 719 ]
{
[; ;main.c: 609: if(PORTDbits.RD3 == 0)
"609
[e $ ! == -> . . _PORTDbits 0 3 `i -> 0 `i 720  ]
[; ;main.c: 610: {
"610
{
[; ;main.c: 611: Feeder_Rotate1();
"611
[e ( _Feeder_Rotate1 ..  ]
"612
}
[e :U 720 ]
[; ;main.c: 612: }
[; ;main.c: 614: if(PORTEbits.RE6 == 0)
"614
[e $ ! == -> . . _PORTEbits 0 6 `i -> 0 `i 721  ]
[; ;main.c: 615: {
"615
{
[; ;main.c: 616: for (int counter=1; counter<=5; counter++){
"616
{
[v _counter `i ~T0 @X0 1 a ]
[e = _counter -> 1 `i ]
[e $ <= _counter -> 5 `i 722  ]
[e $U 723  ]
[e :U 722 ]
{
[; ;main.c: 617: DelayTime_1ms(1000);
"617
[e ( _DelayTime_1ms (1 -> -> 1000 `i `us ]
"618
}
"616
[e ++ _counter -> 1 `i ]
[e $ <= _counter -> 5 `i 722  ]
[e :U 723 ]
"618
}
[; ;main.c: 618: }
[; ;main.c: 619: Feeder_Rotate2();
"619
[e ( _Feeder_Rotate2 ..  ]
[; ;main.c: 620: DelayTime_1ms(300);
"620
[e ( _DelayTime_1ms (1 -> -> 300 `i `us ]
[; ;main.c: 621: Feeder_Stop();
"621
[e ( _Feeder_Stop ..  ]
"622
}
[e :U 721 ]
[; ;main.c: 622: }
[; ;main.c: 624: if((PORTBbits.RB0 == 1) && (PORTDbits.RD3 ==1) && (Busy == 0))
"624
[e $ ! && && == -> . . _PORTBbits 0 0 `i -> 1 `i == -> . . _PORTDbits 0 3 `i -> 1 `i == -> _Busy `i -> 0 `i 725  ]
[; ;main.c: 625: {
"625
{
[; ;main.c: 626: _delay((unsigned long)((50)*(8000000/4000.0)));
"626
[e ( __delay (1 -> * -> -> 50 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;main.c: 627: if(PORTBbits.RB0 == 1)
"627
[e $ ! == -> . . _PORTBbits 0 0 `i -> 1 `i 726  ]
[; ;main.c: 628: {
"628
{
[; ;main.c: 629: Feeder_Stop();
"629
[e ( _Feeder_Stop ..  ]
"630
}
[e :U 726 ]
"631
}
[e :U 725 ]
[; ;main.c: 630: }
[; ;main.c: 631: }
[; ;main.c: 633: if(error3counter <= 0)
"633
[e $ ! <= _error3counter -> -> 0 `i `l 727  ]
[; ;main.c: 634: {
"634
{
[; ;main.c: 635: warning = 1;
"635
[e = _warning -> -> 1 `i `uc ]
[; ;main.c: 636: warning_number = '3';
"636
[e = _warning_number -> -> 51 `ui `uc ]
"637
}
[e :U 727 ]
[; ;main.c: 637: }
[; ;main.c: 639: LATBbits.LATB3 = 1;
"639
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 641: DelayTime_1ms(100);
"641
[e ( _DelayTime_1ms (1 -> -> 100 `i `us ]
[; ;main.c: 643: LATEbits.LATE5 = 1;
"643
[e = . . _LATEbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 645: DelayTime_10ms(sol_activation_on_time);
"645
[e ( _DelayTime_10ms (1 -> _sol_activation_on_time `us ]
[; ;main.c: 647: LATEbits.LATE5 = 0;
"647
[e = . . _LATEbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 649: DelayTime_10ms(sol_activation_off_time);
"649
[e ( _DelayTime_10ms (1 -> _sol_activation_off_time `us ]
"651
}
[; ;main.c: 651: } while((PORTDbits.RD1 == 0) && (PORTDbits.RD2 == 1) &&(lifter == standby));
[e $ && && == -> . . _PORTDbits 0 1 `i -> 0 `i == -> . . _PORTDbits 0 2 `i -> 1 `i == -> _lifter `i -> . `E5227 0 `i 719  ]
[e :U 718 ]
[; ;main.c: 653: if(PORTDbits.RD1 == 1)
"653
[e $ ! == -> . . _PORTDbits 0 1 `i -> 1 `i 728  ]
[; ;main.c: 654: {
"654
{
[; ;main.c: 655: capin = 1;
"655
[e = _capin -> 1 `i ]
[; ;main.c: 657: if(warning_number == '3')
"657
[e $ ! == -> _warning_number `ui -> 51 `ui 729  ]
[; ;main.c: 658: {
"658
{
[; ;main.c: 659: warning = 0;
"659
[e = _warning -> -> 0 `i `uc ]
[; ;main.c: 660: error3counter = 30;
"660
[e = _error3counter -> -> 30 `i `l ]
"661
}
[e :U 729 ]
"662
}
[e :U 728 ]
[; ;main.c: 661: }
[; ;main.c: 662: }
[; ;main.c: 664: LATBbits.LATB3 = 0;
"664
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
"665
}
[e :U 713 ]
"666
}
[; ;main.c: 665: }
[; ;main.c: 666: }
[e $U 730  ]
"667
[e :U 712 ]
[; ;main.c: 667: else if(PORTDbits.RD1 == 1 && lifter == standby)
[e $ ! && == -> . . _PORTDbits 0 1 `i -> 1 `i == -> _lifter `i -> . `E5227 0 `i 731  ]
[; ;main.c: 668: {
"668
{
[; ;main.c: 669: capin = 1;
"669
[e = _capin -> 1 `i ]
"670
}
[e :U 731 ]
"676
[e :U 730 ]
[; ;main.c: 670: }
[; ;main.c: 676: if(Serial_Flag == 1)
[e $ ! == -> _Serial_Flag `i -> 1 `i 732  ]
[; ;main.c: 677: {
"677
{
[; ;main.c: 678: switch(Serial_Buffer[1])
"678
[e $U 734  ]
[; ;main.c: 679: {
"679
{
[; ;main.c: 680: case 0x44:
"680
[e :U 735 ]
[; ;main.c: 681: if(Busy == 0)
"681
[e $ ! == -> _Busy `i -> 0 `i 736  ]
[; ;main.c: 682: {
"682
{
[; ;main.c: 683: Busy = 1;
"683
[e = _Busy -> -> 1 `i `uc ]
[; ;main.c: 684: if(Serial_Buffer[2]==0xF1)
"684
[e $ ! == -> *U + &U _Serial_Buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux `i -> 241 `i 737  ]
[; ;main.c: 685: {
"685
{
[; ;main.c: 686: Lifter_Use = 1;
"686
[e = _Lifter_Use -> -> 1 `i `uc ]
[; ;main.c: 687: start_capping = 1;
"687
[e = _start_capping -> -> 1 `i `uc ]
[; ;main.c: 688: if ((PORTDbits.RD2) && (start_capping == 1) && (error == 0))
"688
[e $ ! && && != -> . . _PORTDbits 0 2 `i -> -> -> 0 `i `Vuc `i == -> _start_capping `i -> 1 `i == -> _error `i -> 0 `i 738  ]
[; ;main.c: 689: {
"689
{
[; ;main.c: 690: LATBbits.LATB3 = 1;
"690
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
"691
}
[e :U 738 ]
"692
}
[e :U 737 ]
[; ;main.c: 691: }
[; ;main.c: 692: }
[; ;main.c: 693: Busy = 0;
"693
[e = _Busy -> -> 0 `i `uc ]
"694
}
[e :U 736 ]
[; ;main.c: 694: }
[; ;main.c: 695: break;
"695
[e $U 733  ]
[; ;main.c: 697: case 0x64:
"697
[e :U 739 ]
[; ;main.c: 698: if(Busy == 0)
"698
[e $ ! == -> _Busy `i -> 0 `i 740  ]
[; ;main.c: 699: {
"699
{
[; ;main.c: 700: Busy = 1;
"700
[e = _Busy -> -> 1 `i `uc ]
[; ;main.c: 701: sol_on_time = Serial_Buffer[2];
"701
[e = _sol_on_time *U + &U _Serial_Buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux ]
[; ;main.c: 702: INTCONbits.GIE=0;
"702
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 703: write_i2c(0x0010,sol_on_time);
"703
[e ( _write_i2c (2 , -> -> 16 `i `l -> _sol_on_time `i ]
[; ;main.c: 704: INTCONbits.GIE=1;
"704
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 705: sol_activation_on_time = sol_on_time;
"705
[e = _sol_activation_on_time -> _sol_on_time `ui ]
[; ;main.c: 706: Serial_Buffer_Out[1] = sol_activation_on_time ;
"706
[e = *U + &U _Serial_Buffer_Out * -> -> -> 1 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux -> _sol_activation_on_time `uc ]
[; ;main.c: 707: Busy = 0;
"707
[e = _Busy -> -> 0 `i `uc ]
"708
}
[e :U 740 ]
[; ;main.c: 708: }
[; ;main.c: 709: break;
"709
[e $U 733  ]
[; ;main.c: 711: case 0x65:
"711
[e :U 741 ]
[; ;main.c: 712: if(Busy == 0)
"712
[e $ ! == -> _Busy `i -> 0 `i 742  ]
[; ;main.c: 713: {
"713
{
[; ;main.c: 714: Busy = 1;
"714
[e = _Busy -> -> 1 `i `uc ]
[; ;main.c: 715: sol_off_time = Serial_Buffer[2];
"715
[e = _sol_off_time *U + &U _Serial_Buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux ]
[; ;main.c: 716: INTCONbits.GIE=0;
"716
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 717: write_i2c(0x0020,sol_off_time);
"717
[e ( _write_i2c (2 , -> -> 32 `i `l -> _sol_off_time `i ]
[; ;main.c: 718: INTCONbits.GIE=1;
"718
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 719: sol_activation_off_time = sol_off_time;
"719
[e = _sol_activation_off_time -> _sol_off_time `ui ]
[; ;main.c: 720: Serial_Buffer_Out[2] = sol_activation_off_time ;
"720
[e = *U + &U _Serial_Buffer_Out * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux -> _sol_activation_off_time `uc ]
[; ;main.c: 721: Busy = 0;
"721
[e = _Busy -> -> 0 `i `uc ]
"722
}
[e :U 742 ]
[; ;main.c: 722: }
[; ;main.c: 723: break;
"723
[e $U 733  ]
[; ;main.c: 725: case 0x66:
"725
[e :U 743 ]
[; ;main.c: 726: if(Busy == 0)
"726
[e $ ! == -> _Busy `i -> 0 `i 744  ]
[; ;main.c: 727: {
"727
{
[; ;main.c: 728: Busy = 1;
"728
[e = _Busy -> -> 1 `i `uc ]
[; ;main.c: 729: lift_up_hold_time = Serial_Buffer[2];
"729
[e = _lift_up_hold_time *U + &U _Serial_Buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux ]
[; ;main.c: 730: INTCONbits.GIE=0;
"730
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 731: write_i2c(0x0030,lift_up_hold_time);
"731
[e ( _write_i2c (2 , -> -> 48 `i `l -> _lift_up_hold_time `i ]
[; ;main.c: 732: INTCONbits.GIE=1;
"732
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 733: LiftUpHoldCounter = lift_up_hold_time;
"733
[e = _LiftUpHoldCounter -> _lift_up_hold_time `ui ]
[; ;main.c: 734: Serial_Buffer_Out[3] = LiftUpHoldCounter;
"734
[e = *U + &U _Serial_Buffer_Out * -> -> -> 3 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux -> _LiftUpHoldCounter `uc ]
[; ;main.c: 735: Busy = 0;
"735
[e = _Busy -> -> 0 `i `uc ]
"736
}
[e :U 744 ]
[; ;main.c: 736: }
[; ;main.c: 737: break;
"737
[e $U 733  ]
[; ;main.c: 739: case 0x67:
"739
[e :U 745 ]
[; ;main.c: 740: if(Busy == 0)
"740
[e $ ! == -> _Busy `i -> 0 `i 746  ]
[; ;main.c: 741: {
"741
{
[; ;main.c: 742: Busy = 1;
"742
[e = _Busy -> -> 1 `i `uc ]
[; ;main.c: 743: lifter_up_position = Serial_Buffer[2];
"743
[e = _lifter_up_position *U + &U _Serial_Buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux ]
[; ;main.c: 744: INTCONbits.GIE=0;
"744
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 745: write_i2c(0x0040,lifter_up_position);
"745
[e ( _write_i2c (2 , -> -> 64 `i `l -> _lifter_up_position `i ]
[; ;main.c: 746: INTCONbits.GIE=1;
"746
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 747: lifter_stop_delay_time = lifter_up_position;
"747
[e = _lifter_stop_delay_time -> _lifter_up_position `ui ]
[; ;main.c: 748: Serial_Buffer_Out[4] = lifter_stop_delay_time;
"748
[e = *U + &U _Serial_Buffer_Out * -> -> -> 4 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux -> _lifter_stop_delay_time `uc ]
[; ;main.c: 749: Busy = 0;
"749
[e = _Busy -> -> 0 `i `uc ]
"750
}
[e :U 746 ]
[; ;main.c: 750: }
[; ;main.c: 751: break;
"751
[e $U 733  ]
[; ;main.c: 753: case 0x51:
"753
[e :U 747 ]
[; ;main.c: 754: if(Busy==0)
"754
[e $ ! == -> _Busy `i -> 0 `i 748  ]
[; ;main.c: 755: {
"755
{
[; ;main.c: 756: if (Serial_Buffer[2] == 0x00)
"756
[e $ ! == -> *U + &U _Serial_Buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux `i -> 0 `i 749  ]
[; ;main.c: 757: {
"757
{
[; ;main.c: 758: if(startup==1)
"758
[e $ ! == _startup -> 1 `i 750  ]
[; ;main.c: 759: {
"759
{
[; ;main.c: 760: Busy = 1;
"760
[e = _Busy -> -> 1 `i `uc ]
[; ;main.c: 761: INTCONbits.GIE=0;
"761
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 762: sol_on_time = read_i2c(0x0010);
"762
[e = _sol_on_time -> ( _read_i2c (1 -> -> 16 `i `l `uc ]
[; ;main.c: 763: sol_off_time = read_i2c(0x0020);
"763
[e = _sol_off_time -> ( _read_i2c (1 -> -> 32 `i `l `uc ]
[; ;main.c: 764: lift_up_hold_time = read_i2c(0x0030);
"764
[e = _lift_up_hold_time -> ( _read_i2c (1 -> -> 48 `i `l `uc ]
[; ;main.c: 765: lifter_up_position = read_i2c(0x0040);
"765
[e = _lifter_up_position -> ( _read_i2c (1 -> -> 64 `i `l `uc ]
[; ;main.c: 767: Serial_Buffer_Out[0] = 0x51;
"767
[e = *U + &U _Serial_Buffer_Out * -> -> -> 0 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux -> -> 81 `i `uc ]
[; ;main.c: 768: Serial_Buffer_Out[1] = sol_on_time;
"768
[e = *U + &U _Serial_Buffer_Out * -> -> -> 1 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _sol_on_time ]
[; ;main.c: 769: Serial_Buffer_Out[2] = sol_off_time;
"769
[e = *U + &U _Serial_Buffer_Out * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _sol_off_time ]
[; ;main.c: 770: Serial_Buffer_Out[3] = lift_up_hold_time;
"770
[e = *U + &U _Serial_Buffer_Out * -> -> -> 3 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _lift_up_hold_time ]
[; ;main.c: 771: Serial_Buffer_Out[4] = lifter_up_position;
"771
[e = *U + &U _Serial_Buffer_Out * -> -> -> 4 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _lifter_up_position ]
[; ;main.c: 773: DelayTime_1ms(100);
"773
[e ( _DelayTime_1ms (1 -> -> 100 `i `us ]
[; ;main.c: 775: for (i=0; i<5;i++)
"775
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 751  ]
[e $U 752  ]
"776
[e :U 751 ]
[; ;main.c: 776: {
{
[; ;main.c: 777: Write1USART(Serial_Buffer_Out[i]);
"777
[e ( _Write1USART (1 *U + &U _Serial_Buffer_Out * -> _i `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux ]
"778
}
"775
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 751  ]
[e :U 752 ]
"778
}
[; ;main.c: 778: }
[; ;main.c: 779: INTCONbits.GIE=1;
"779
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
"781
}
[e :U 750 ]
"782
}
[e :U 749 ]
[; ;main.c: 781: }
[; ;main.c: 782: }
[; ;main.c: 783: flushOut();
"783
[e ( _flushOut ..  ]
[; ;main.c: 784: Busy = 0;
"784
[e = _Busy -> -> 0 `i `uc ]
"785
}
[e :U 748 ]
[; ;main.c: 785: }
[; ;main.c: 786: break;
"786
[e $U 733  ]
[; ;main.c: 788: case 0x52:
"788
[e :U 754 ]
[; ;main.c: 789: if(Busy==0)
"789
[e $ ! == -> _Busy `i -> 0 `i 755  ]
[; ;main.c: 790: {
"790
{
[; ;main.c: 791: if (Serial_Buffer[2] == 0x00)
"791
[e $ ! == -> *U + &U _Serial_Buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux `i -> 0 `i 756  ]
[; ;main.c: 792: {
"792
{
[; ;main.c: 793: if(startup==1)
"793
[e $ ! == _startup -> 1 `i 757  ]
[; ;main.c: 794: {
"794
{
[; ;main.c: 795: Busy = 1;
"795
[e = _Busy -> -> 1 `i `uc ]
[; ;main.c: 796: INTCONbits.GIE=0;
"796
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 797: num1 = read_i2c(0x0090);
"797
[e = _num1 -> ( _read_i2c (1 -> -> 144 `i `l `uc ]
[; ;main.c: 798: num2 = read_i2c(0x00A0);
"798
[e = _num2 -> ( _read_i2c (1 -> -> 160 `i `l `uc ]
[; ;main.c: 799: num3 = read_i2c(0x0070);
"799
[e = _num3 -> ( _read_i2c (1 -> -> 112 `i `l `uc ]
[; ;main.c: 800: num4 = read_i2c(0x0080);
"800
[e = _num4 -> ( _read_i2c (1 -> -> 128 `i `l `uc ]
[; ;main.c: 802: Serial_Buffer_Out[0] = 0x52;
"802
[e = *U + &U _Serial_Buffer_Out * -> -> -> 0 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux -> -> 82 `i `uc ]
[; ;main.c: 803: Serial_Buffer_Out[1] = num1;
"803
[e = *U + &U _Serial_Buffer_Out * -> -> -> 1 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _num1 ]
[; ;main.c: 804: Serial_Buffer_Out[2] = num2;
"804
[e = *U + &U _Serial_Buffer_Out * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _num2 ]
[; ;main.c: 805: Serial_Buffer_Out[3] = num3;
"805
[e = *U + &U _Serial_Buffer_Out * -> -> -> 3 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _num3 ]
[; ;main.c: 806: Serial_Buffer_Out[4] = num4;
"806
[e = *U + &U _Serial_Buffer_Out * -> -> -> 4 `i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux _num4 ]
[; ;main.c: 808: DelayTime_1ms(100);
"808
[e ( _DelayTime_1ms (1 -> -> 100 `i `us ]
[; ;main.c: 810: for (i=0; i<5;i++)
"810
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 758  ]
[e $U 759  ]
"811
[e :U 758 ]
[; ;main.c: 811: {
{
[; ;main.c: 812: Write1USART(Serial_Buffer_Out[i]);
"812
[e ( _Write1USART (1 *U + &U _Serial_Buffer_Out * -> _i `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux ]
"813
}
"810
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 758  ]
[e :U 759 ]
"813
}
[; ;main.c: 813: }
[; ;main.c: 814: INTCONbits.GIE=1;
"814
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
"816
}
[e :U 757 ]
"817
}
[e :U 756 ]
[; ;main.c: 816: }
[; ;main.c: 817: }
[; ;main.c: 818: flushOut();
"818
[e ( _flushOut ..  ]
[; ;main.c: 819: Busy = 0;
"819
[e = _Busy -> -> 0 `i `uc ]
"820
}
[e :U 755 ]
[; ;main.c: 820: }
[; ;main.c: 822: break;
"822
[e $U 733  ]
"824
}
[; ;main.c: 824: }
[e $U 733  ]
"678
[e :U 734 ]
[e [\ *U + &U _Serial_Buffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux , $ -> -> 68 `i `uc 735
 , $ -> -> 100 `i `uc 739
 , $ -> -> 101 `i `uc 741
 , $ -> -> 102 `i `uc 743
 , $ -> -> 103 `i `uc 745
 , $ -> -> 81 `i `uc 747
 , $ -> -> 82 `i `uc 754
 733 ]
"824
[e :U 733 ]
[; ;main.c: 826: Serial_Flag = 0;
"826
[e = _Serial_Flag -> -> 0 `i `uc ]
[; ;main.c: 827: Serial_GData = 0;
"827
[e = _Serial_GData -> -> 0 `i `uc ]
[; ;main.c: 828: OpMode = MANUAL_MODE;
"828
[e = _OpMode -> . `E5223 1 `uc ]
"829
}
[; ;main.c: 829: }
[e $U 761  ]
"830
[e :U 732 ]
[; ;main.c: 830: else
[; ;main.c: 831: {
"831
{
[; ;main.c: 832: OpMode = MANUAL_MODE;
"832
[e = _OpMode -> . `E5223 1 `uc ]
"833
}
[e :U 761 ]
[; ;main.c: 833: }
[; ;main.c: 838: if ((Lifter_Use == 1) && (lifter == standby) && (Busy == 0))
"838
[e $ ! && && == -> _Lifter_Use `i -> 1 `i == -> _lifter `i -> . `E5227 0 `i == -> _Busy `i -> 0 `i 762  ]
[; ;main.c: 839: {
"839
{
[; ;main.c: 840: Busy = 1;
"840
[e = _Busy -> -> 1 `i `uc ]
[; ;main.c: 842: if((PORTDbits.RD0)&&(!PORTEbits.RE7))
"842
[e $ ! && != -> . . _PORTDbits 0 0 `i -> -> -> 0 `i `Vuc `i ! != -> . . _PORTEbits 0 7 `i -> -> -> 0 `i `Vuc `i 763  ]
[; ;main.c: 843: {
"843
{
[; ;main.c: 844: DelayTime_1ms(300);
"844
[e ( _DelayTime_1ms (1 -> -> 300 `i `us ]
[; ;main.c: 845: lifter = moveup;
"845
[e = _lifter -> . `E5227 1 `uc ]
[; ;main.c: 846: Lifter_Up();
"846
[e ( _Lifter_Up ..  ]
[; ;main.c: 847: LiftUpTime = 50;
"847
[e = _LiftUpTime -> 50 `i ]
[; ;main.c: 848: Lifter_Use = 0;
"848
[e = _Lifter_Use -> -> 0 `i `uc ]
[; ;main.c: 849: error = 0;
"849
[e = _error -> -> 0 `i `uc ]
[; ;main.c: 850: warning = 0;
"850
[e = _warning -> -> 0 `i `uc ]
[; ;main.c: 851: error1counter = 50;
"851
[e = _error1counter -> -> 50 `i `l ]
[; ;main.c: 852: error2counter = 30;
"852
[e = _error2counter -> -> 30 `i `l ]
[; ;main.c: 853: error3counter = 30;
"853
[e = _error3counter -> -> 30 `i `l ]
[; ;main.c: 854: error4counter = 30;
"854
[e = _error4counter -> -> 30 `i `l ]
[; ;main.c: 855: error5counter = 30;
"855
[e = _error5counter -> -> 30 `i `l ]
[; ;main.c: 856: error6counter = 30;
"856
[e = _error6counter -> -> 30 `i `l ]
"857
}
[; ;main.c: 857: }
[e $U 764  ]
"859
[e :U 763 ]
[; ;main.c: 859: else if(PORTEbits.RE7)
[e $ ! != -> . . _PORTEbits 0 7 `i -> -> -> 0 `i `Vuc `i 765  ]
[; ;main.c: 860: {
"860
{
[; ;main.c: 861: do
"861
[e :U 768 ]
[; ;main.c: 862: {
"862
{
[; ;main.c: 863: error = 1;
"863
[e = _error -> -> 1 `i `uc ]
[; ;main.c: 864: error_number = '5';
"864
[e = _error_number -> -> 53 `ui `uc ]
"865
}
[; ;main.c: 865: }while(PORTEbits.RE7);
[e $ != -> . . _PORTEbits 0 7 `i -> -> -> 0 `i `Vuc `i 768  ]
[e :U 767 ]
[; ;main.c: 867: error = 0;
"867
[e = _error -> -> 0 `i `uc ]
"868
}
[e :U 765 ]
"871
[e :U 764 ]
}
[; ;main.c: 868: }
[; ;main.c: 871: }
[e $U 769  ]
"872
[e :U 762 ]
[; ;main.c: 872: else if (lifter == moveup)
[e $ ! == -> _lifter `i -> . `E5227 1 `i 770  ]
[; ;main.c: 873: {
"873
{
[; ;main.c: 874: if(!PORTDbits.RD0)
"874
[e $ ! ! != -> . . _PORTDbits 0 0 `i -> -> -> 0 `i `Vuc `i 771  ]
[; ;main.c: 875: {
"875
{
[; ;main.c: 876: LiftUpHoldCounter = lift_up_hold_time;
"876
[e = _LiftUpHoldCounter -> _lift_up_hold_time `ui ]
[; ;main.c: 877: lifter = stoptop;
"877
[e = _lifter -> . `E5227 2 `uc ]
[; ;main.c: 878: DelayTime_1ms(lifter_stop_delay_time);
"878
[e ( _DelayTime_1ms (1 -> _lifter_stop_delay_time `us ]
[; ;main.c: 879: Lifter_Stop();
"879
[e ( _Lifter_Stop ..  ]
[; ;main.c: 880: error4counter = 30;
"880
[e = _error4counter -> -> 30 `i `l ]
"882
}
[; ;main.c: 882: }
[e $U 772  ]
"883
[e :U 771 ]
[; ;main.c: 883: else if(PORTDbits.RD0)
[e $ ! != -> . . _PORTDbits 0 0 `i -> -> -> 0 `i `Vuc `i 773  ]
[; ;main.c: 884: {
"884
{
[; ;main.c: 885: if(error4counter == 0)
"885
[e $ ! == _error4counter -> -> 0 `i `l 774  ]
[; ;main.c: 886: {
"886
{
[; ;main.c: 887: error = 1;
"887
[e = _error -> -> 1 `i `uc ]
[; ;main.c: 888: error_number = '4';
"888
[e = _error_number -> -> 52 `ui `uc ]
[; ;main.c: 889: error4counter = 30;
"889
[e = _error4counter -> -> 30 `i `l ]
"890
}
[e :U 774 ]
"891
}
[e :U 773 ]
"893
[e :U 772 ]
}
[; ;main.c: 890: }
[; ;main.c: 891: }
[; ;main.c: 893: }
[e $U 775  ]
"895
[e :U 770 ]
[; ;main.c: 895: else if ((lifter == stoptop) && (LiftUpHoldCounter==0))
[e $ ! && == -> _lifter `i -> . `E5227 2 `i == _LiftUpHoldCounter -> -> 0 `i `ui 776  ]
[; ;main.c: 896: {
"896
{
[; ;main.c: 897: lifter = movedown;
"897
[e = _lifter -> . `E5227 3 `uc ]
[; ;main.c: 898: Lifter_Down();
"898
[e ( _Lifter_Down ..  ]
[; ;main.c: 900: if(capin == 1)
"900
[e $ ! == _capin -> 1 `i 777  ]
[; ;main.c: 901: {
"901
{
[; ;main.c: 902: capin = 0;
"902
[e = _capin -> 0 `i ]
"903
}
[e :U 777 ]
"905
}
[; ;main.c: 903: }
[; ;main.c: 905: }
[e $U 778  ]
"906
[e :U 776 ]
[; ;main.c: 906: else if (lifter == movedown)
[e $ ! == -> _lifter `i -> . `E5227 3 `i 779  ]
[; ;main.c: 907: {
"907
{
[; ;main.c: 909: if(!PORTEbits.RE7)
"909
[e $ ! ! != -> . . _PORTEbits 0 7 `i -> -> -> 0 `i `Vuc `i 780  ]
[; ;main.c: 910: {
"910
{
[; ;main.c: 911: lifter = standby;
"911
[e = _lifter -> . `E5227 0 `uc ]
[; ;main.c: 912: start_capping = 0;
"912
[e = _start_capping -> -> 0 `i `uc ]
[; ;main.c: 913: Lifter_Stop();
"913
[e ( _Lifter_Stop ..  ]
[; ;main.c: 914: while (!PORTEbits.RE3)
"914
[e $U 781  ]
[e :U 782 ]
[; ;main.c: 915: {
"915
{
[; ;main.c: 916: error = 1;
"916
[e = _error -> -> 1 `i `uc ]
[; ;main.c: 917: error_number = '6';
"917
[e = _error_number -> -> 54 `ui `uc ]
"918
}
[e :U 781 ]
"914
[e $ ! != -> . . _PORTEbits 0 3 `i -> -> -> 0 `i `Vuc `i 782  ]
[e :U 783 ]
[; ;main.c: 918: };
[; ;main.c: 920: error5counter = 30;
"920
[e = _error5counter -> -> 30 `i `l ]
"921
}
[; ;main.c: 921: }
[e $U 784  ]
"922
[e :U 780 ]
[; ;main.c: 922: else
[; ;main.c: 923: {
"923
{
[; ;main.c: 924: if(PORTEbits.RE7 && error5counter == 0)
"924
[e $ ! && != -> . . _PORTEbits 0 7 `i -> -> -> 0 `i `Vuc `i == _error5counter -> -> 0 `i `l 785  ]
[; ;main.c: 925: {
"925
{
[; ;main.c: 926: error = 1;
"926
[e = _error -> -> 1 `i `uc ]
[; ;main.c: 927: error_number = '5';
"927
[e = _error_number -> -> 53 `ui `uc ]
[; ;main.c: 928: lifter = standby;
"928
[e = _lifter -> . `E5227 0 `uc ]
"929
}
[e :U 785 ]
"930
}
[e :U 784 ]
"931
}
[; ;main.c: 929: }
[; ;main.c: 930: }
[; ;main.c: 931: }
[e $U 786  ]
"932
[e :U 779 ]
[; ;main.c: 932: else if (lifter == standby)
[e $ ! == -> _lifter `i -> . `E5227 0 `i 787  ]
[; ;main.c: 933: {
"933
{
[; ;main.c: 934: Lifter_Stop();
"934
[e ( _Lifter_Stop ..  ]
[; ;main.c: 935: LiftUpTime = 50;
"935
[e = _LiftUpTime -> 50 `i ]
[; ;main.c: 936: Busy = 0;
"936
[e = _Busy -> -> 0 `i `uc ]
[; ;main.c: 938: if(PORTEbits.RE7)
"938
[e $ ! != -> . . _PORTEbits 0 7 `i -> -> -> 0 `i `Vuc `i 788  ]
[; ;main.c: 939: {
"939
{
[; ;main.c: 940: error = 1;
"940
[e = _error -> -> 1 `i `uc ]
[; ;main.c: 941: error_number = '5';
"941
[e = _error_number -> -> 53 `ui `uc ]
"942
}
[; ;main.c: 942: }
[e $U 789  ]
"943
[e :U 788 ]
[; ;main.c: 943: else if(!PORTDbits.RD0)
[e $ ! ! != -> . . _PORTDbits 0 0 `i -> -> -> 0 `i `Vuc `i 790  ]
[; ;main.c: 944: {
"944
{
[; ;main.c: 945: error = 1;
"945
[e = _error -> -> 1 `i `uc ]
[; ;main.c: 946: error_number = '4';
"946
[e = _error_number -> -> 52 `ui `uc ]
"947
}
[e :U 790 ]
"948
[e :U 789 ]
}
[e :U 787 ]
"951
[e :U 786 ]
[e :U 778 ]
[e :U 775 ]
[e :U 769 ]
[; ;main.c: 947: }
[; ;main.c: 948: }
[; ;main.c: 951: if ((lifter == moveup)||(lifter == movedown))
[e $ ! || == -> _lifter `i -> . `E5227 1 `i == -> _lifter `i -> . `E5227 3 `i 791  ]
[; ;main.c: 952: {
"952
{
[; ;main.c: 953: if(PORTFbits.RF5==0)
"953
[e $ ! == -> . . _PORTFbits 0 4 `i -> 0 `i 792  ]
[; ;main.c: 954: {
"954
{
[; ;main.c: 955: Lifter_Stop();
"955
[e ( _Lifter_Stop ..  ]
[; ;main.c: 957: if(lifter == moveup)
"957
[e $ ! == -> _lifter `i -> . `E5227 1 `i 793  ]
[; ;main.c: 958: Lifter_Up();
"958
[e ( _Lifter_Up ..  ]
[e $U 794  ]
"959
[e :U 793 ]
[; ;main.c: 959: else if(lifter == movedown)
[e $ ! == -> _lifter `i -> . `E5227 3 `i 795  ]
[; ;main.c: 960: Lifter_Down();
"960
[e ( _Lifter_Down ..  ]
[e :U 795 ]
"962
[e :U 794 ]
}
[e :U 792 ]
"963
}
[e :U 791 ]
[; ;main.c: 962: }
[; ;main.c: 963: }
[; ;main.c: 965: if ((LiftUpTime == 0) && (lifter == moveup))
"965
[e $ ! && == _LiftUpTime -> 0 `i == -> _lifter `i -> . `E5227 1 `i 796  ]
[; ;main.c: 966: {
"966
{
[; ;main.c: 967: Lifter_Brake();
"967
[e ( _Lifter_Brake ..  ]
[; ;main.c: 968: Lifter_Down();
"968
[e ( _Lifter_Down ..  ]
[; ;main.c: 969: lifter=movedown;
"969
[e = _lifter -> . `E5227 3 `uc ]
[; ;main.c: 970: LiftUpTime = 50;
"970
[e = _LiftUpTime -> 50 `i ]
[; ;main.c: 971: error5counter = 30;
"971
[e = _error5counter -> -> 30 `i `l ]
"972
}
[e :U 796 ]
"974
}
[; ;main.c: 972: }
[; ;main.c: 974: }
[e $U 639  ]
[e :U 640 ]
}
[; ;main.c: 975: }
"975
[e :UE 623 ]
}
[v $root$_high_isr `(v ~T0 @X0 0 e ]
"983
[v _high_isr `(v ~T114 @X0 1 ef ]
"984
{
[; ;main.c: 983: void __interrupt() high_isr (void)
[; ;main.c: 984: {
[e :U _high_isr ]
[f ]
"985
[v _c `uc ~T0 @X0 1 a ]
[v _i `uc ~T0 @X0 1 a ]
[v _Temp `uc ~T0 @X0 1 a ]
[; ;main.c: 985: unsigned char c, i;
[; ;main.c: 986: unsigned char Temp;
[; ;main.c: 989: if(TMR0IF_triggered==1)
"989
[e $ ! == -> _TMR0IF_triggered `i -> 1 `i 798  ]
[; ;main.c: 990: {
"990
{
[; ;main.c: 991: if(error == 1)
"991
[e $ ! == -> _error `i -> 1 `i 799  ]
[; ;main.c: 992: {
"992
{
[; ;main.c: 993: Display_Error(error_number);
"993
[e ( _Display_Error (1 -> _error_number `i ]
[; ;main.c: 994: LATBbits.LATB3 = 0;
"994
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 995: Lifter_Stop();
"995
[e ( _Lifter_Stop ..  ]
[; ;main.c: 996: Feeder_Stop();
"996
[e ( _Feeder_Stop ..  ]
"997
}
[; ;main.c: 997: }
[e $U 800  ]
"998
[e :U 799 ]
[; ;main.c: 998: else if(warning == 1 && error==0)
[e $ ! && == -> _warning `i -> 1 `i == -> _error `i -> 0 `i 801  ]
[; ;main.c: 999: {
"999
{
[; ;main.c: 1000: Display_Warning(warning_number);
"1000
[e ( _Display_Warning (1 -> _warning_number `i ]
"1001
}
[; ;main.c: 1001: }
[e $U 802  ]
"1002
[e :U 801 ]
[; ;main.c: 1002: else
[; ;main.c: 1003: {
"1003
{
[; ;main.c: 1004: ISR_UpdateDisplay();
"1004
[e ( _ISR_UpdateDisplay ..  ]
"1005
}
[e :U 802 ]
[e :U 800 ]
[; ;main.c: 1005: }
[; ;main.c: 1007: TMR0IF_triggered = !1;
"1007
[e = _TMR0IF_triggered -> -> ! != -> 1 `i -> 0 `i `i `uc ]
"1009
}
[e :U 798 ]
[; ;main.c: 1009: }
[; ;main.c: 1011: if (TMR1IF_triggered == 1)
"1011
[e $ ! == -> _TMR1IF_triggered `i -> 1 `i 803  ]
[; ;main.c: 1012: {
"1012
{
[; ;main.c: 1013: if (LiftUpHoldCounter > 0)
"1013
[e $ ! > _LiftUpHoldCounter -> -> 0 `i `ui 804  ]
[; ;main.c: 1014: LiftUpHoldCounter--;
"1014
[e -- _LiftUpHoldCounter -> -> 1 `i `ui ]
[e $U 805  ]
"1015
[e :U 804 ]
[; ;main.c: 1015: else
[; ;main.c: 1016: LiftUpHoldCounter = 0;
"1016
[e = _LiftUpHoldCounter -> -> 0 `i `ui ]
[e :U 805 ]
[; ;main.c: 1018: if (LiftUpTime > 0)
"1018
[e $ ! > _LiftUpTime -> 0 `i 806  ]
[; ;main.c: 1019: LiftUpTime--;
"1019
[e -- _LiftUpTime -> 1 `i ]
[e $U 807  ]
"1020
[e :U 806 ]
[; ;main.c: 1020: else
[; ;main.c: 1021: {
"1021
{
[; ;main.c: 1022: LiftUpTime = 0;
"1022
[e = _LiftUpTime -> 0 `i ]
"1023
}
[e :U 807 ]
[; ;main.c: 1023: }
[; ;main.c: 1025: if(error1counter >0)
"1025
[e $ ! > _error1counter -> -> 0 `i `l 808  ]
[; ;main.c: 1026: {
"1026
{
[; ;main.c: 1027: error1counter--;
"1027
[e -- _error1counter -> -> 1 `i `l ]
"1028
}
[; ;main.c: 1028: }
[e $U 809  ]
"1029
[e :U 808 ]
[; ;main.c: 1029: else
[; ;main.c: 1030: {
"1030
{
[; ;main.c: 1031: error1counter = 0;
"1031
[e = _error1counter -> -> 0 `i `l ]
"1032
}
[e :U 809 ]
[; ;main.c: 1032: }
[; ;main.c: 1034: if(error2counter >0)
"1034
[e $ ! > _error2counter -> -> 0 `i `l 810  ]
[; ;main.c: 1035: {
"1035
{
[; ;main.c: 1036: error2counter--;
"1036
[e -- _error2counter -> -> 1 `i `l ]
"1037
}
[; ;main.c: 1037: }
[e $U 811  ]
"1038
[e :U 810 ]
[; ;main.c: 1038: else
[; ;main.c: 1039: {
"1039
{
[; ;main.c: 1040: error2counter = 0;
"1040
[e = _error2counter -> -> 0 `i `l ]
"1041
}
[e :U 811 ]
[; ;main.c: 1041: }
[; ;main.c: 1043: if(error3counter >0)
"1043
[e $ ! > _error3counter -> -> 0 `i `l 812  ]
[; ;main.c: 1044: {
"1044
{
[; ;main.c: 1045: error3counter--;
"1045
[e -- _error3counter -> -> 1 `i `l ]
"1046
}
[; ;main.c: 1046: }
[e $U 813  ]
"1047
[e :U 812 ]
[; ;main.c: 1047: else
[; ;main.c: 1048: {
"1048
{
[; ;main.c: 1049: error3counter = 0;
"1049
[e = _error3counter -> -> 0 `i `l ]
"1050
}
[e :U 813 ]
[; ;main.c: 1050: }
[; ;main.c: 1052: if(error4counter>0)
"1052
[e $ ! > _error4counter -> -> 0 `i `l 814  ]
[; ;main.c: 1053: {
"1053
{
[; ;main.c: 1054: error4counter--;
"1054
[e -- _error4counter -> -> 1 `i `l ]
"1055
}
[; ;main.c: 1055: }
[e $U 815  ]
"1056
[e :U 814 ]
[; ;main.c: 1056: else
[; ;main.c: 1057: {
"1057
{
[; ;main.c: 1058: error4counter = 0;
"1058
[e = _error4counter -> -> 0 `i `l ]
"1059
}
[e :U 815 ]
[; ;main.c: 1059: }
[; ;main.c: 1061: if(error5counter>0)
"1061
[e $ ! > _error5counter -> -> 0 `i `l 816  ]
[; ;main.c: 1062: {
"1062
{
[; ;main.c: 1063: error5counter--;
"1063
[e -- _error5counter -> -> 1 `i `l ]
"1064
}
[; ;main.c: 1064: }
[e $U 817  ]
"1065
[e :U 816 ]
[; ;main.c: 1065: else
[; ;main.c: 1066: {
"1066
{
[; ;main.c: 1067: error5counter = 0;
"1067
[e = _error5counter -> -> 0 `i `l ]
"1068
}
[e :U 817 ]
[; ;main.c: 1068: }
[; ;main.c: 1070: if(error6counter>0)
"1070
[e $ ! > _error6counter -> -> 0 `i `l 818  ]
[; ;main.c: 1071: {
"1071
{
[; ;main.c: 1072: error6counter--;
"1072
[e -- _error6counter -> -> 1 `i `l ]
"1073
}
[; ;main.c: 1073: }
[e $U 819  ]
"1074
[e :U 818 ]
[; ;main.c: 1074: else
[; ;main.c: 1075: {
"1075
{
[; ;main.c: 1076: error6counter = 0;
"1076
[e = _error6counter -> -> 0 `i `l ]
"1077
}
[e :U 819 ]
[; ;main.c: 1077: }
[; ;main.c: 1079: if (sw1counter>0)
"1079
[e $ ! > _sw1counter -> 0 `i 820  ]
[; ;main.c: 1080: sw1counter--;
"1080
[e -- _sw1counter -> 1 `i ]
[e $U 821  ]
"1082
[e :U 820 ]
[; ;main.c: 1082: else
[; ;main.c: 1083: {
"1083
{
[; ;main.c: 1084: sw1counter = 0;
"1084
[e = _sw1counter -> 0 `i ]
"1085
}
[e :U 821 ]
[; ;main.c: 1085: }
[; ;main.c: 1087: if (FeederRotate1Time>0)
"1087
[e $ ! > _FeederRotate1Time -> 0 `i 822  ]
[; ;main.c: 1088: FeederRotate1Time--;
"1088
[e -- _FeederRotate1Time -> 1 `i ]
[e $U 823  ]
"1090
[e :U 822 ]
[; ;main.c: 1090: else
[; ;main.c: 1091: {
"1091
{
[; ;main.c: 1092: FeederRotate1Time = 0;
"1092
[e = _FeederRotate1Time -> 0 `i ]
"1093
}
[e :U 823 ]
[; ;main.c: 1093: }
[; ;main.c: 1095: if (FeederRotate2Time>0)
"1095
[e $ ! > _FeederRotate2Time -> 0 `i 824  ]
[; ;main.c: 1096: FeederRotate2Time--;
"1096
[e -- _FeederRotate2Time -> 1 `i ]
[e $U 825  ]
"1098
[e :U 824 ]
[; ;main.c: 1098: else
[; ;main.c: 1099: {
"1099
{
[; ;main.c: 1100: FeederRotate2Time = 0;
"1100
[e = _FeederRotate2Time -> 0 `i ]
"1101
}
[e :U 825 ]
[; ;main.c: 1101: }
[; ;main.c: 1103: TMR1IF_triggered = !1;
"1103
[e = _TMR1IF_triggered -> -> ! != -> 1 `i -> 0 `i `i `uc ]
"1105
}
[e :U 803 ]
[; ;main.c: 1105: }
[; ;main.c: 1108: if(TMR0IF)
"1108
[e $ ! _TMR0IF 826  ]
[; ;main.c: 1109: {
"1109
{
[; ;main.c: 1110: TMR0 = 0xF9E4;
"1110
[e = _TMR0 -> -> 63972 `ui `us ]
[; ;main.c: 1111: TMR0IF = 0;
"1111
[e = _TMR0IF -> -> 0 `i `b ]
[; ;main.c: 1112: TMR0IF_triggered = 1;
"1112
[e = _TMR0IF_triggered -> -> 1 `i `uc ]
"1113
}
[e :U 826 ]
[; ;main.c: 1113: }
[; ;main.c: 1114: if(TMR1IF)
"1114
[e $ ! _TMR1IF 827  ]
[; ;main.c: 1115: {
"1115
{
[; ;main.c: 1116: TMR1 = 0x9E57;
"1116
[e = _TMR1 -> -> 40535 `ui `us ]
[; ;main.c: 1117: TMR1IF = 0;
"1117
[e = _TMR1IF -> -> 0 `i `b ]
[; ;main.c: 1118: TMR1IF_triggered = 1;
"1118
[e = _TMR1IF_triggered -> -> 1 `i `uc ]
"1119
}
[e :U 827 ]
[; ;main.c: 1119: }
[; ;main.c: 1120: if(TMR2IF)
"1120
[e $ ! _TMR2IF 828  ]
[; ;main.c: 1121: {
"1121
{
[; ;main.c: 1122: TMR2IF = 0;
"1122
[e = _TMR2IF -> -> 0 `i `b ]
[; ;main.c: 1123: TMR2IF_triggered = 1;
"1123
[e = _TMR2IF_triggered -> -> 1 `i `uc ]
"1124
}
[e :U 828 ]
[; ;main.c: 1124: }
[; ;main.c: 1126: if ((PIR3bits.RC2IF))
"1126
[e $ ! != -> . . _PIR3bits 0 5 `i -> -> -> 0 `i `Vuc `i 829  ]
[; ;main.c: 1127: {
"1127
{
[; ;main.c: 1129: c=Read1USART();
"1129
[e = _c ( _Read1USART ..  ]
[; ;main.c: 1131: if ((c == 0xA5) && ((Serial_Flag == 0)||(Busy == 1)))
"1131
[e $ ! && == -> _c `i -> 165 `i || == -> _Serial_Flag `i -> 0 `i == -> _Busy `i -> 1 `i 830  ]
[; ;main.c: 1132: {
"1132
{
[; ;main.c: 1133: Serial_GData = 1;
"1133
[e = _Serial_GData -> -> 1 `i `uc ]
[; ;main.c: 1134: Serial_Count = 0;
"1134
[e = _Serial_Count -> -> 0 `i `ui ]
[; ;main.c: 1135: Serial_Buffer[Serial_Count] = c;
"1135
[e = *U + &U _Serial_Buffer * -> _Serial_Count `ux -> -> # *U &U _Serial_Buffer `ui `ux _c ]
[; ;main.c: 1136: Serial_Count++;
"1136
[e ++ _Serial_Count -> -> 1 `i `ui ]
"1137
}
[; ;main.c: 1137: }
[e $U 831  ]
"1138
[e :U 830 ]
[; ;main.c: 1138: else if (Serial_GData == 1)
[e $ ! == -> _Serial_GData `i -> 1 `i 832  ]
[; ;main.c: 1139: {
"1139
{
[; ;main.c: 1140: Serial_Buffer[Serial_Count] = c;
"1140
[e = *U + &U _Serial_Buffer * -> _Serial_Count `ux -> -> # *U &U _Serial_Buffer `ui `ux _c ]
[; ;main.c: 1142: if(Serial_Count<5)
"1142
[e $ ! < _Serial_Count -> -> 5 `i `ui 833  ]
[; ;main.c: 1143: {
"1143
{
[; ;main.c: 1144: if (c == 0x5A)
"1144
[e $ ! == -> _c `i -> 90 `i 834  ]
[; ;main.c: 1145: {
"1145
{
[; ;main.c: 1146: Temp = Serial_Buffer[1] ^ Serial_Buffer[2];
"1146
[e = _Temp -> ^ -> *U + &U _Serial_Buffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux `i -> *U + &U _Serial_Buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux `i `uc ]
[; ;main.c: 1148: if (Temp == Serial_Buffer[3])
"1148
[e $ ! == -> _Temp `i -> *U + &U _Serial_Buffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux `i 835  ]
[; ;main.c: 1149: {
"1149
{
[; ;main.c: 1150: if(Busy==0 || Serial_Buffer[2]==0xF5)
"1150
[e $ ! || == -> _Busy `i -> 0 `i == -> *U + &U _Serial_Buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux `i -> 245 `i 836  ]
[; ;main.c: 1151: {
"1151
{
[; ;main.c: 1152: for (i=0; i<5; i++)
"1152
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 837  ]
[e $U 838  ]
"1153
[e :U 837 ]
[; ;main.c: 1153: {
{
[; ;main.c: 1154: Write1USART(Serial_Buffer[i]);
"1154
[e ( _Write1USART (1 *U + &U _Serial_Buffer * -> _i `ux -> -> # *U &U _Serial_Buffer `ui `ux ]
"1155
}
"1152
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 837  ]
[e :U 838 ]
"1155
}
"1156
}
[; ;main.c: 1155: }
[; ;main.c: 1156: }
[e $U 840  ]
"1157
[e :U 836 ]
[; ;main.c: 1157: else
[; ;main.c: 1158: {
"1158
{
[; ;main.c: 1159: for (i=0; i<5; i++)
"1159
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 841  ]
[e $U 842  ]
"1160
[e :U 841 ]
[; ;main.c: 1160: Write1USART(0x16);
[e ( _Write1USART (1 -> -> 22 `i `uc ]
"1159
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 841  ]
[e :U 842 ]
"1160
}
"1161
}
[e :U 840 ]
[; ;main.c: 1161: }
[; ;main.c: 1163: Serial_Flag = 1;
"1163
[e = _Serial_Flag -> -> 1 `i `uc ]
[; ;main.c: 1164: Serial_Count = 0;
"1164
[e = _Serial_Count -> -> 0 `i `ui ]
[; ;main.c: 1165: OpMode = AUTO_MODE;
"1165
[e = _OpMode -> . `E5223 2 `uc ]
"1167
}
[; ;main.c: 1167: }
[e $U 844  ]
"1168
[e :U 835 ]
[; ;main.c: 1168: else
[; ;main.c: 1169: {
"1169
{
[; ;main.c: 1170: Serial_Flag = 0;
"1170
[e = _Serial_Flag -> -> 0 `i `uc ]
[; ;main.c: 1171: Serial_Count = 0;
"1171
[e = _Serial_Count -> -> 0 `i `ui ]
[; ;main.c: 1172: for (i=0; i<5; i++)
"1172
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 845  ]
[e $U 846  ]
"1173
[e :U 845 ]
[; ;main.c: 1173: Write1USART(0x15);
[e ( _Write1USART (1 -> -> 21 `i `uc ]
"1172
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 845  ]
[e :U 846 ]
"1173
}
"1174
}
[e :U 844 ]
[; ;main.c: 1174: }
[; ;main.c: 1176: if(Serial_Buffer[2]==0xF5 && OpMode == AUTO_MODE)
"1176
[e $ ! && == -> *U + &U _Serial_Buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux `i -> 245 `i == -> _OpMode `i -> . `E5223 2 `i 848  ]
[; ;main.c: 1177: {
"1177
{
[; ;main.c: 1178: Stop = 1;
"1178
[e = _Stop -> -> 1 `i `uc ]
"1179
}
[e :U 848 ]
"1180
}
[e :U 834 ]
"1181
}
[; ;main.c: 1179: }
[; ;main.c: 1180: }
[; ;main.c: 1181: }
[e $U 849  ]
"1182
[e :U 833 ]
[; ;main.c: 1182: else
[; ;main.c: 1183: {
"1183
{
[; ;main.c: 1184: Serial_GData = 0;
"1184
[e = _Serial_GData -> -> 0 `i `uc ]
"1185
}
[e :U 849 ]
[; ;main.c: 1185: }
[; ;main.c: 1187: Serial_Count++;
"1187
[e ++ _Serial_Count -> -> 1 `i `ui ]
"1188
}
[e :U 832 ]
"1189
[e :U 831 ]
}
[; ;main.c: 1188: }
[; ;main.c: 1189: }
[e $U 850  ]
"1190
[e :U 829 ]
[; ;main.c: 1190: else
[; ;main.c: 1191: {
"1191
{
[; ;main.c: 1192: if (RCSTA1bits.OERR == 1)
"1192
[e $ ! == -> . . _RCSTA1bits 0 1 `i -> 1 `i 851  ]
[; ;main.c: 1193: {
"1193
{
[; ;main.c: 1194: RCSTA1bits.OERR = 0;
"1194
[e = . . _RCSTA1bits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 1195: RCSTA1bits.CREN = 0;
"1195
[e = . . _RCSTA1bits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 1196: RCSTA1bits.CREN = 1;
"1196
[e = . . _RCSTA1bits 0 4 -> -> 1 `i `uc ]
"1197
}
[e :U 851 ]
"1198
}
[e :U 850 ]
[; ;main.c: 1197: }
[; ;main.c: 1198: }
[; ;main.c: 1199: }
"1199
[e :UE 797 ]
}
"1204
[v _ISR_UpdateDisplay `(v ~T0 @X0 1 ef ]
"1205
{
[; ;main.c: 1204: void ISR_UpdateDisplay(void)
[; ;main.c: 1205: {
[e :U _ISR_UpdateDisplay ]
[f ]
[; ;main.c: 1206: if (number != Old_Number)
"1206
[e $ ! != _number _Old_Number 853  ]
[; ;main.c: 1207: {
"1207
{
[; ;main.c: 1208: switch (Edigit)
"1208
[e $U 855  ]
[; ;main.c: 1209: {
"1209
{
[; ;main.c: 1210: case 0:
"1210
[e :U 856 ]
[; ;main.c: 1211: Temp = number&0x00FF;
"1211
[e = _Temp -> & _number -> -> 255 `i `l `i ]
[; ;main.c: 1212: write_i2c(EAdd_Low, Temp);
"1212
[e ( _write_i2c (2 , -> _EAdd_Low `l _Temp ]
[; ;main.c: 1213: Edigit++;
"1213
[e ++ _Edigit -> 1 `i ]
[; ;main.c: 1214: break;
"1214
[e $U 854  ]
[; ;main.c: 1215: case 1:
"1215
[e :U 857 ]
[; ;main.c: 1216: if (((number/0x100)&0x00FF) != read_i2c(EAdd_High)) {
"1216
[e $ ! != & / _number -> -> 256 `i `l -> -> 255 `i `l -> ( _read_i2c (1 -> _EAdd_High `l `l 858  ]
{
[; ;main.c: 1217: Temp = (number/0x100)&0x00FF;
"1217
[e = _Temp -> & / _number -> -> 256 `i `l -> -> 255 `i `l `i ]
[; ;main.c: 1218: write_i2c(EAdd_High, Temp);
"1218
[e ( _write_i2c (2 , -> _EAdd_High `l _Temp ]
"1219
}
[e :U 858 ]
[; ;main.c: 1219: }
[; ;main.c: 1220: Old_Number = number;
"1220
[e = _Old_Number _number ]
[; ;main.c: 1221: Edigit = 0;
"1221
[e = _Edigit -> 0 `i ]
[; ;main.c: 1222: break;
"1222
[e $U 854  ]
[; ;main.c: 1223: case 2:
"1223
[e :U 859 ]
"1227
[e :U 860 ]
[; ;main.c: 1227: case 3:
[; ;main.c: 1230: default:
"1230
[e :U 861 ]
[; ;main.c: 1231: Edigit = 0;
"1231
[e = _Edigit -> 0 `i ]
[; ;main.c: 1232: Old_Number = number;
"1232
[e = _Old_Number _number ]
[; ;main.c: 1233: break;
"1233
[e $U 854  ]
"1234
}
[; ;main.c: 1234: }
[e $U 854  ]
"1208
[e :U 855 ]
[e [\ _Edigit , $ -> 0 `i 856
 , $ -> 1 `i 857
 , $ -> 2 `i 859
 , $ -> 3 `i 860
 861 ]
"1234
[e :U 854 ]
[; ;main.c: 1235: units = 0x30+(number%10);
"1235
[e = _units -> + -> -> 48 `i `l % _number -> -> 10 `i `l `i ]
[; ;main.c: 1236: tens = 0x30+((number%100)/10);
"1236
[e = _tens -> + -> -> 48 `i `l / % _number -> -> 100 `i `l -> -> 10 `i `l `i ]
[; ;main.c: 1237: hundreds =0x30+((number%1000)/100);
"1237
[e = _hundreds -> + -> -> 48 `i `l / % _number -> -> 1000 `i `l -> -> 100 `i `l `i ]
[; ;main.c: 1238: thousands = 0x30+(number/1000);
"1238
[e = _thousands -> + -> -> 48 `i `l / _number -> -> 1000 `i `l `i ]
"1239
}
[e :U 853 ]
[; ;main.c: 1239: }
[; ;main.c: 1242: switch (digit) {
"1242
[e $U 863  ]
{
[; ;main.c: 1243: case 1:
"1243
[e :U 864 ]
[; ;main.c: 1244: displayno(digit,units);
"1244
[e ( _displayno (2 , _digit _units ]
[; ;main.c: 1245: digit++;
"1245
[e ++ _digit -> 1 `i ]
[; ;main.c: 1246: break;
"1246
[e $U 862  ]
[; ;main.c: 1247: case 2:
"1247
[e :U 865 ]
[; ;main.c: 1248: displayno(digit,tens);
"1248
[e ( _displayno (2 , _digit _tens ]
[; ;main.c: 1249: digit++;
"1249
[e ++ _digit -> 1 `i ]
[; ;main.c: 1250: break;
"1250
[e $U 862  ]
[; ;main.c: 1251: case 3:
"1251
[e :U 866 ]
[; ;main.c: 1252: displayno(digit,hundreds);
"1252
[e ( _displayno (2 , _digit _hundreds ]
[; ;main.c: 1253: digit++;
"1253
[e ++ _digit -> 1 `i ]
[; ;main.c: 1254: break;
"1254
[e $U 862  ]
[; ;main.c: 1255: case 4:
"1255
[e :U 867 ]
[; ;main.c: 1256: displayno(digit,thousands);
"1256
[e ( _displayno (2 , _digit _thousands ]
[; ;main.c: 1257: digit=1;
"1257
[e = _digit -> 1 `i ]
[; ;main.c: 1258: update_7seg = !1;
"1258
[e = _update_7seg -> -> ! != -> 1 `i -> 0 `i `i `uc ]
[; ;main.c: 1259: break;
"1259
[e $U 862  ]
[; ;main.c: 1260: default:
"1260
[e :U 868 ]
[; ;main.c: 1261: digit = 1;
"1261
[e = _digit -> 1 `i ]
[; ;main.c: 1262: update_7seg = !1;
"1262
[e = _update_7seg -> -> ! != -> 1 `i -> 0 `i `i `uc ]
[; ;main.c: 1263: break;
"1263
[e $U 862  ]
"1264
}
[; ;main.c: 1264: }
[e $U 862  ]
"1242
[e :U 863 ]
[e [\ _digit , $ -> 1 `i 864
 , $ -> 2 `i 865
 , $ -> 3 `i 866
 , $ -> 4 `i 867
 868 ]
"1264
[e :U 862 ]
[; ;main.c: 1266: }
"1266
[e :UE 852 ]
}
"1271
[v _init `(v ~T0 @X0 1 ef ]
"1272
{
[; ;main.c: 1271: void init(void)
[; ;main.c: 1272: {
[e :U _init ]
[f ]
[; ;main.c: 1273: PORTA=0;
"1273
[e = _PORTA -> -> 0 `i `uc ]
[; ;main.c: 1281: LATA=0;
"1281
[e = _LATA -> -> 0 `i `uc ]
[; ;main.c: 1290: ADCON0bits.VCFG1 = 0;
"1290
[e = . . _ADCON0bits 2 7 -> -> 0 `i `uc ]
[; ;main.c: 1291: ADCON0bits.VCFG0 = 0;
"1291
[e = . . _ADCON0bits 2 6 -> -> 0 `i `uc ]
[; ;main.c: 1293: ADCON1bits.ADFM = 1;
"1293
[e = . . _ADCON1bits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 1294: ADCON1bits.ADCAL = 0;
"1294
[e = . . _ADCON1bits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 1295: ADCON1bits.ACQT2 = 0;
"1295
[e = . . _ADCON1bits 1 5 -> -> 0 `i `uc ]
[; ;main.c: 1296: ADCON1bits.ACQT1 = 1;
"1296
[e = . . _ADCON1bits 1 4 -> -> 1 `i `uc ]
[; ;main.c: 1297: ADCON1bits.ACQT0 = 0;
"1297
[e = . . _ADCON1bits 1 3 -> -> 0 `i `uc ]
[; ;main.c: 1298: ADCON1bits.ADCS2 = 1;
"1298
[e = . . _ADCON1bits 1 2 -> -> 1 `i `uc ]
[; ;main.c: 1299: ADCON1bits.ADCS1 = 0;
"1299
[e = . . _ADCON1bits 1 1 -> -> 0 `i `uc ]
[; ;main.c: 1300: ADCON1bits.ADCS0 = 0;
"1300
[e = . . _ADCON1bits 1 0 -> -> 0 `i `uc ]
[; ;main.c: 1302: WDTCONbits.ADSHR = 1;
"1302
[e = . . _WDTCONbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 1305: ANCON0bits.PCFG0 = 0;
"1305
[e = . . _ANCON0bits 1 0 -> -> 0 `i `uc ]
[; ;main.c: 1306: ANCON0bits.PCFG1 = 1;
"1306
[e = . . _ANCON0bits 1 1 -> -> 1 `i `uc ]
[; ;main.c: 1307: ANCON0bits.PCFG2 = 1;
"1307
[e = . . _ANCON0bits 1 2 -> -> 1 `i `uc ]
[; ;main.c: 1308: ANCON0bits.PCFG3 = 1;
"1308
[e = . . _ANCON0bits 1 3 -> -> 1 `i `uc ]
[; ;main.c: 1309: ANCON0bits.PCFG4 = 1;
"1309
[e = . . _ANCON0bits 1 4 -> -> 1 `i `uc ]
[; ;main.c: 1311: WDTCONbits.ADSHR = 0;
"1311
[e = . . _WDTCONbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 1312: ADCON0bits.ADON=1;
"1312
[e = . . _ADCON0bits 1 0 -> -> 1 `i `uc ]
[; ;main.c: 1318: TRISA = 0b00000000;
"1318
[e = _TRISA -> -> 0 `i `uc ]
[; ;main.c: 1319: TRISB = 0b00000101;
"1319
[e = _TRISB -> -> 5 `i `uc ]
[; ;main.c: 1320: TRISC = 0b10000000;
"1320
[e = _TRISC -> -> 128 `i `uc ]
[; ;main.c: 1321: TRISD = 0b01101111;
"1321
[e = _TRISD -> -> 111 `i `uc ]
[; ;main.c: 1322: TRISE = 0b11011001;
"1322
[e = _TRISE -> -> 217 `i `uc ]
[; ;main.c: 1323: TRISF = 0b00100000;
"1323
[e = _TRISF -> -> 32 `i `uc ]
[; ;main.c: 1324: TRISG = 0b00000101;
"1324
[e = _TRISG -> -> 5 `i `uc ]
[; ;main.c: 1326: LATBbits.LATB3 = 0;
"1326
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 1327: LATCbits.LATC2 = 0;
"1327
[e = . . _LATCbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 1328: LATCbits.LATC3 = 0;
"1328
[e = . . _LATCbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 1329: LATCbits.LATC4 = 0;
"1329
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 1330: LATCbits.LATC5 = 0;
"1330
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 1331: PORTDbits.RD5 = 1;
"1331
[e = . . _PORTDbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 1332: PORTDbits.RD6 = 1;
"1332
[e = . . _PORTDbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 1333: LATEbits.LATE5 = 0;
"1333
[e = . . _LATEbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 1334: LATFbits.LATF7 = 0;
"1334
[e = . . _LATFbits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 1335: LATFbits.LATF6 = 0;
"1335
[e = . . _LATFbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 1337: }
"1337
[e :UE 869 ]
}
"1342
[v _DelayTime_1ms `(v ~T0 @X0 1 ef1`us ]
"1343
{
[; ;main.c: 1342: void DelayTime_1ms(unsigned short int time)
[; ;main.c: 1343: {
[e :U _DelayTime_1ms ]
"1342
[v _time `us ~T0 @X0 1 r1 ]
"1343
[f ]
[; ;main.c: 1344: while(time > 0)
"1344
[e $U 871  ]
[e :U 872 ]
[; ;main.c: 1345: {
"1345
{
[; ;main.c: 1346: _delay((unsigned long)((1)*(8000000/4000.0)));
"1346
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;main.c: 1347: time--;
"1347
[e -- _time -> -> 1 `i `us ]
"1348
}
[e :U 871 ]
"1344
[e $ > -> _time `ui -> -> 0 `i `ui 872  ]
[e :U 873 ]
[; ;main.c: 1348: }
[; ;main.c: 1350: }
"1350
[e :UE 870 ]
}
"1352
[v _DelayTime_10ms `(v ~T0 @X0 1 ef1`us ]
"1353
{
[; ;main.c: 1352: void DelayTime_10ms(unsigned short int time)
[; ;main.c: 1353: {
[e :U _DelayTime_10ms ]
"1352
[v _time `us ~T0 @X0 1 r1 ]
"1353
[f ]
[; ;main.c: 1354: while(time > 0)
"1354
[e $U 875  ]
[e :U 876 ]
[; ;main.c: 1355: {
"1355
{
[; ;main.c: 1356: _delay((unsigned long)((10)*(8000000/4000.0)));
"1356
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
[; ;main.c: 1357: time--;
"1357
[e -- _time -> -> 1 `i `us ]
"1358
}
[e :U 875 ]
"1354
[e $ > -> _time `ui -> -> 0 `i `ui 876  ]
[e :U 877 ]
[; ;main.c: 1358: }
[; ;main.c: 1360: }
"1360
[e :UE 874 ]
}
"1365
[v _Lifter_Init `(v ~T0 @X0 1 ef ]
"1366
{
[; ;main.c: 1365: void Lifter_Init(void)
[; ;main.c: 1366: {
[e :U _Lifter_Init ]
[f ]
[; ;main.c: 1368: if (PORTEbits.RE7)
"1368
[e $ ! != -> . . _PORTEbits 0 7 `i -> -> -> 0 `i `Vuc `i 879  ]
[; ;main.c: 1369: {
"1369
{
[; ;main.c: 1370: if(PORTEbits.RE7)
"1370
[e $ ! != -> . . _PORTEbits 0 7 `i -> -> -> 0 `i `Vuc `i 880  ]
[; ;main.c: 1371: {
"1371
{
[; ;main.c: 1372: Lifter_Down();
"1372
[e ( _Lifter_Down ..  ]
[; ;main.c: 1373: error_number = '5';
"1373
[e = _error_number -> -> 53 `ui `uc ]
[; ;main.c: 1374: error = 1;
"1374
[e = _error -> -> 1 `i `uc ]
"1375
}
[e :U 880 ]
"1376
}
[; ;main.c: 1375: }
[; ;main.c: 1376: }
[e $U 881  ]
"1377
[e :U 879 ]
[; ;main.c: 1377: else
[; ;main.c: 1378: {
"1378
{
[; ;main.c: 1379: lifter=standby;
"1379
[e = _lifter -> . `E5227 0 `uc ]
[; ;main.c: 1380: Lifter_Stop();
"1380
[e ( _Lifter_Stop ..  ]
"1381
}
[e :U 881 ]
[; ;main.c: 1381: }
[; ;main.c: 1382: }
"1382
[e :UE 878 ]
}
"1387
[v _Lifter_Stop `(v ~T0 @X0 1 ef ]
"1388
{
[; ;main.c: 1387: void Lifter_Stop ()
[; ;main.c: 1388: {
[e :U _Lifter_Stop ]
[f ]
[; ;main.c: 1389: LATFbits.LATF7 = 1;
"1389
[e = . . _LATFbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 1390: LATFbits.LATF6 = 1;
"1390
[e = . . _LATFbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 1391: }
"1391
[e :UE 882 ]
}
"1394
[v _Lifter_Up `(v ~T0 @X0 1 ef ]
"1395
{
[; ;main.c: 1394: void Lifter_Up()
[; ;main.c: 1395: {
[e :U _Lifter_Up ]
[f ]
[; ;main.c: 1396: LATFbits.LATF7 = 1;
"1396
[e = . . _LATFbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 1397: LATFbits.LATF6 = 0;
"1397
[e = . . _LATFbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 1398: }
"1398
[e :UE 883 ]
}
"1401
[v _Lifter_Down `(v ~T0 @X0 1 ef ]
"1402
{
[; ;main.c: 1401: void Lifter_Down()
[; ;main.c: 1402: {
[e :U _Lifter_Down ]
[f ]
[; ;main.c: 1403: LATFbits.LATF7 = 0;
"1403
[e = . . _LATFbits 0 6 -> -> 0 `i `uc ]
[; ;main.c: 1404: LATFbits.LATF6 = 1;
"1404
[e = . . _LATFbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 1405: }
"1405
[e :UE 884 ]
}
"1407
[v _Lifter_Brake `(v ~T0 @X0 1 ef ]
"1408
{
[; ;main.c: 1407: void Lifter_Brake ()
[; ;main.c: 1408: {
[e :U _Lifter_Brake ]
[f ]
[; ;main.c: 1409: LATFbits.LATF7 = 1;
"1409
[e = . . _LATFbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 1410: LATFbits.LATF6 = 1;
"1410
[e = . . _LATFbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 1411: }
"1411
[e :UE 885 ]
}
"1416
[v _Feeder_Stop `(v ~T0 @X0 1 ef ]
"1417
{
[; ;main.c: 1416: void Feeder_Stop ()
[; ;main.c: 1417: {
[e :U _Feeder_Stop ]
[f ]
[; ;main.c: 1418: LATEbits.LATE2 = 1;
"1418
[e = . . _LATEbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 1419: LATEbits.LATE1 = 1;
"1419
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 1420: }
"1420
[e :UE 886 ]
}
"1422
[v _Feeder_Rotate1 `(v ~T0 @X0 1 ef ]
"1423
{
[; ;main.c: 1422: void Feeder_Rotate1()
[; ;main.c: 1423: {
[e :U _Feeder_Rotate1 ]
[f ]
[; ;main.c: 1424: LATEbits.LATE2 = 0;
"1424
[e = . . _LATEbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 1425: LATEbits.LATE1 = 1;
"1425
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 1426: }
"1426
[e :UE 887 ]
}
"1428
[v _Feeder_Rotate2 `(v ~T0 @X0 1 ef ]
"1429
{
[; ;main.c: 1428: void Feeder_Rotate2()
[; ;main.c: 1429: {
[e :U _Feeder_Rotate2 ]
[f ]
[; ;main.c: 1430: LATEbits.LATE2 = 1;
"1430
[e = . . _LATEbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 1431: LATEbits.LATE1 = 0;
"1431
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 1432: }
"1432
[e :UE 888 ]
}
"1434
[v _Feeder_Brake `(v ~T0 @X0 1 ef ]
"1435
{
[; ;main.c: 1434: void Feeder_Brake ()
[; ;main.c: 1435: {
[e :U _Feeder_Brake ]
[f ]
[; ;main.c: 1436: LATEbits.LATE2 = 1;
"1436
[e = . . _LATEbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 1437: LATEbits.LATE1 = 1;
"1437
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 1438: }
"1438
[e :UE 889 ]
}
"1443
[v _CapFillingStart `(v ~T0 @X0 1 ef ]
"1444
{
[; ;main.c: 1443: void CapFillingStart (void)
[; ;main.c: 1444: {
[e :U _CapFillingStart ]
[f ]
[; ;main.c: 1445: if(FeederRotate1 == 1 && FeederRotate2 == 0)
"1445
[e $ ! && == -> _FeederRotate1 `i -> 1 `i == -> _FeederRotate2 `i -> 0 `i 891  ]
[; ;main.c: 1446: {
"1446
{
[; ;main.c: 1447: if(FeederRotate1Time == 0)
"1447
[e $ ! == _FeederRotate1Time -> 0 `i 892  ]
[; ;main.c: 1448: {
"1448
{
[; ;main.c: 1449: Feeder_Stop();
"1449
[e ( _Feeder_Stop ..  ]
[; ;main.c: 1450: Feeder_Rotate2();
"1450
[e ( _Feeder_Rotate2 ..  ]
[; ;main.c: 1451: FeederRotate2 = 1;
"1451
[e = _FeederRotate2 -> -> 1 `i `uc ]
[; ;main.c: 1452: FeederRotate1 == 0;
"1452
[e == -> _FeederRotate1 `i -> 0 `i ]
"1453
}
[; ;main.c: 1453: }
[e $U 893  ]
"1454
[e :U 892 ]
[; ;main.c: 1454: else
[; ;main.c: 1455: {
"1455
{
[; ;main.c: 1456: Feeder_Rotate1();
"1456
[e ( _Feeder_Rotate1 ..  ]
"1457
}
[e :U 893 ]
"1458
}
[; ;main.c: 1457: }
[; ;main.c: 1458: }
[e $U 894  ]
"1459
[e :U 891 ]
[; ;main.c: 1459: else if(FeederRotate2 == 1)
[e $ ! == -> _FeederRotate2 `i -> 1 `i 895  ]
[; ;main.c: 1460: {
"1460
{
[; ;main.c: 1461: if(FeederRotate2Time == 0)
"1461
[e $ ! == _FeederRotate2Time -> 0 `i 896  ]
[; ;main.c: 1462: {
"1462
{
[; ;main.c: 1463: Feeder_Stop();
"1463
[e ( _Feeder_Stop ..  ]
[; ;main.c: 1464: Feeder_Rotate1();
"1464
[e ( _Feeder_Rotate1 ..  ]
[; ;main.c: 1465: FeederRotate1 = 1;
"1465
[e = _FeederRotate1 -> -> 1 `i `uc ]
[; ;main.c: 1466: FeederRotate2 = 0;
"1466
[e = _FeederRotate2 -> -> 0 `i `uc ]
"1467
}
[; ;main.c: 1467: }
[e $U 897  ]
"1468
[e :U 896 ]
[; ;main.c: 1468: else
[; ;main.c: 1469: {
"1469
{
[; ;main.c: 1470: Feeder_Rotate2();
"1470
[e ( _Feeder_Rotate2 ..  ]
"1471
}
[e :U 897 ]
"1472
}
[; ;main.c: 1471: }
[; ;main.c: 1472: }
[e $U 898  ]
"1473
[e :U 895 ]
[; ;main.c: 1473: else
[; ;main.c: 1474: {
"1474
{
[; ;main.c: 1475: FeederRotate1 = 0;
"1475
[e = _FeederRotate1 -> -> 0 `i `uc ]
[; ;main.c: 1476: FeederRotate2 = 0;
"1476
[e = _FeederRotate2 -> -> 0 `i `uc ]
[; ;main.c: 1477: FeederRotate1Time = 50;
"1477
[e = _FeederRotate1Time -> 50 `i ]
[; ;main.c: 1478: FeederRotate2Time = 50;
"1478
[e = _FeederRotate2Time -> 50 `i ]
"1479
}
[e :U 898 ]
[e :U 894 ]
[; ;main.c: 1479: }
[; ;main.c: 1481: if(PORTEbits.RE0==0)
"1481
[e $ ! == -> . . _PORTEbits 0 0 `i -> 0 `i 899  ]
[; ;main.c: 1482: {
"1482
{
[; ;main.c: 1483: Feeder_Stop();
"1483
[e ( _Feeder_Stop ..  ]
[; ;main.c: 1485: if(FeederRotate1 == 1 && FeederRotate2 == 0)
"1485
[e $ ! && == -> _FeederRotate1 `i -> 1 `i == -> _FeederRotate2 `i -> 0 `i 900  ]
[; ;main.c: 1486: {
"1486
{
[; ;main.c: 1487: Feeder_Rotate1();
"1487
[e ( _Feeder_Rotate1 ..  ]
"1488
}
[; ;main.c: 1488: }
[e $U 901  ]
"1489
[e :U 900 ]
[; ;main.c: 1489: else if(FeederRotate2 == 0)
[e $ ! == -> _FeederRotate2 `i -> 0 `i 902  ]
[; ;main.c: 1490: {
"1490
{
[; ;main.c: 1491: Feeder_Rotate2();
"1491
[e ( _Feeder_Rotate2 ..  ]
"1492
}
[e :U 902 ]
"1493
[e :U 901 ]
}
[e :U 899 ]
[; ;main.c: 1492: }
[; ;main.c: 1493: }
[; ;main.c: 1494: }
"1494
[e :UE 890 ]
}
"1501
[v _InitTimer0 `(v ~T0 @X0 1 ef ]
"1502
{
[; ;main.c: 1501: void InitTimer0(void)
[; ;main.c: 1502: {
[e :U _InitTimer0 ]
[f ]
[; ;main.c: 1503: T0CON = 0b11000110;
"1503
[e = _T0CON -> -> 198 `i `uc ]
[; ;main.c: 1505: TMR0 = 0xF9E4;
"1505
[e = _TMR0 -> -> 63972 `ui `us ]
[; ;main.c: 1508: INTCONbits.TMR0IE = 1;
"1508
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 1509: INTCONbits.TMR0IF = 0;
"1509
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 1510: TMR0IF_triggered = !1;
"1510
[e = _TMR0IF_triggered -> -> ! != -> 1 `i -> 0 `i `i `uc ]
[; ;main.c: 1511: }
"1511
[e :UE 903 ]
}
"1514
[v _InitTimer1 `(v ~T0 @X0 1 ef ]
"1515
{
[; ;main.c: 1514: void InitTimer1(void)
[; ;main.c: 1515: {
[e :U _InitTimer1 ]
[f ]
[; ;main.c: 1516: T1CON = 0b00110001;
"1516
[e = _T1CON -> -> 49 `i `uc ]
[; ;main.c: 1519: TMR1 = 0x9E57;
"1519
[e = _TMR1 -> -> 40535 `ui `us ]
[; ;main.c: 1520: TMR1IF = 0;
"1520
[e = _TMR1IF -> -> 0 `i `b ]
[; ;main.c: 1521: TMR1IE = 1;
"1521
[e = _TMR1IE -> -> 1 `i `b ]
[; ;main.c: 1522: IPR1bits.TMR1IP=1;
"1522
[e = . . _IPR1bits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 1524: TMR1IF_triggered = !1;
"1524
[e = _TMR1IF_triggered -> -> ! != -> 1 `i -> 0 `i `i `uc ]
[; ;main.c: 1525: }
"1525
[e :UE 904 ]
}
"1528
[v _InitTimer2 `(v ~T0 @X0 1 ef ]
"1529
{
[; ;main.c: 1528: void InitTimer2(void)
[; ;main.c: 1529: {
[e :U _InitTimer2 ]
[f ]
[; ;main.c: 1530: T2CON = 0b00101010;
"1530
[e = _T2CON -> -> 42 `i `uc ]
[; ;main.c: 1531: PR2 = 0xFF;
"1531
[e = _PR2 -> -> 255 `i `uc ]
[; ;main.c: 1532: TMR2IF = 0;
"1532
[e = _TMR2IF -> -> 0 `i `b ]
[; ;main.c: 1533: TMR2IE = 0;
"1533
[e = _TMR2IE -> -> 0 `i `b ]
[; ;main.c: 1534: IPR1bits.TMR2IP=1;
"1534
[e = . . _IPR1bits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 1536: TMR2IF_triggered = !1;
"1536
[e = _TMR2IF_triggered -> -> ! != -> 1 `i -> 0 `i `i `uc ]
[; ;main.c: 1537: }
"1537
[e :UE 905 ]
}
"1542
[v _flush `(v ~T0 @X0 1 ef ]
"1543
{
[; ;main.c: 1542: void flush(void)
[; ;main.c: 1543: {
[e :U _flush ]
[f ]
"1544
[v _i `i ~T0 @X0 1 a ]
[; ;main.c: 1544: int i;
[; ;main.c: 1546: for(i=0; i<16; i++)
"1546
{
[e = _i -> 0 `i ]
[e $ < _i -> 16 `i 907  ]
[e $U 908  ]
"1547
[e :U 907 ]
[; ;main.c: 1547: {
{
[; ;main.c: 1548: Serial_Buffer[i]=0x00;
"1548
[e = *U + &U _Serial_Buffer * -> -> _i `ui `ux -> -> # *U &U _Serial_Buffer `ui `ux -> -> 0 `i `uc ]
"1549
}
"1546
[e ++ _i -> 1 `i ]
[e $ < _i -> 16 `i 907  ]
[e :U 908 ]
"1549
}
[; ;main.c: 1549: }
[; ;main.c: 1550: }
"1550
[e :UE 906 ]
}
"1555
[v _flushOut `(v ~T0 @X0 1 ef ]
"1556
{
[; ;main.c: 1555: void flushOut(void)
[; ;main.c: 1556: {
[e :U _flushOut ]
[f ]
"1557
[v _i `i ~T0 @X0 1 a ]
[; ;main.c: 1557: int i;
[; ;main.c: 1559: for(i=0; i<16; i++)
"1559
{
[e = _i -> 0 `i ]
[e $ < _i -> 16 `i 911  ]
[e $U 912  ]
"1560
[e :U 911 ]
[; ;main.c: 1560: {
{
[; ;main.c: 1561: Serial_Buffer_Out[i]=0x00;
"1561
[e = *U + &U _Serial_Buffer_Out * -> -> _i `ui `ux -> -> # *U &U _Serial_Buffer_Out `ui `ux -> -> 0 `i `uc ]
"1562
}
"1559
[e ++ _i -> 1 `i ]
[e $ < _i -> 16 `i 911  ]
[e :U 912 ]
"1562
}
[; ;main.c: 1562: }
[; ;main.c: 1563: }
"1563
[e :UE 910 ]
}
