#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed May 14 10:34:04 2025
# Process ID: 2868
# Current directory: D:/maneesha/Nano2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37828 D:\maneesha\Nano2\Nano2.xpr
# Log file: D:/maneesha/Nano2/vivado.log
# Journal file: D:/maneesha/Nano2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/maneesha/Nano2/Nano2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 987.082 ; gain = 213.000
update_compile_order -fileset sources_1
create_project IMPnano D:/maneesha/IMPnano -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
add_files -norecurse -scan_for_includes {D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Reg.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/HA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/FA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Slow_Clk.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/D_FF.vhd}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd:]
import_files -norecurse {D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Reg.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/HA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/FA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Slow_Clk.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/D_FF.vhd}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_FA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_HA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/Slow_Clk_Sim.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Slow_Clk.vhd}
import_files -norecurse {D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_FA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_HA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/Slow_Clk_Sim.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Slow_Clk.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
create_project IMPnano2 D:/maneesha/IMPnano2 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
add_files -norecurse -scan_for_includes {D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Reg.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/HA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/FA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Slow_Clk.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/D_FF.vhd}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd:]
import_files -norecurse {D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Reg.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/HA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/FA.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Slow_Clk.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sources_1/new/D_FF.vhd}
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_FA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_HA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/Slow_Clk_Sim.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Slow_Clk.vhd}
import_files -fileset sim_1 -norecurse {D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ROM.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_FA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_3bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_HA.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/Slow_Clk_Sim.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Adder_Subtractor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_8way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RCA_3.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_2_to_4.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_ProgramCounter.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_LUT_16_7.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Decoder_3_to_8.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_MUX_2way_4bit.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_RegBank.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_nanoprocessor.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Instruction_Decorder.vhd D:/maneesha/Nano2/Nano2.srcs/sim_1/new/TB_Slow_Clk.vhd}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
file mkdir D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new
close [ open D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/multiplier_2by2.vhd w ]
add_files D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/multiplier_2by2.vhd
update_compile_order -fileset sources_1
close [ open D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd w ]
add_files D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd
update_compile_order -fileset sources_1
close [ open D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/Comp_4_bit.vhd w ]
add_files D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/Comp_4_bit.vhd
update_compile_order -fileset sources_1
close [ open D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/MUX_4way_4bit.vhd w ]
add_files D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/MUX_4way_4bit.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top nanoprocessor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nanoprocessor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj nanoprocessor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/Adder_Subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_Subtractor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/Comp_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comp_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/Instruction_Decorder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/MUX_2way_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2way_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/MUX_2way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2way_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/MUX_4way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4way_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/MUX_8way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8way_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/RCA_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/RegBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/multiplier_2by2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplier_2by2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nanoprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sim_1/imports/new/TB_nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nanoprocessor_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1243.301 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 41e4898bd3b343e5abf81acd655adb2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nanoprocessor_tb_behav xil_defaultlib.nanoprocessor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <MUX_2way_4bit>.  Please compare the definition of block <MUX_2way_4bit> to its component declaration and its instantion to detect the mismatch. [D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd:61]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <MUX_2way_4bit>.  Please compare the definition of block <MUX_2way_4bit> to its component declaration and its instantion to detect the mismatch. [D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd:62]
ERROR: [VRFC 10-718] formal port <Selector> does not exist in entity <MUX_2way_4bit>.  Please compare the definition of block <MUX_2way_4bit> to its component declaration and its instantion to detect the mismatch. [D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd:63]
ERROR: [VRFC 10-718] formal port <Mux_out> does not exist in entity <MUX_2way_4bit>.  Please compare the definition of block <MUX_2way_4bit> to its component declaration and its instantion to detect the mismatch. [D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd:64]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nanoprocessor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1248.742 ; gain = 5.441
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nanoprocessor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj nanoprocessor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 41e4898bd3b343e5abf81acd655adb2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nanoprocessor_tb_behav xil_defaultlib.nanoprocessor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <Flag_Reg> does not exist in entity <Adder_Subtractor>.  Please compare the definition of block <Adder_Subtractor> to its component declaration and its instantion to detect the mismatch. [D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd:85]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nanoprocessor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nanoprocessor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj nanoprocessor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 41e4898bd3b343e5abf81acd655adb2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nanoprocessor_tb_behav xil_defaultlib.nanoprocessor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor [adder_subtractor_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2by2 [multiplier_2by2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4way_4bit [mux_4way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Comp_4_bit [comp_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture structural of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2way_3bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor [nanoprocessor_default]
Compiling architecture behavior of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot nanoprocessor_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim/xsim.dir/nanoprocessor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 14 15:00:09 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nanoprocessor_tb_behav -key {Behavioral:sim_1:Functional:nanoprocessor_tb} -tclbatch {nanoprocessor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source nanoprocessor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nanoprocessor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.336 ; gain = 13.688
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nanoprocessor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj nanoprocessor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sources_1/imports/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 41e4898bd3b343e5abf81acd655adb2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nanoprocessor_tb_behav xil_defaultlib.nanoprocessor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor [adder_subtractor_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2by2 [multiplier_2by2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4way_4bit [mux_4way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Comp_4_bit [comp_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture structural of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2way_3bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor [nanoprocessor_default]
Compiling architecture behavior of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot nanoprocessor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nanoprocessor_tb_behav -key {Behavioral:sim_1:Functional:nanoprocessor_tb} -tclbatch {nanoprocessor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source nanoprocessor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nanoprocessor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.523 ; gain = 0.000
current_project Nano2
current_project IMPnano2
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Slow_Clk_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Slow_Clk_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sim_1/imports/new/Slow_Clk_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk_Sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 41e4898bd3b343e5abf81acd655adb2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Slow_Clk_Sim_behav xil_defaultlib.Slow_Clk_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.slow_clk_sim
Built simulation snapshot Slow_Clk_Sim_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim/xsim.dir/Slow_Clk_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 14 15:04:08 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Slow_Clk_Sim_behav -key {Behavioral:sim_1:Functional:Slow_Clk_Sim} -tclbatch {Slow_Clk_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Slow_Clk_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Slow_Clk_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1280.434 ; gain = 6.910
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Slow_Clk_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Slow_Clk_Sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 41e4898bd3b343e5abf81acd655adb2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Slow_Clk_Sim_behav xil_defaultlib.Slow_Clk_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Slow_Clk_Sim_behav -key {Behavioral:sim_1:Functional:Slow_Clk_Sim} -tclbatch {Slow_Clk_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Slow_Clk_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Slow_Clk_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.047 ; gain = 0.754
set_property top TB_nanoprocessor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nanoprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nanoprocessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/maneesha/IMPnano2/IMPnano2.srcs/sim_1/imports/new/TB_nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_nanoprocessor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 41e4898bd3b343e5abf81acd655adb2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nanoprocessor_behav xil_defaultlib.TB_nanoprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Subtractor [adder_subtractor_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_2by2 [multiplier_2by2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4way_4bit [mux_4way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Comp_4_bit [comp_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture structural of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_3 [rca_3_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2way_3bit [mux_2way_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nanoprocessor
Built simulation snapshot TB_nanoprocessor_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim/xsim.dir/TB_nanoprocessor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 14 15:05:46 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nanoprocessor_behav -key {Behavioral:sim_1:Functional:TB_nanoprocessor} -tclbatch {TB_nanoprocessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_nanoprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nanoprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.723 ; gain = 10.422
current_project Nano2
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/maneesha/Nano2/Nano2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nanoprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/maneesha/Nano2/Nano2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nanoprocessor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/maneesha/Nano2/Nano2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 701096fe2465408e8a455c8cce45f39a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nanoprocessor_behav xil_defaultlib.TB_nanoprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/maneesha/Nano2/Nano2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nanoprocessor_behav -key {Behavioral:sim_1:Functional:TB_nanoprocessor} -tclbatch {TB_nanoprocessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_nanoprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nanoprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.477 ; gain = 0.520
current_project IMPnano2
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nanoprocessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nanoprocessor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 41e4898bd3b343e5abf81acd655adb2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nanoprocessor_behav xil_defaultlib.TB_nanoprocessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/maneesha/IMPnano2/IMPnano2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nanoprocessor_behav -key {Behavioral:sim_1:Functional:TB_nanoprocessor} -tclbatch {TB_nanoprocessor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_nanoprocessor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nanoprocessor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1298.176 ; gain = 4.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 14 15:23:11 2025...
