// Modified by Princeton University on June 9th, 2015
// ========== Copyright Header Begin ==========================================
//
// OpenSPARC T1 Processor File: bw_r_dcd.v
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
//
// The above named program is free software; you can redistribute it and/or
// modify it under the terms of the GNU General Public
// License version 2 as published by the Free Software Foundation.
//
// The above named program is distributed in the hope that it will be
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// General Public License for more details.
//
// You should have received a copy of the GNU General Public
// License along with this work; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
//
// ========== Copyright Header End ============================================


<%
   import math
   import pyhplib
   from pyhplib import *
%>

////////////////////////////////////////////////////////////////////////
/*
//  Module Name:
//  Description:  LSU Data Cache.
//      - Physically-Indexed Physically Tagged (PIPT)
//      - 8KB
//      - 4 way set-associative.
//      - 16B lines
//      - 2:1 column select by choosing either lower
//      or upper half of 16B line.
//      - Parity protected on a byte basis.
//      - Byte enables for byte-wide stores.
//
*/
////////////////////////////////////////////////////////////////////////
// Global header file includes
////////////////////////////////////////////////////////////////////////
//`include  "sys.h" // system level definition file which contains the
                  // time scale definition

//`include "iop.h"
//`include "fabric.h"


`ifdef SIM_FPGA_SYN_SRAM_LSU_DCACHE // simulation flag
`define PITON_PROTO
`endif

`ifdef FPGA_FORCE_SRAM_LSU_DCACHE
`undef PITON_PROTO
`endif


//PITON_PROTO enables all FPGA related modifications
`ifdef PITON_PROTO
`define FPGA_SYN_DCD
`else
`define SRAM_LSU_DCACHE
`endif

////////////////////////////////////////////////////////////////////////
// Local header file includes / local defines
////////////////////////////////////////////////////////////////////////

module bw_r_dcd ( /*AUTOARG*/
   // Outputs
   so, dcache_rdata_wb, dcache_rparity_wb, dcache_rparity_err_wb,
   dcache_rdata_msb_m,
   // dcache_rdata_msb_w0_m, dcache_rdata_msb_w1_m,
   // dcache_rdata_msb_w2_m, dcache_rdata_msb_w3_m,
   dcd_fuse_repair_value, dcd_fuse_repair_en,
   // Inputs
   dcache_rd_addr_e, dcache_alt_addr_e, dcache_rvld_e, dcache_wvld_e,
   dcache_wdata_e, dcache_wr_rway_e, dcache_byte_wr_en_e,
   dcache_alt_rsel_way_e, dcache_rsel_way_wb, dcache_alt_mx_sel_e,
   si, se, sehold, rst_tri_en, arst_l, rclk, dcache_alt_data_w0_m,
   dcache_arry_data_sel_m, efc_spc_fuse_clk1, fuse_dcd_wren,
   fuse_dcd_rid, fuse_dcd_repair_value, fuse_dcd_repair_en,


   // sram wrapper interface
   sram_dcache_w01_rtap_data,
   sram_dcache_w23_rtap_data,
   rtap_srams_bist_command,
   rtap_srams_bist_data
   ) ;


output [`SRAM_WRAPPER_BUS_WIDTH-1:0] sram_dcache_w01_rtap_data;
output [`SRAM_WRAPPER_BUS_WIDTH-1:0] sram_dcache_w23_rtap_data;
input  [`BIST_OP_WIDTH-1:0] rtap_srams_bist_command;
input  [`SRAM_WRAPPER_BUS_WIDTH-1:0] rtap_srams_bist_data;

input [`L1D_ADDRESS_HI:3]    dcache_rd_addr_e;     // read cache index [`L1D_ADDRESS_HI:4] + bit [3] offset
input [`L1D_ADDRESS_HI:3]    dcache_alt_addr_e;    // write/bist/diagnostic read cache index + offset

input           dcache_rvld_e;        // read accesses d$.
input           dcache_wvld_e;        // valid write setup to m-stage.

input [`L1D_DATA_ENTRY_WIDTH-1:0]   dcache_wdata_e;       // write data - 16Bx8 + 8b parity.
input [`L1D_WAY_COUNT-1:0]     dcache_wr_rway_e;     // replacement way for load miss/store.
input [15:0]    dcache_byte_wr_en_e;  // 16b byte wr enable for stores.

input [`L1D_WAY_COUNT-1:0]     dcache_alt_rsel_way_e ; // bist/diagnostic read way select
input [`L1D_WAY_COUNT-1:0]     dcache_rsel_way_wb;     // load way select, connect to cache_way_hit
input           dcache_alt_mx_sel_e;

input           si;
input           se;
input           sehold;

output          so;

input   rst_tri_en ;

input           arst_l; // used for redundancy flops - do not reset on wrm reset.

input           rclk;

output reg [63:0]  dcache_rdata_wb;
output reg [7:0]   dcache_rparity_wb;
output reg         dcache_rparity_err_wb;

//=================================
//    dc_fill critical path
//=================================
   input [63:0] dcache_alt_data_w0_m; //from qdp1
   input        dcache_arry_data_sel_m;            //from dctl

   // output [7:0] dcache_rdata_msb_w0_m;    //to dcdp
   // output [7:0] dcache_rdata_msb_w1_m;    //to dcdp
   // output [7:0] dcache_rdata_msb_w2_m;    //to dcdp
   // output [7:0] dcache_rdata_msb_w3_m;    //to dcdp
  <%
    template = '''
      wire [7:0] dcache_rdata_msb_w__WAY_m;    //to dcdp
    '''
    GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
  %>

   output [8*`L1D_WAY_COUNT-1:0] dcache_rdata_msb_m;    //to dcdp

//-----------------------------------------------------------------------------
// 32KB block fuse inputs
//-----------------------------------------------------------------------------
// efuse non ovl clks
input           efc_spc_fuse_clk1;

input           fuse_dcd_wren;          //redundancy register write enable, qualified
input [2:0]     fuse_dcd_rid;           //redundancy register id
input [7:0]     fuse_dcd_repair_value;  //data in for redundancy register
input [1:0]     fuse_dcd_repair_en;     //enable bits to turn on redundancy
output [7:0]    dcd_fuse_repair_value;  //data out for redundancy register
output [1:0]    dcd_fuse_repair_en;     //enable bits out

// Memory declaration.
wire  [`L1D_ADDRESS_HI:3]    dcache_rwaddr_e ;
wire  [`L1D_ADDRESS_HI:3]    dcache_raddr_e ;

`ifdef SRAM_LSU_DCACHE

// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w0a;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w1a;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w2a;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w3a;

<%
  template = '''
    wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w__WAYa;
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>

// this particular macro contains 2 ways
// wire [`L1D_DATA_ENTRY_WIDTH-1:0] way_mask_e = { {8{dcache_byte_wr_en_e[0]}},
//                             {8{dcache_byte_wr_en_e[1]}},
//                             {8{dcache_byte_wr_en_e[2]}},
//                             {8{dcache_byte_wr_en_e[3]}},
//                             {8{dcache_byte_wr_en_e[4]}},
//                             {8{dcache_byte_wr_en_e[5]}},
//                             {8{dcache_byte_wr_en_e[6]}},
//                             {8{dcache_byte_wr_en_e[7]}},
//                             {8{dcache_byte_wr_en_e[8]}},
//                             {8{dcache_byte_wr_en_e[9]}},
//                             {8{dcache_byte_wr_en_e[10]}},
//                             {8{dcache_byte_wr_en_e[11]}},
//                             {8{dcache_byte_wr_en_e[12]}},
//                             {8{dcache_byte_wr_en_e[13]}},
//                             {8{dcache_byte_wr_en_e[14]}},
//                             {8{dcache_byte_wr_en_e[15]}}
//                           };

// Includes data(128b)+parity(16b).
wire [`L1D_DATA_ENTRY_WIDTH-1:0] way_mask_e =
    {{8{dcache_byte_wr_en_e[15]}},{8{dcache_byte_wr_en_e[14]}},{8{dcache_byte_wr_en_e[13]}},
     {8{dcache_byte_wr_en_e[12]}},{8{dcache_byte_wr_en_e[11]}},{8{dcache_byte_wr_en_e[10]}},
     {8{dcache_byte_wr_en_e[9]}}, {8{dcache_byte_wr_en_e[8]}}, {8{dcache_byte_wr_en_e[7]}},
     {8{dcache_byte_wr_en_e[6]}}, {8{dcache_byte_wr_en_e[5]}}, {8{dcache_byte_wr_en_e[4]}},
     {8{dcache_byte_wr_en_e[3]}}, {8{dcache_byte_wr_en_e[2]}}, {8{dcache_byte_wr_en_e[1]}},
     {8{dcache_byte_wr_en_e[0]}}, dcache_byte_wr_en_e[15:0]} ;

// wire [`L1D_DATA_ENTRY_WIDTH-1:0] way0_write_mask = {144{dcache_wr_rway_e[0]}} & way_mask_e;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0] way1_write_mask = {144{dcache_wr_rway_e[1]}} & way_mask_e;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0] way2_write_mask = {144{dcache_wr_rway_e[2]}} & way_mask_e;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0] way3_write_mask = {144{dcache_wr_rway_e[3]}} & way_mask_e;

// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w0a_reg;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w1a_reg;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w2a_reg;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w3a_reg;
<%
  template = '''
    wire [`L1D_DATA_ENTRY_WIDTH-1:0] way__WAY_write_mask = {144{dcache_wr_rway_e[__WAY]}} & way_mask_e;
    wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w__WAYa_reg;
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>



`ifndef SPLIT_L1_DCACHE
// !SPLIT_L1_DCACHE && SRAM_LSU_DCACHE


sram_l1d_data_piton dcache_way_01
(
  .MEMCLK(rclk),
  .RESET_N(arst_l),
  .CE(dcache_wvld_e | dcache_rvld_e),
  .A(dcache_rwaddr_e[`L1D_ADDRESS_HI:4]),
  .DIN({dcache_wdata_e, dcache_wdata_e}),
  .BW({way1_write_mask, way0_write_mask}),
  .RDWEN(~dcache_wvld_e),
  .DOUT({temp_w1a_reg, temp_w0a_reg}),

  .BIST_COMMAND(rtap_srams_bist_command),
  .BIST_DIN(rtap_srams_bist_data),
  .BIST_DOUT(sram_dcache_w01_rtap_data),
  .SRAMID(`BIST_ID_L1_DCACHE_W01)
);

sram_l1d_data_piton dcache_way_23
(
  .MEMCLK(rclk),
  .RESET_N(arst_l),
  .CE(dcache_wvld_e | dcache_rvld_e),
  .A(dcache_rwaddr_e[`L1D_ADDRESS_HI:4]),
  .DIN({dcache_wdata_e, dcache_wdata_e}),
  .BW({way3_write_mask, way2_write_mask}),
  .RDWEN(~dcache_wvld_e),
  .DOUT({temp_w3a_reg, temp_w2a_reg}),

  .BIST_COMMAND(rtap_srams_bist_command),
  .BIST_DIN(rtap_srams_bist_data),
  .BIST_DOUT(sram_dcache_w23_rtap_data),
  .SRAMID(`BIST_ID_L1_DCACHE_W23)
);

`else // SPLIT_L1_DCACHE == 1, use the parameterised implementation

wire [`L1D_DATA_ENTRY_WIDTH*`L1D_WAY_COUNT-1:0]   temp_a_reg;
wire [`L1D_DATA_ENTRY_WIDTH*`L1D_WAY_COUNT-1:0]   temp_in_reg;
wire [`L1D_DATA_ENTRY_WIDTH*`L1D_WAY_COUNT-1:0]   temp_bw_reg;

<%
  template = '''
    assign temp_in_reg[`L1D_DATA_ENTRY_WAY__WAY_MASK] = dcache_wdata_e;
    assign temp_bw_reg[`L1D_DATA_ENTRY_WAY__WAY_MASK] = way__WAY_write_mask;
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>

sram_l1d_data dcache
(
  .MEMCLK(rclk),
  .RESET_N(arst_l),
  .CE(dcache_wvld_e | dcache_rvld_e),
  .A(dcache_rwaddr_e[`L1D_ADDRESS_HI:4]),
  .DIN(temp_in_reg),
  .BW(temp_bw_reg),
  .RDWEN(~dcache_wvld_e),
  .DOUT(temp_a_reg),

  .BIST_COMMAND(rtap_srams_bist_command),
  .BIST_DIN(rtap_srams_bist_data),
  .BIST_DOUT(sram_dcache_w01_rtap_data),
  .SRAMID(`BIST_ID_L1_DCACHE_W01)
);

<%
  template = '''
    assign temp_w__WAYa_reg = temp_a_reg[`L1D_DATA_ENTRY_WAY__WAY_MASK];
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>

`endif // SPLIT_L1_DCACHE


`else // !SRAM_LSU_DCACHE
// FPGA implementation or default


// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   w0 [127:0]/* synthesis syn_ramstyle = block_ram  syn_ramstyle = no_rw_check */  ;   // way0, byte0. Data+Parity.
// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   w1 [127:0]/* synthesis syn_ramstyle = block_ram  syn_ramstyle = no_rw_check */  ;   // way0, byte0. Data+Parity.
// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   w2 [127:0]/* synthesis syn_ramstyle = block_ram  syn_ramstyle = no_rw_check */  ;   // way0, byte0. Data+Parity.
// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   w3 [127:0]/* synthesis syn_ramstyle = block_ram  syn_ramstyle = no_rw_check */  ;   // way0, byte0. Data+Parity.

// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w0a_reg;
// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w1a_reg;
// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w2a_reg;
// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w3a_reg;

// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w0a;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w1a;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w2a;
// wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w3a;

// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w0;
// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w1;
// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w2;
// reg [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w3;

<%
  template = '''
    reg [`L1D_DATA_ENTRY_WIDTH-1:0]   w__WAY [127:0]/* synthesis syn_ramstyle = block_ram  syn_ramstyle = no_rw_check */  ;   // way0, byte0. Data+Parity.
    wire [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w__WAYa;
    reg [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w__WAYa_reg;
    reg [`L1D_DATA_ENTRY_WIDTH-1:0]   temp_w__WAY;
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>

integer       i,j;
reg [7:0]     ctr;


`endif // SRAM_LSU_DCACHE

reg [`L1D_ADDRESS_HI:3]    dcache_rwaddr_m ;
reg [`L1D_ADDRESS_HI:3]    dcache_raddr_m ;
reg           dcache_rvld_m ;
reg           wvld_m ;
reg [`L1D_DATA_ENTRY_WIDTH-1:0]   dcache_wdata_m ;
reg [127:0]   rw_wdline ;
reg [`L1D_WAY_COUNT-1:0]     dcache_wr_rway_m ;

// reg [63:0]    dcache_rdata_w0_wb;   // way0 64b data.
// reg [63:0]    dcache_rdata_w1_wb;   // way1 64b data.
// reg [63:0]    dcache_rdata_w2_wb;   // way2 64b data.
// reg [63:0]    dcache_rdata_w3_wb;   // way3 64b data.
reg [15:0]    byte_wr_enable ;

reg           dcache_alt_mx_sel_m, dcache_alt_mx_sel_wb;
reg [`L1D_WAY_COUNT-1:0]     dcache_alt_rsel_way_m, dcache_alt_rsel_way_wb;


wire            dcache_wvld_m ;
// wire  [63:0]    dcache_rdata_w0_m;    // way0 64b data.
// wire  [63:0]    dcache_rdata_w1_m;    // way1 64b data.
// wire  [63:0]    dcache_rdata_w2_m;    // way2 64b data.
// wire  [63:0]    dcache_rdata_w3_m;    // way3 64b data.
// wire  [7:0]     dcache_rparity_w0_m;  // way0 8b parity.
// wire  [7:0]     dcache_rparity_w1_m;  // way1 8b parity.
// wire  [7:0]     dcache_rparity_w2_m;  // way2 8b parity.
// wire  [7:0]     dcache_rparity_w3_m;  // way3 8b parity.

   // wire [7:0]   rd_parity_err_w0_m;
   // wire [7:0]   rd_parity_err_w1_m;
   // wire [7:0]   rd_parity_err_w2_m;
   // wire [7:0]   rd_parity_err_w3_m;


wire  [`L1D_DATA_ENTRY_WIDTH-1:0]   way_mask ;
wire  [`L1D_DATA_ENTRY_WIDTH-1:0]   way_mask_inv ;

//calculated parity based on read-out data
// wire [7:0]  gen_dcache_parity_w0_m;
// wire [7:0]  gen_dcache_parity_w1_m;
// wire [7:0]  gen_dcache_parity_w2_m;
// wire [7:0]  gen_dcache_parity_w3_m;

   wire     clk;
   assign   clk = rclk;

<%
  template = '''
      wire [7:0]  gen_dcache_parity_w__WAY_m;
      wire [7:0]   rd_parity_err_w__WAY_m;
      wire  [7:0]     dcache_rparity_w__WAY_m;  // way__WAY 8b parity.
      wire  [63:0]    dcache_rdata_w__WAY_m;    // way__WAY 64b data.
      reg [63:0]    dcache_rdata_w__WAY_wb;   // way__WAY 64b data.
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>

//=========================================================================================
//  Staging
//=========================================================================================

// BIST Rd used fill address port.
assign  dcache_rwaddr_e[`L1D_ADDRESS_HI:3] =
  (dcache_alt_mx_sel_e) ? dcache_alt_addr_e[`L1D_ADDRESS_HI:3] : dcache_rd_addr_e[`L1D_ADDRESS_HI:3] ;

assign  dcache_raddr_e[`L1D_ADDRESS_HI:3] =
  (dcache_alt_mx_sel_e) ? dcache_alt_addr_e[`L1D_ADDRESS_HI:3] : dcache_rd_addr_e[`L1D_ADDRESS_HI:3] ;

always @(posedge clk)
  begin
    dcache_alt_mx_sel_m   <= sehold ? dcache_alt_mx_sel_m : dcache_alt_mx_sel_e;

    dcache_alt_rsel_way_m <= sehold ? dcache_alt_rsel_way_m : dcache_alt_rsel_way_e;

    dcache_rwaddr_m[`L1D_ADDRESS_HI:3] <= sehold ? dcache_rwaddr_m[`L1D_ADDRESS_HI:3] : dcache_rwaddr_e[`L1D_ADDRESS_HI:3] ;

    dcache_raddr_m[`L1D_ADDRESS_HI:3] <= sehold ? dcache_raddr_m[`L1D_ADDRESS_HI:3] : dcache_raddr_e[`L1D_ADDRESS_HI:3] ;

    dcache_rvld_m         <= sehold ? dcache_rvld_m  : dcache_rvld_e ;

    wvld_m                <= sehold ?  wvld_m : dcache_wvld_e ;

    dcache_wdata_m[`L1D_DATA_ENTRY_WIDTH-1:0] <= sehold ?  dcache_wdata_m[`L1D_DATA_ENTRY_WIDTH-1:0] : dcache_wdata_e[`L1D_DATA_ENTRY_WIDTH-1:0] ;

    dcache_wr_rway_m[`L1D_WAY_COUNT-1:0] <= sehold ?  dcache_wr_rway_m[`L1D_WAY_COUNT-1:0] : dcache_wr_rway_e[`L1D_WAY_COUNT-1:0] ;

    byte_wr_enable[15:0]  <= sehold ? byte_wr_enable[15:0] : dcache_byte_wr_en_e[15:0] ;

  end

always @ (posedge clk)
  begin
// JC modified begin
//    dcache_alt_mx_sel_wb <= dcache_alt_mx_sel_m;
//    dcache_alt_rsel_way_wb  <= dcache_alt_rsel_way_m;
    dcache_alt_mx_sel_wb <= sehold ? dcache_alt_mx_sel_wb :dcache_alt_mx_sel_m;
    dcache_alt_rsel_way_wb  <= sehold ? dcache_alt_rsel_way_wb :dcache_alt_rsel_way_m;
// JC modified end
  end

assign  dcache_wvld_m = wvld_m & ~rst_tri_en ;

`ifndef SRAM_LSU_DCACHE
// for FPGA

//=========================================================================================
//  Read from Memory.
//=========================================================================================

always @(posedge clk) begin
  temp_w0a_reg[`L1D_DATA_ENTRY_WIDTH-1:0] = w0[dcache_raddr_e[`L1D_ADDRESS_HI:4]];
  temp_w1a_reg[`L1D_DATA_ENTRY_WIDTH-1:0] = w1[dcache_raddr_e[`L1D_ADDRESS_HI:4]];
  temp_w2a_reg[`L1D_DATA_ENTRY_WIDTH-1:0] = w2[dcache_raddr_e[`L1D_ADDRESS_HI:4]];
  temp_w3a_reg[`L1D_DATA_ENTRY_WIDTH-1:0] = w3[dcache_raddr_e[`L1D_ADDRESS_HI:4]];
end
//removed stablizer, zero out without read
assign  temp_w0a[`L1D_DATA_ENTRY_WIDTH-1:0] = dcache_rvld_m? temp_w0a_reg[`L1D_DATA_ENTRY_WIDTH-1:0]: 144'b0;
assign  temp_w1a[`L1D_DATA_ENTRY_WIDTH-1:0] = dcache_rvld_m? temp_w1a_reg[`L1D_DATA_ENTRY_WIDTH-1:0]: 144'b0;
assign  temp_w2a[`L1D_DATA_ENTRY_WIDTH-1:0] = dcache_rvld_m? temp_w2a_reg[`L1D_DATA_ENTRY_WIDTH-1:0]: 144'b0;
assign  temp_w3a[`L1D_DATA_ENTRY_WIDTH-1:0] = dcache_rvld_m? temp_w3a_reg[`L1D_DATA_ENTRY_WIDTH-1:0]: 144'b0;

`else // `ifndef SRAM_LSU_DCACHE

//removed stablizer, zero out without read (for IBM sram too)
// assign  temp_w0a[`L1D_DATA_ENTRY_WIDTH-1:0] = dcache_rvld_m? temp_w0a_reg[`L1D_DATA_ENTRY_WIDTH-1:0]: 144'b0;
// assign  temp_w1a[`L1D_DATA_ENTRY_WIDTH-1:0] = dcache_rvld_m? temp_w1a_reg[`L1D_DATA_ENTRY_WIDTH-1:0]: 144'b0;
// assign  temp_w2a[`L1D_DATA_ENTRY_WIDTH-1:0] = dcache_rvld_m? temp_w2a_reg[`L1D_DATA_ENTRY_WIDTH-1:0]: 144'b0;
// assign  temp_w3a[`L1D_DATA_ENTRY_WIDTH-1:0] = dcache_rvld_m? temp_w3a_reg[`L1D_DATA_ENTRY_WIDTH-1:0]: 144'b0;

<%
  template = '''
    assign  temp_w__WAYa[`L1D_DATA_ENTRY_WIDTH-1:0] = dcache_rvld_m? temp_w__WAYa_reg[`L1D_DATA_ENTRY_WIDTH-1:0]: 144'b0;
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>

`endif // `ifndef SRAM_LSU_DCACHE

// Prior to SA, column mux (64(D)+8(P))x4 bits. Assume parity is
// at the end of the 144b line. Entry is wX||Parity

// // Select either upper or lower 64b from each of the 4 ways.
// assign  dcache_rdata_w0_m[63:0] = ~dcache_rwaddr_m[3] ? temp_w0a[`L1D_DATA_ENTRY_WIDTH-1:80] : temp_w0a[79:16] ;
// assign  dcache_rdata_w1_m[63:0] = ~dcache_rwaddr_m[3] ? temp_w1a[`L1D_DATA_ENTRY_WIDTH-1:80] : temp_w1a[79:16] ;
// assign  dcache_rdata_w2_m[63:0] = ~dcache_rwaddr_m[3] ? temp_w2a[`L1D_DATA_ENTRY_WIDTH-1:80] : temp_w2a[79:16] ;
// assign  dcache_rdata_w3_m[63:0] = ~dcache_rwaddr_m[3] ? temp_w3a[`L1D_DATA_ENTRY_WIDTH-1:80] : temp_w3a[79:16] ;

<%
  template = '''
    assign  dcache_rdata_w__WAY_m[63:0] = ~dcache_rwaddr_m[3] ? temp_w__WAYa[`L1D_DATA_ENTRY_WIDTH-1:80] : temp_w__WAYa[79:16] ;
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>

   wire [7:0] dcache_msb_w0_m;
   wire [7:0] dcache_alt_data_w0_msb_m;

//MSB sent out to dcdp in M stage
assign dcache_msb_w0_m[7:0]=
    {dcache_rdata_w0_m[63],
     dcache_rdata_w0_m[55],
     dcache_rdata_w0_m[47],
     dcache_rdata_w0_m[39],
     dcache_rdata_w0_m[31],
     dcache_rdata_w0_m[23],
     dcache_rdata_w0_m[15],
     dcache_rdata_w0_m[07]} ;

assign dcache_alt_data_w0_msb_m [7:0]=
    {dcache_alt_data_w0_m[63],
     dcache_alt_data_w0_m[55],
     dcache_alt_data_w0_m[47],
     dcache_alt_data_w0_m[39],
     dcache_alt_data_w0_m[31],
     dcache_alt_data_w0_m[23],
     dcache_alt_data_w0_m[15],
     dcache_alt_data_w0_m[07]} ;

//2-to-1 mux
assign dcache_rdata_msb_w0_m[7:0] = dcache_arry_data_sel_m ?
                                    dcache_msb_w0_m[7:0] :
                                    dcache_alt_data_w0_msb_m[7:0];

// assign dcache_rdata_msb_w1_m[7:0]=
//     {dcache_rdata_w1_m[63],
//      dcache_rdata_w1_m[55],
//      dcache_rdata_w1_m[47],
//      dcache_rdata_w1_m[39],
//      dcache_rdata_w1_m[31],
//      dcache_rdata_w1_m[23],
//      dcache_rdata_w1_m[15],
//      dcache_rdata_w1_m[07]} ;

// assign dcache_rdata_msb_w2_m[7:0]=
//     {dcache_rdata_w2_m[63],
//      dcache_rdata_w2_m[55],
//      dcache_rdata_w2_m[47],
//      dcache_rdata_w2_m[39],
//      dcache_rdata_w2_m[31],
//      dcache_rdata_w2_m[23],
//      dcache_rdata_w2_m[15],
//      dcache_rdata_w2_m[07]} ;

// assign dcache_rdata_msb_w3_m[7:0]=
//     {dcache_rdata_w3_m[63],
//      dcache_rdata_w3_m[55],
//      dcache_rdata_w3_m[47],
//      dcache_rdata_w3_m[39],
//      dcache_rdata_w3_m[31],
//      dcache_rdata_w3_m[23],
//      dcache_rdata_w3_m[15],
//      dcache_rdata_w3_m[07]} ;

// assign dcache_rdata_msb_w3_m[7:0]=
//     {dcache_rdata_w3_m[63],
//      dcache_rdata_w3_m[55],
//      dcache_rdata_w3_m[47],
//      dcache_rdata_w3_m[39],
//      dcache_rdata_w3_m[31],
//      dcache_rdata_w3_m[23],
//      dcache_rdata_w3_m[15],
//      dcache_rdata_w3_m[07]} ;

<%
  template = '''
    assign dcache_rdata_msb_w__WAY_m[7:0]=
      {dcache_rdata_w__WAY_m[63],
       dcache_rdata_w__WAY_m[55],
       dcache_rdata_w__WAY_m[47],
       dcache_rdata_w__WAY_m[39],
       dcache_rdata_w__WAY_m[31],
       dcache_rdata_w__WAY_m[23],
       dcache_rdata_w__WAY_m[15],
       dcache_rdata_w__WAY_m[07]} ;
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY, 1);
%>

<%
  GenFor("assign dcache_rdata_msb_m[(8*(__WAY+1))-1 -: 8] = dcache_rdata_msb_w__WAY_m;", CONFIG_L1D_ASSOCIATIVITY); 
%>

   // wire [63:0] rdata_w0_m;
   // wire [63:0] rdata_w1_m;
   // wire [63:0] rdata_w2_m;
   // wire [63:0] rdata_w3_m;
<%
  GenFor("wire [63:0] rdata_w__WAY_m;", CONFIG_L1D_ASSOCIATIVITY); 
%>

//2-to-1 mux
//dcache_alt_mx_sel default 0001 (way 0) when not in MBIST mode (logic in qdp2)
assign rdata_w0_m[63:0] = dcache_arry_data_sel_m ?
                          dcache_rdata_w0_m[63:0] : dcache_alt_data_w0_m[63:0];

// //assign rdata_w0_m[63:0] = dcache_rdata_w0_m[63:0];
// assign rdata_w1_m[63:0] = dcache_rdata_w1_m[63:0];
// assign rdata_w2_m[63:0] = dcache_rdata_w2_m[63:0];
// assign rdata_w3_m[63:0] = dcache_rdata_w3_m[63:0];
   
<%
  template = '''
    assign rdata_w__WAY_m[63:0] = dcache_rdata_w__WAY_m[63:0];
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY, 1);
%>

// // Select upper half or lower half of parity.
// assign  dcache_rparity_w0_m[7:0] = ~dcache_rwaddr_m[3] ? temp_w0a[15:8] : temp_w0a[7:0] ;
// assign  dcache_rparity_w1_m[7:0] = ~dcache_rwaddr_m[3] ? temp_w1a[15:8] : temp_w1a[7:0] ;
// assign  dcache_rparity_w2_m[7:0] = ~dcache_rwaddr_m[3] ? temp_w2a[15:8] : temp_w2a[7:0] ;
// assign  dcache_rparity_w3_m[7:0] = ~dcache_rwaddr_m[3] ? temp_w3a[15:8] : temp_w3a[7:0] ;

//    reg [7:0] dcache_rparity_w0_wb;
//    reg [7:0] dcache_rparity_w1_wb;
//    reg [7:0] dcache_rparity_w2_wb;
//    reg [7:0] dcache_rparity_w3_wb;

//    reg [7:0] rd_parity_err_w0_wb;
//    reg [7:0] rd_parity_err_w1_wb;
//    reg [7:0] rd_parity_err_w2_wb;
//    reg [7:0] rd_parity_err_w3_wb;

<%
  template = '''
    assign  dcache_rparity_w__WAY_m[7:0] = ~dcache_rwaddr_m[3] ? temp_w__WAYa[15:8] : temp_w__WAYa[7:0] ;
    reg [7:0] dcache_rparity_w__WAY_wb;
    reg [7:0] rd_parity_err_w__WAY_wb;
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>


// Stage to WB
always  @(posedge clk)
  begin
    // dcache_rdata_w0_wb[63:0] <= rdata_w0_m[63:0] ;
    // dcache_rdata_w1_wb[63:0] <= rdata_w1_m[63:0] ;
    // dcache_rdata_w2_wb[63:0] <= rdata_w2_m[63:0] ;
    // dcache_rdata_w3_wb[63:0] <= rdata_w3_m[63:0] ;

    // dcache_rparity_w0_wb[7:0] <=  dcache_rparity_w0_m[7:0];
    // dcache_rparity_w1_wb[7:0] <=  dcache_rparity_w1_m[7:0];
    // dcache_rparity_w2_wb[7:0] <=  dcache_rparity_w2_m[7:0];
    // dcache_rparity_w3_wb[7:0] <=  dcache_rparity_w3_m[7:0];

    // rd_parity_err_w0_wb [7:0] <= rd_parity_err_w0_m[7:0];
    // rd_parity_err_w1_wb [7:0] <= rd_parity_err_w1_m[7:0];
    // rd_parity_err_w2_wb [7:0] <= rd_parity_err_w2_m[7:0];
    // rd_parity_err_w3_wb [7:0] <= rd_parity_err_w3_m[7:0];

<%
  template = '''
    dcache_rdata_w__WAY_wb[63:0] <= rdata_w__WAY_m[63:0] ;
    dcache_rparity_w__WAY_wb[7:0] <=  dcache_rparity_w__WAY_m[7:0];
    rd_parity_err_w__WAY_wb [7:0] <= rd_parity_err_w__WAY_m[7:0];
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>

  end

//parity calculation and check are done in M stage for 4 way data
   // wire rd_parity_err_w0;
   // wire rd_parity_err_w1;
   // wire rd_parity_err_w2;
   // wire rd_parity_err_w3;

// lsu_dc_parity_gen #(8,8)  parity_gen_w0 (
//                 .data_in        (dcache_rdata_w0_m[63:0]),
//                 .parity_out     (gen_dcache_parity_w0_m[7:0])
//         );

// assign rd_parity_err_w0_m[7:0] = dcache_rvld_m ? (dcache_rparity_w0_m[7:0] ^ gen_dcache_parity_w0_m[7:0]) :
//                                                   8'hff;


// lsu_dc_parity_gen #(8,8)  parity_gen_w1 (
//                 .data_in        (dcache_rdata_w1_m[63:0]),
//                 .parity_out     (gen_dcache_parity_w1_m[7:0])
//         );

// assign rd_parity_err_w1_m[7:0] = dcache_rvld_m ? (dcache_rparity_w1_m[7:0] ^ gen_dcache_parity_w1_m[7:0]) :
//                                                  8'hff;

// lsu_dc_parity_gen #(8,8)  parity_gen_w2 (
//                 .data_in        (dcache_rdata_w2_m[63:0]),
//                 .parity_out     (gen_dcache_parity_w2_m[7:0])
//         );
// assign rd_parity_err_w2_m[7:0] = dcache_rvld_m ? (dcache_rparity_w2_m[7:0] ^ gen_dcache_parity_w2_m[7:0])  :
//                                                    8'hff;

// lsu_dc_parity_gen #(8,8)  parity_gen_w3 (
//                 .data_in        (dcache_rdata_w3_m[63:0]),
//                 .parity_out     (gen_dcache_parity_w3_m[7:0])
//         );
// assign rd_parity_err_w3_m[7:0] =  dcache_rvld_m ? (dcache_rparity_w3_m[7:0] ^ gen_dcache_parity_w3_m[7:0]) :
//                                                   8'hff;

<%
  template = '''
    wire rd_parity_err_w__WAY;
    lsu_dc_parity_gen #(8,8)  parity_gen_w__WAY (
                    .data_in        (dcache_rdata_w__WAY_m[63:0]),
                    .parity_out     (gen_dcache_parity_w__WAY_m[7:0])
            );
    assign rd_parity_err_w__WAY_m[7:0] = dcache_rvld_m ? (dcache_rparity_w__WAY_m[7:0] ^ gen_dcache_parity_w__WAY_m[7:0])  :
                                                       8'hff;
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>

// way select mux on READ
// Select one of four ways from indexed cache set.

wire [`L1D_WAY_COUNT-1:0] dcache_rd_sel_way_wb;
assign dcache_rd_sel_way_wb[`L1D_WAY_COUNT-1:0] = dcache_alt_mx_sel_wb ? dcache_alt_rsel_way_wb[`L1D_WAY_COUNT-1:0] :
                                                          dcache_rsel_way_wb[`L1D_WAY_COUNT-1:0];

// assign  dcache_rdata_wb[63:0]  =
//  (dcache_rd_sel_way_wb[0] ? dcache_rdata_w0_wb[63:0] : 64'b0) |
//  (dcache_rd_sel_way_wb[1] ? dcache_rdata_w1_wb[63:0] : 64'b0) |
//  (dcache_rd_sel_way_wb[2] ? dcache_rdata_w2_wb[63:0] : 64'b0) |
//  (dcache_rd_sel_way_wb[3] ? dcache_rdata_w3_wb[63:0] : 64'b0);


<%
  inputs = 'dcache_rdata_w__WAY_wb[63:0]'
  sels = 'dcache_rd_sel_way_wb[__WAY]'
  outputs = 'dcache_rdata_wb[63:0]'
  num = CONFIG_L1D_ASSOCIATIVITY;
  GenOr(inputs, sels, outputs, num);
%>

//parity err in W-stage, cache_way_hit may not be one-hot
// assign rd_parity_err_w0 =   |(rd_parity_err_w0_wb[7:0]);
// assign rd_parity_err_w1 =   |(rd_parity_err_w1_wb[7:0]);
// assign rd_parity_err_w2 =   |(rd_parity_err_w2_wb[7:0]);
// assign rd_parity_err_w3 =   |(rd_parity_err_w3_wb[7:0]);

<%
  template = '''
    assign rd_parity_err_w__WAY =   |(rd_parity_err_w__WAY_wb[7:0]);
  '''
  GenFor(template, CONFIG_L1D_ASSOCIATIVITY);
%>

// assign dcache_rparity_err_wb = rd_parity_err_w3 & dcache_rd_sel_way_wb[3] |
//                                rd_parity_err_w2 & dcache_rd_sel_way_wb[2] |
//                                rd_parity_err_w1 & dcache_rd_sel_way_wb[1] |
//                                rd_parity_err_w0 & dcache_rd_sel_way_wb[0] ;

<%
  inputs = 'rd_parity_err_w__WAY'
  sels = 'dcache_rd_sel_way_wb[__WAY]'
  outputs = 'dcache_rparity_err_wb'
  num = CONFIG_L1D_ASSOCIATIVITY;
  GenOr(inputs, sels, outputs, num);
%>

//mux4ds #(64) dcache_rdata_wb_mx (
//  .in0  (dcache_rdata_w0_wb[63:0]),
//  .in1  (dcache_rdata_w1_wb[63:0]),
//  .in2  (dcache_rdata_w2_wb[63:0]),
//  .in3  (dcache_rdata_w3_wb[63:0]),
//  .sel0 (dcache_rd_sel_way_wb[0]),
//  .sel1 (dcache_rd_sel_way_wb[1]),
//  .sel2 (dcache_rd_sel_way_wb[2]),
//  .sel3 (dcache_rd_sel_way_wb[3]),
//  .dout (dcache_rdata_wb[63:0])
//);

// dcache_rparity_wb only used by MBIST
//mux4ds #(8) dcache_rparity_wb_mx (
//  .in0 (dcache_rparity_w0_wb[7:0]),
//  .in1 (dcache_rparity_w1_wb[7:0]),
//  .in2 (dcache_rparity_w2_wb[7:0]),
//  .in3 (dcache_rparity_w3_wb[7:0]),
//  .sel0(dcache_alt_rsel_way_wb[0]),
//  .sel1(dcache_alt_rsel_way_wb[1]),
//  .sel2(dcache_alt_rsel_way_wb[2]),
//  .sel3(dcache_alt_rsel_way_wb[3]),
//  .dout(dcache_rparity_wb[7:0])
//);

// assign  dcache_rparity_wb[7:0] =
// ( dcache_rd_sel_way_wb[0] ? dcache_rparity_w0_wb[7:0] : 8'b0 ) |
// ( dcache_rd_sel_way_wb[1] ? dcache_rparity_w1_wb[7:0] : 8'b0 ) |
// ( dcache_rd_sel_way_wb[2] ? dcache_rparity_w2_wb[7:0] : 8'b0 ) |
// ( dcache_rd_sel_way_wb[3] ? dcache_rparity_w3_wb[7:0] : 8'b0 ) ;
<%
  inputs = 'dcache_rparity_w__WAY_wb[7:0]'
  sels = 'dcache_rd_sel_way_wb[__WAY]'
  outputs = 'dcache_rparity_wb[7:0]'
  num = CONFIG_L1D_ASSOCIATIVITY;
  GenOr(inputs, sels, outputs, num);
%>

`ifndef SRAM_LSU_DCACHE // FPGA

//=========================================================================================
//  Write to Memory
//=========================================================================================

// Reads and writes are mutex as array is single-ported.


// Includes data(128b)+parity(16b).
assign way_mask[`L1D_DATA_ENTRY_WIDTH-1:0]  =
    {{8{byte_wr_enable[15]}},{8{byte_wr_enable[14]}},{8{byte_wr_enable[13]}},
     {8{byte_wr_enable[12]}},{8{byte_wr_enable[11]}},{8{byte_wr_enable[10]}},
     {8{byte_wr_enable[9]}}, {8{byte_wr_enable[8]}}, {8{byte_wr_enable[7]}},
     {8{byte_wr_enable[6]}}, {8{byte_wr_enable[5]}}, {8{byte_wr_enable[4]}},
     {8{byte_wr_enable[3]}}, {8{byte_wr_enable[2]}}, {8{byte_wr_enable[1]}},
     {8{byte_wr_enable[0]}}, byte_wr_enable[15:0]} ;

assign way_mask_inv[`L1D_DATA_ENTRY_WIDTH-1:0] =  ~way_mask[`L1D_DATA_ENTRY_WIDTH-1:0];


always @ (negedge clk)
  begin

  if(dcache_wvld_m & dcache_wr_rway_m[0]) begin
    w0[dcache_rwaddr_m[`L1D_ADDRESS_HI:4]] = (temp_w0a_reg[`L1D_DATA_ENTRY_WIDTH-1:0] & way_mask_inv[`L1D_DATA_ENTRY_WIDTH-1:0]) |
             (dcache_wdata_m[`L1D_DATA_ENTRY_WIDTH-1:0] & way_mask[`L1D_DATA_ENTRY_WIDTH-1:0]) ;
  end
  if(dcache_wvld_m & dcache_wr_rway_m[1]) begin
    w1[dcache_rwaddr_m[`L1D_ADDRESS_HI:4]] = (temp_w1a_reg[`L1D_DATA_ENTRY_WIDTH-1:0] & way_mask_inv[`L1D_DATA_ENTRY_WIDTH-1:0]) |
             (dcache_wdata_m[`L1D_DATA_ENTRY_WIDTH-1:0] & way_mask[`L1D_DATA_ENTRY_WIDTH-1:0]) ;
  end
  if(dcache_wvld_m & dcache_wr_rway_m[2]) begin
    w2[dcache_rwaddr_m[`L1D_ADDRESS_HI:4]] = (temp_w2a_reg[`L1D_DATA_ENTRY_WIDTH-1:0] & way_mask_inv[`L1D_DATA_ENTRY_WIDTH-1:0]) |
             (dcache_wdata_m[`L1D_DATA_ENTRY_WIDTH-1:0] & way_mask[`L1D_DATA_ENTRY_WIDTH-1:0]) ;
  end
  if(dcache_wvld_m & dcache_wr_rway_m[3]) begin
    w3[dcache_rwaddr_m[`L1D_ADDRESS_HI:4]] = (temp_w3a_reg[`L1D_DATA_ENTRY_WIDTH-1:0] & way_mask_inv[`L1D_DATA_ENTRY_WIDTH-1:0]) |
             (dcache_wdata_m[`L1D_DATA_ENTRY_WIDTH-1:0] & way_mask[`L1D_DATA_ENTRY_WIDTH-1:0]) ;
  end

  end // always @ (negedge clk)

`endif // `ifndef SRAM_LSU_DCACHE // FPGA

endmodule


`ifdef SIM_FPGA_SYN_SRAM_LSU_DCACHE // simulation flag
`undef PITON_PROTO
`endif

`ifdef FPGA_FORCE_SRAM_LSU_DCACHE
`define PITON_PROTO
`endif
