[2021-05-26 18:27:46,068]mapper_test.py:73:[INFO]: run case "cavlc"
[2021-05-26 18:27:46,068]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:27:46,503]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     16.67 %
Or           =        0      0.00 %
Other        =       60     83.33 %
TOTAL        =       72    100.00 %
Level =    2.  COs =    3.    27.3 %
Level =    3.  COs =    8.   100.0 %

[2021-05-26 18:27:46,504]mapper_test.py:136:[INFO]: area: 109 level: 3
[2021-05-26 18:27:46,505]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:27:46,557]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:0.033179
	Topological sort time:0.000156
	Area-flow time:0.000779
	Exact-area time:0.002395
	Matching selection time:0.000256
	  Report mapping result:
		klut_size()     :84
		klut.num_gates():72
		max delay       :4
		max area        :72

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :1
		LUT fanins:5	 numbers :6
		LUT fanins:6	 numbers :9
		LUT fanins:7	 numbers :47
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v

[2021-05-26 18:27:46,558]mapper_test.py:195:[INFO]: area: 119 level: 4
[2021-05-26 18:27:46,560]mapper_test.py:73:[INFO]: run case "ctrl"
[2021-05-26 18:27:46,560]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:27:46,706]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

Const        =        1      3.85 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     34.62 %
Or           =        0      0.00 %
Other        =       16     61.54 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =   25.   100.0 %

[2021-05-26 18:27:46,707]mapper_test.py:136:[INFO]: area: 28 level: 1
[2021-05-26 18:27:46,707]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:27:46,722]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:0.004276
	Topological sort time:3.1e-05
	Area-flow time:0.0001
	Exact-area time:0.00033
	Matching selection time:9.7e-05
	  Report mapping result:
		klut_size()     :34
		klut.num_gates():25
		max delay       :1
		max area        :25

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :2
		LUT fanins:5	 numbers :18
		LUT fanins:6	 numbers :1
		LUT fanins:7	 numbers :3
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v

[2021-05-26 18:27:46,723]mapper_test.py:195:[INFO]: area: 28 level: 1
[2021-05-26 18:27:46,724]mapper_test.py:73:[INFO]: run case "arbiter"
[2021-05-26 18:27:46,724]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:27:54,611]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       32      1.37 %
Or           =        0      0.00 %
Other        =     2305     98.63 %
TOTAL        =     2337    100.00 %
Level =    5.  COs =    1.     0.8 %
Level =   15.  COs =  128.   100.0 %

[2021-05-26 18:27:54,620]mapper_test.py:136:[INFO]: area: 4131 level: 15
[2021-05-26 18:27:54,620]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:27:55,842]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:0.928931
	Topological sort time:0.002695
	Area-flow time:0.022572
	Exact-area time:0.112712
	Matching selection time:0.004929
	  Report mapping result:
		klut_size()     :2476
		klut.num_gates():2218
		max delay       :16
		max area        :2218

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :257
		LUT fanins:5	 numbers :1
		LUT fanins:6	 numbers :0
		LUT fanins:7	 numbers :1936
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v

[2021-05-26 18:27:55,842]mapper_test.py:195:[INFO]: area: 4154 level: 16
[2021-05-26 18:27:55,843]mapper_test.py:73:[INFO]: run case "router"
[2021-05-26 18:27:55,843]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:27:56,032]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

Const        =       27     36.99 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       25     34.25 %
TOTAL        =       73    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    5.  COs =    3.   100.0 %

[2021-05-26 18:27:56,032]mapper_test.py:136:[INFO]: area: 57 level: 5
[2021-05-26 18:27:56,032]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:27:56,054]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:0.008508
	Topological sort time:5.7e-05
	Area-flow time:0.000314
	Exact-area time:0.000793
	Matching selection time:0.000121
	  Report mapping result:
		klut_size()     :107
		klut.num_gates():45
		max delay       :8
		max area        :44

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :9
		LUT fanins:5	 numbers :9
		LUT fanins:6	 numbers :7
		LUT fanins:7	 numbers :14
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v

[2021-05-26 18:27:56,054]mapper_test.py:195:[INFO]: area: 59 level: 8
[2021-05-26 18:27:56,056]mapper_test.py:73:[INFO]: run case "mem_ctrl"
[2021-05-26 18:27:56,056]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:28:26,452]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

Const        =        1      0.01 %
Buffer       =      234      2.50 %
Inverter     =       39      0.42 %
And          =     1246     13.34 %
Or           =        0      0.00 %
Other        =     7823     83.73 %
TOTAL        =     9343    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  400.    32.6 %
Level =    2.  COs =  186.    47.7 %
Level =    3.  COs =   43.    51.2 %
Level =    4.  COs =   36.    54.1 %
Level =    5.  COs =   15.    55.3 %
Level =    6.  COs =   16.    56.6 %
Level =    7.  COs =   28.    58.9 %
Level =    8.  COs =  139.    70.2 %
Level =    9.  COs =   30.    72.6 %
Level =   10.  COs =  163.    85.9 %
Level =   11.  COs =   12.    86.8 %
Level =   12.  COs =    9.    87.6 %
Level =   13.  COs =    5.    88.0 %
Level =   14.  COs =   17.    89.4 %
Level =   15.  COs =   18.    90.8 %
Level =   16.  COs =   18.    92.3 %
Level =   17.  COs =   10.    93.1 %
Level =   18.  COs =   10.    93.9 %
Level =   19.  COs =   13.    95.0 %
Level =   20.  COs =   62.   100.0 %

[2021-05-26 18:28:26,484]mapper_test.py:136:[INFO]: area: 11863 level: 20
[2021-05-26 18:28:26,484]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:28:30,556]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:2.94661
	Topological sort time:0.009948
	Area-flow time:0.076781
	Exact-area time:0.298404
	Matching selection time:0.024536
	  Report mapping result:
		klut_size()     :10338
		klut.num_gates():9132
		max delay       :38
		max area        :9093

	  LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :421
		LUT fanins:3	 numbers :898
		LUT fanins:4	 numbers :466
		LUT fanins:5	 numbers :692
		LUT fanins:6	 numbers :1375
		LUT fanins:7	 numbers :5241
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v

[2021-05-26 18:28:30,556]mapper_test.py:195:[INFO]: area: 14373 level: 38
[2021-05-26 18:28:30,557]mapper_test.py:73:[INFO]: run case "priority"
[2021-05-26 18:28:30,557]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:28:30,934]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       70     50.72 %
Or           =        0      0.00 %
Other        =       68     49.28 %
TOTAL        =      138    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    2.    62.5 %
Level =   13.  COs =    1.    75.0 %
Level =   15.  COs =    2.   100.0 %

[2021-05-26 18:28:30,935]mapper_test.py:136:[INFO]: area: 184 level: 15
[2021-05-26 18:28:30,935]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:28:30,973]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:0.017659
	Topological sort time:0.000116
	Area-flow time:0.000595
	Exact-area time:0.002822
	Matching selection time:0.000317
	  Report mapping result:
		klut_size()     :252
		klut.num_gates():122
		max delay       :21
		max area        :121

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :24
		LUT fanins:5	 numbers :18
		LUT fanins:6	 numbers :10
		LUT fanins:7	 numbers :60
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v

[2021-05-26 18:28:30,973]mapper_test.py:195:[INFO]: area: 182 level: 21
[2021-05-26 18:28:30,977]mapper_test.py:73:[INFO]: run case "dec"
[2021-05-26 18:28:30,978]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:28:31,271]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      287    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      287    100.00 %
Level =    2.  COs =  256.   100.0 %

[2021-05-26 18:28:31,272]mapper_test.py:136:[INFO]: area: 287 level: 2
[2021-05-26 18:28:31,272]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:28:31,322]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:0.027977
	Topological sort time:9e-05
	Area-flow time:0.000494
	Exact-area time:0.001299
	Matching selection time:0.0005
	  Report mapping result:
		klut_size()     :283
		klut.num_gates():273
		max delay       :2
		max area        :273

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :17
		LUT fanins:5	 numbers :256
		LUT fanins:6	 numbers :0
		LUT fanins:7	 numbers :0
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v

[2021-05-26 18:28:31,322]mapper_test.py:195:[INFO]: area: 273 level: 2
[2021-05-26 18:28:31,325]mapper_test.py:73:[INFO]: run case "voter"
[2021-05-26 18:28:31,326]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:28:44,515]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       37      2.42 %
Or           =        0      0.00 %
Other        =     1494     97.58 %
TOTAL        =     1531    100.00 %
Level =   11.  COs =    1.   100.0 %

[2021-05-26 18:28:44,528]mapper_test.py:136:[INFO]: area: 1872 level: 11
[2021-05-26 18:28:44,528]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:28:45,725]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:0.987836
	Topological sort time:0.002055
	Area-flow time:0.014947
	Exact-area time:0.048095
	Matching selection time:0.003392
	  Report mapping result:
		klut_size()     :2822
		klut.num_gates():1819
		max delay       :19
		max area        :1819

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :174
		LUT fanins:3	 numbers :910
		LUT fanins:4	 numbers :18
		LUT fanins:5	 numbers :1
		LUT fanins:6	 numbers :434
		LUT fanins:7	 numbers :282
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v

[2021-05-26 18:28:45,725]mapper_test.py:195:[INFO]: area: 2101 level: 19
[2021-05-26 18:28:45,726]mapper_test.py:73:[INFO]: run case "int2float"
[2021-05-26 18:28:45,726]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:28:45,926]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        4     12.12 %
Or           =        0      0.00 %
Other        =       29     87.88 %
TOTAL        =       33    100.00 %
Level =    2.  COs =    2.    28.6 %
Level =    3.  COs =    5.   100.0 %

[2021-05-26 18:28:45,926]mapper_test.py:136:[INFO]: area: 47 level: 3
[2021-05-26 18:28:45,926]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:28:45,948]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:0.009561
	Topological sort time:5.5e-05
	Area-flow time:0.000242
	Exact-area time:0.000693
	Matching selection time:9.3e-05
	  Report mapping result:
		klut_size()     :47
		klut.num_gates():34
		max delay       :5
		max area        :34

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :1
		LUT fanins:5	 numbers :0
		LUT fanins:6	 numbers :1
		LUT fanins:7	 numbers :23
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v

[2021-05-26 18:28:45,949]mapper_test.py:195:[INFO]: area: 57 level: 5
[2021-05-26 18:28:45,950]mapper_test.py:73:[INFO]: run case "i2c"
[2021-05-26 18:28:45,950]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:28:46,536]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

Const        =        1      0.38 %
Buffer       =       14      5.38 %
Inverter     =        0      0.00 %
And          =       80     30.77 %
Or           =        0      0.00 %
Other        =      165     63.46 %
TOTAL        =      260    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   38.    27.5 %
Level =    2.  COs =   22.    43.0 %
Level =    3.  COs =   81.   100.0 %

[2021-05-26 18:28:46,537]mapper_test.py:136:[INFO]: area: 314 level: 3
[2021-05-26 18:28:46,537]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:28:46,621]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:0.051104
	Topological sort time:0.000257
	Area-flow time:0.001463
	Exact-area time:0.003593
	Matching selection time:0.000601
	  Report mapping result:
		klut_size()     :382
		klut.num_gates():233
		max delay       :5
		max area        :233

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :54
		LUT fanins:5	 numbers :15
		LUT fanins:6	 numbers :35
		LUT fanins:7	 numbers :97
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v

[2021-05-26 18:28:46,621]mapper_test.py:195:[INFO]: area: 330 level: 5
[2021-05-26 18:28:46,625]mapper_test.py:73:[INFO]: run case "sin"
[2021-05-26 18:28:46,625]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:28:52,693]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      408     29.04 %
Or           =        0      0.00 %
Other        =      997     70.96 %
TOTAL        =     1405    100.00 %
Level =   21.  COs =    1.     4.0 %
Level =   22.  COs =    1.     8.0 %
Level =   24.  COs =    5.    28.0 %
Level =   25.  COs =    2.    36.0 %
Level =   26.  COs =    2.    44.0 %
Level =   27.  COs =    4.    60.0 %
Level =   28.  COs =    3.    72.0 %
Level =   29.  COs =    2.    80.0 %
Level =   30.  COs =    5.   100.0 %

[2021-05-26 18:28:52,700]mapper_test.py:136:[INFO]: area: 1722 level: 30
[2021-05-26 18:28:52,700]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:28:53,647]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:0.824779
	Topological sort time:0.001206
	Area-flow time:0.010322
	Exact-area time:0.029752
	Matching selection time:0.003463
	  Report mapping result:
		klut_size()     :1530
		klut.num_gates():1504
		max delay       :76
		max area        :1504

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :421
		LUT fanins:3	 numbers :383
		LUT fanins:4	 numbers :175
		LUT fanins:5	 numbers :59
		LUT fanins:6	 numbers :167
		LUT fanins:7	 numbers :299
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v

[2021-05-26 18:28:53,647]mapper_test.py:195:[INFO]: area: 1803 level: 76
[2021-05-26 18:28:53,651]mapper_test.py:73:[INFO]: run case "div"
[2021-05-26 18:28:53,652]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:29:37,659]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      397      5.16 %
Or           =        0      0.00 %
Other        =     7290     94.84 %
TOTAL        =     7687    100.00 %
Level =    5.  COs =    2.     1.6 %
Level =    6.  COs =    2.     3.1 %
Level =    8.  COs =    1.     3.9 %
Level =   11.  COs =    1.     4.7 %
Level =   14.  COs =    1.     5.5 %
Level =   17.  COs =    1.     6.2 %
Level =   20.  COs =    1.     7.0 %
Level =   24.  COs =    1.     7.8 %
Level =   28.  COs =    1.     8.6 %
Level =   32.  COs =    1.     9.4 %
Level =   38.  COs =    1.    10.2 %
Level =   43.  COs =    1.    10.9 %
Level =   47.  COs =    1.    11.7 %
Level =   54.  COs =    1.    12.5 %
Level =   60.  COs =    1.    13.3 %
Level =   65.  COs =    1.    14.1 %
Level =   72.  COs =    1.    14.8 %
Level =   79.  COs =    1.    15.6 %
Level =   86.  COs =    1.    16.4 %
Level =   94.  COs =    1.    17.2 %
Level =  102.  COs =    1.    18.0 %
Level =  110.  COs =    1.    18.8 %
Level =  119.  COs =    1.    19.5 %
Level =  128.  COs =    1.    20.3 %
Level =  138.  COs =    1.    21.1 %
Level =  149.  COs =    1.    21.9 %
Level =  159.  COs =    1.    22.7 %
Level =  168.  COs =    1.    23.4 %
Level =  179.  COs =    1.    24.2 %
Level =  190.  COs =    1.    25.0 %
Level =  201.  COs =    1.    25.8 %
Level =  214.  COs =    1.    26.6 %
Level =  225.  COs =    1.    27.3 %
Level =  237.  COs =    1.    28.1 %
Level =  251.  COs =    1.    28.9 %
Level =  263.  COs =    1.    29.7 %
Level =  276.  COs =    1.    30.5 %
Level =  290.  COs =    1.    31.2 %
Level =  304.  COs =    1.    32.0 %
Level =  318.  COs =    1.    32.8 %
Level =  333.  COs =    1.    33.6 %
Level =  348.  COs =    1.    34.4 %
Level =  363.  COs =    1.    35.2 %
Level =  379.  COs =    1.    35.9 %
Level =  395.  COs =    1.    36.7 %
Level =  411.  COs =    1.    37.5 %
Level =  428.  COs =    1.    38.3 %
Level =  445.  COs =    1.    39.1 %
Level =  462.  COs =    1.    39.8 %
Level =  480.  COs =    1.    40.6 %
Level =  498.  COs =    1.    41.4 %
Level =  516.  COs =    1.    42.2 %
Level =  535.  COs =    1.    43.0 %
Level =  554.  COs =    1.    43.8 %
Level =  573.  COs =    1.    44.5 %
Level =  593.  COs =    1.    45.3 %
Level =  613.  COs =    1.    46.1 %
Level =  633.  COs =    1.    46.9 %
Level =  654.  COs =    1.    47.7 %
Level =  675.  COs =    1.    48.4 %
Level =  696.  COs =    1.    49.2 %
Level =  712.  COs =   65.   100.0 %

[2021-05-26 18:29:37,700]mapper_test.py:136:[INFO]: area: 9514 level: 712
[2021-05-26 18:29:37,701]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:29:43,464]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:4.98172
	Topological sort time:0.009065
	Area-flow time:0.076884
	Exact-area time:0.224532
	Matching selection time:0.014545
	  Report mapping result:
		klut_size()     :8293
		klut.num_gates():8163
		max delay       :2059
		max area        :8148

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :47
		LUT fanins:3	 numbers :3783
		LUT fanins:4	 numbers :3793
		LUT fanins:5	 numbers :171
		LUT fanins:6	 numbers :131
		LUT fanins:7	 numbers :238
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v

[2021-05-26 18:29:43,464]mapper_test.py:195:[INFO]: area: 8401 level: 2059
[2021-05-26 18:29:43,467]mapper_test.py:73:[INFO]: run case "adder"
[2021-05-26 18:29:43,467]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:29:44,036]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      0.58 %
Or           =        0      0.00 %
Other        =      171     99.42 %
TOTAL        =      172    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =    2.  COs =    5.     4.7 %
Level =    3.  COs =    3.     7.0 %
Level =    4.  COs =    3.     9.3 %
Level =    5.  COs =    3.    11.6 %
Level =    6.  COs =    3.    14.0 %
Level =    7.  COs =    3.    16.3 %
Level =    8.  COs =    3.    18.6 %
Level =    9.  COs =    3.    20.9 %
Level =   10.  COs =    3.    23.3 %
Level =   11.  COs =    3.    25.6 %
Level =   12.  COs =    3.    27.9 %
Level =   13.  COs =    3.    30.2 %
Level =   14.  COs =    3.    32.6 %
Level =   15.  COs =    3.    34.9 %
Level =   16.  COs =    3.    37.2 %
Level =   17.  COs =    3.    39.5 %
Level =   18.  COs =    3.    41.9 %
Level =   19.  COs =    3.    44.2 %
Level =   20.  COs =    3.    46.5 %
Level =   21.  COs =    3.    48.8 %
Level =   22.  COs =    3.    51.2 %
Level =   23.  COs =    3.    53.5 %
Level =   24.  COs =    3.    55.8 %
Level =   25.  COs =    3.    58.1 %
Level =   26.  COs =    3.    60.5 %
Level =   27.  COs =    3.    62.8 %
Level =   28.  COs =    3.    65.1 %
Level =   29.  COs =    3.    67.4 %
Level =   30.  COs =    3.    69.8 %
Level =   31.  COs =    3.    72.1 %
Level =   32.  COs =    3.    74.4 %
Level =   33.  COs =    3.    76.7 %
Level =   34.  COs =    3.    79.1 %
Level =   35.  COs =    3.    81.4 %
Level =   36.  COs =    3.    83.7 %
Level =   37.  COs =    3.    86.0 %
Level =   38.  COs =    3.    88.4 %
Level =   39.  COs =    3.    90.7 %
Level =   40.  COs =    3.    93.0 %
Level =   41.  COs =    3.    95.3 %
Level =   42.  COs =    3.    97.7 %
Level =   43.  COs =    3.   100.0 %

[2021-05-26 18:29:44,038]mapper_test.py:136:[INFO]: area: 254 level: 43
[2021-05-26 18:29:44,038]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:29:44,117]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:0.050482
	Topological sort time:0.000273
	Area-flow time:0.001577
	Exact-area time:0.004049
	Matching selection time:0.000398
	  Report mapping result:
		klut_size()     :429
		klut.num_gates():171
		max delay       :43
		max area        :171

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :1
		LUT fanins:5	 numbers :43
		LUT fanins:6	 numbers :2
		LUT fanins:7	 numbers :82
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v

[2021-05-26 18:29:44,117]mapper_test.py:195:[INFO]: area: 253 level: 43
[2021-05-26 18:29:44,118]mapper_test.py:73:[INFO]: run case "sqrt"
[2021-05-26 18:29:44,118]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:30:11,813]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      444      9.84 %
Or           =        0      0.00 %
Other        =     4067     90.16 %
TOTAL        =     4511    100.00 %
Level =    1.  COs =    3.     4.7 %
Level =    2.  COs =    1.     6.2 %
Level =    4.  COs =    1.     7.8 %
Level =    7.  COs =    1.     9.4 %
Level =    9.  COs =    1.    10.9 %
Level =   13.  COs =    1.    12.5 %
Level =   16.  COs =    1.    14.1 %
Level =   19.  COs =    1.    15.6 %
Level =   24.  COs =    1.    17.2 %
Level =   28.  COs =    1.    18.8 %
Level =   33.  COs =    1.    20.3 %
Level =   39.  COs =    1.    21.9 %
Level =   44.  COs =    1.    23.4 %
Level =   51.  COs =    1.    25.0 %
Level =   57.  COs =    1.    26.6 %
Level =   63.  COs =    1.    28.1 %
Level =   71.  COs =    1.    29.7 %
Level =   78.  COs =    1.    31.2 %
Level =   86.  COs =    1.    32.8 %
Level =   95.  COs =    1.    34.4 %
Level =  103.  COs =    1.    35.9 %
Level =  113.  COs =    1.    37.5 %
Level =  122.  COs =    1.    39.1 %
Level =  131.  COs =    1.    40.6 %
Level =  142.  COs =    1.    42.2 %
Level =  152.  COs =    1.    43.8 %
Level =  163.  COs =    1.    45.3 %
Level =  175.  COs =    1.    46.9 %
Level =  186.  COs =    1.    48.4 %
Level =  199.  COs =    1.    50.0 %
Level =  211.  COs =    1.    51.6 %
Level =  223.  COs =    1.    53.1 %
Level =  237.  COs =    1.    54.7 %
Level =  250.  COs =    1.    56.2 %
Level =  264.  COs =    1.    57.8 %
Level =  279.  COs =    1.    59.4 %
Level =  293.  COs =    1.    60.9 %
Level =  309.  COs =    1.    62.5 %
Level =  324.  COs =    1.    64.1 %
Level =  339.  COs =    1.    65.6 %
Level =  356.  COs =    1.    67.2 %
Level =  372.  COs =    1.    68.8 %
Level =  389.  COs =    1.    70.3 %
Level =  407.  COs =    1.    71.9 %
Level =  424.  COs =    1.    73.4 %
Level =  443.  COs =    1.    75.0 %
Level =  461.  COs =    1.    76.6 %
Level =  479.  COs =    1.    78.1 %
Level =  499.  COs =    1.    79.7 %
Level =  518.  COs =    1.    81.2 %
Level =  538.  COs =    1.    82.8 %
Level =  559.  COs =    1.    84.4 %
Level =  579.  COs =    1.    85.9 %
Level =  601.  COs =    1.    87.5 %
Level =  622.  COs =    1.    89.1 %
Level =  643.  COs =    1.    90.6 %
Level =  666.  COs =    1.    92.2 %
Level =  688.  COs =    1.    93.8 %
Level =  711.  COs =    1.    95.3 %
Level =  735.  COs =    1.    96.9 %
Level =  758.  COs =    1.    98.4 %
Level =  770.  COs =    1.   100.0 %

[2021-05-26 18:30:11,838]mapper_test.py:136:[INFO]: area: 5810 level: 770
[2021-05-26 18:30:11,838]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:30:15,230]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:2.9584
	Topological sort time:0.005108
	Area-flow time:0.040751
	Exact-area time:0.119956
	Matching selection time:0.009926
	  Report mapping result:
		klut_size()     :4920
		klut.num_gates():4790
		max delay       :1910
		max area        :4727

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :796
		LUT fanins:3	 numbers :832
		LUT fanins:4	 numbers :1687
		LUT fanins:5	 numbers :950
		LUT fanins:6	 numbers :68
		LUT fanins:7	 numbers :457
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.ifpga.v

[2021-05-26 18:30:15,230]mapper_test.py:195:[INFO]: area: 5247 level: 1910
[2021-05-26 18:30:15,232]mapper_test.py:73:[INFO]: run case "square"
[2021-05-26 18:30:15,232]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:30:38,096]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

Const        =        1      0.03 %
Buffer       =        1      0.03 %
Inverter     =        0      0.00 %
And          =      295      7.93 %
Or           =        0      0.00 %
Other        =     3425     92.02 %
TOTAL        =     3722    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    7.     6.2 %
Level =    2.  COs =    2.     7.8 %
Level =    3.  COs =    1.     8.6 %
Level =    4.  COs =    3.    10.9 %
Level =    5.  COs =    3.    13.3 %
Level =    6.  COs =    3.    15.6 %
Level =    7.  COs =    3.    18.0 %
Level =    8.  COs =    3.    20.3 %
Level =    9.  COs =    3.    22.7 %
Level =   10.  COs =    3.    25.0 %
Level =   11.  COs =    3.    27.3 %
Level =   12.  COs =    3.    29.7 %
Level =   13.  COs =    3.    32.0 %
Level =   14.  COs =    3.    34.4 %
Level =   15.  COs =    3.    36.7 %
Level =   16.  COs =    3.    39.1 %
Level =   17.  COs =    3.    41.4 %
Level =   18.  COs =    3.    43.8 %
Level =   19.  COs =    3.    46.1 %
Level =   20.  COs =    3.    48.4 %
Level =   21.  COs =    3.    50.8 %
Level =   22.  COs =    3.    53.1 %
Level =   23.  COs =    3.    55.5 %
Level =   24.  COs =    3.    57.8 %
Level =   25.  COs =    3.    60.2 %
Level =   26.  COs =    3.    62.5 %
Level =   27.  COs =    3.    64.8 %
Level =   28.  COs =    3.    67.2 %
Level =   29.  COs =    3.    69.5 %
Level =   30.  COs =    3.    71.9 %
Level =   31.  COs =    3.    74.2 %
Level =   32.  COs =    3.    76.6 %
Level =   33.  COs =    3.    78.9 %
Level =   34.  COs =    3.    81.2 %
Level =   35.  COs =    3.    83.6 %
Level =   36.  COs =    3.    85.9 %
Level =   37.  COs =    3.    88.3 %
Level =   38.  COs =    5.    92.2 %
Level =   39.  COs =    3.    94.5 %
Level =   40.  COs =    3.    96.9 %
Level =   41.  COs =    4.   100.0 %

[2021-05-26 18:30:38,117]mapper_test.py:136:[INFO]: area: 4605 level: 41
[2021-05-26 18:30:38,117]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:30:40,047]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:1.59786
	Topological sort time:0.003898
	Area-flow time:0.030227
	Exact-area time:0.088938
	Matching selection time:0.008105
	  Report mapping result:
		klut_size()     :3845
		klut.num_gates():3779
		max delay       :120
		max area        :3779

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :357
		LUT fanins:3	 numbers :1494
		LUT fanins:4	 numbers :33
		LUT fanins:5	 numbers :31
		LUT fanins:6	 numbers :923
		LUT fanins:7	 numbers :941
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v

[2021-05-26 18:30:40,048]mapper_test.py:195:[INFO]: area: 4720 level: 120
[2021-05-26 18:30:40,051]mapper_test.py:73:[INFO]: run case "multiplier"
[2021-05-26 18:30:40,051]mapper_test.py:87:[INFO]: run ABC flow...
[2021-05-26 18:31:08,793]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut7.lib; if -K 7; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        3      0.06 %
Or           =        0      0.00 %
Other        =     5312     99.94 %
TOTAL        =     5315    100.00 %
Level =    1.  COs =    3.     2.3 %
Level =    2.  COs =    1.     3.1 %
Level =    3.  COs =    1.     3.9 %
Level =    4.  COs =    3.     6.2 %
Level =    5.  COs =    3.     8.6 %
Level =    6.  COs =    3.    10.9 %
Level =    7.  COs =    3.    13.3 %
Level =    8.  COs =    3.    15.6 %
Level =    9.  COs =    3.    18.0 %
Level =   10.  COs =    3.    20.3 %
Level =   11.  COs =    3.    22.7 %
Level =   12.  COs =    3.    25.0 %
Level =   13.  COs =    5.    28.9 %
Level =   14.  COs =    3.    31.2 %
Level =   15.  COs =    3.    33.6 %
Level =   16.  COs =    3.    35.9 %
Level =   17.  COs =    3.    38.3 %
Level =   18.  COs =    3.    40.6 %
Level =   19.  COs =    3.    43.0 %
Level =   20.  COs =    3.    45.3 %
Level =   21.  COs =    3.    47.7 %
Level =   22.  COs =    3.    50.0 %
Level =   23.  COs =    3.    52.3 %
Level =   24.  COs =    3.    54.7 %
Level =   25.  COs =    3.    57.0 %
Level =   26.  COs =    3.    59.4 %
Level =   27.  COs =    3.    61.7 %
Level =   28.  COs =    3.    64.1 %
Level =   29.  COs =    3.    66.4 %
Level =   30.  COs =    3.    68.8 %
Level =   31.  COs =    3.    71.1 %
Level =   32.  COs =    3.    73.4 %
Level =   33.  COs =    3.    75.8 %
Level =   34.  COs =    3.    78.1 %
Level =   35.  COs =    3.    80.5 %
Level =   36.  COs =    3.    82.8 %
Level =   37.  COs =    3.    85.2 %
Level =   38.  COs =    3.    87.5 %
Level =   39.  COs =    3.    89.8 %
Level =   40.  COs =    3.    92.2 %
Level =   41.  COs =    3.    94.5 %
Level =   42.  COs =    3.    96.9 %
Level =   43.  COs =    3.    99.2 %
Level =   44.  COs =    1.   100.0 %

[2021-05-26 18:31:08,824]mapper_test.py:136:[INFO]: area: 7279 level: 44
[2021-05-26 18:31:08,824]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-05-26 18:31:12,071]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	Cut-calculated time:2.70874
	Topological sort time:0.005506
	Area-flow time:0.0479
	Exact-area time:0.147388
	Matching selection time:0.012539
	  Report mapping result:
		klut_size()     :6345
		klut.num_gates():6215
		max delay       :126
		max area        :6215

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1401
		LUT fanins:3	 numbers :1879
		LUT fanins:4	 numbers :37
		LUT fanins:5	 numbers :55
		LUT fanins:6	 numbers :1356
		LUT fanins:7	 numbers :1487
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.ifpga.v

[2021-05-26 18:31:12,072]mapper_test.py:195:[INFO]: area: 7702 level: 126
[2021-05-26 18:31:12,074]mapper_test.py:73:[INFO]: run case "hyp"
[2021-05-26 18:31:12,074]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:47:21,595]mapper_test.py:73:[INFO]: run case "cavlc"
[2021-07-05 00:47:21,596]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:47:22,026]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %

[2021-07-05 00:47:22,028]mapper_test.py:135:[INFO]: area: 289 level: 6
[2021-07-05 00:47:22,028]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:47:22,072]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Cut-calculated time:0.014051
	Topological sort time:0.000161
	Area-flow time:0.000769
	Exact-area time:0.003115
	Matching selection time:0.000596
	  Report mapping result:
		klut_size()     :294
		klut.num_gates():282
		max delay       :8
		max area        :282

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :214
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v

[2021-07-05 00:47:22,072]mapper_test.py:194:[INFO]: area: 282 level: 8
[2021-07-05 00:47:22,074]mapper_test.py:73:[INFO]: run case "ctrl"
[2021-07-05 00:47:22,074]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:47:22,220]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %

[2021-07-05 00:47:22,221]mapper_test.py:135:[INFO]: area: 51 level: 3
[2021-07-05 00:47:22,221]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:47:22,234]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Cut-calculated time:0.002106
	Topological sort time:2.9e-05
	Area-flow time:9.2e-05
	Exact-area time:0.000294
	Matching selection time:0.000137
	  Report mapping result:
		klut_size()     :60
		klut.num_gates():51
		max delay       :3
		max area        :51

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :37
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v

[2021-07-05 00:47:22,234]mapper_test.py:194:[INFO]: area: 51 level: 3
[2021-07-05 00:47:22,235]mapper_test.py:73:[INFO]: run case "arbiter"
[2021-07-05 00:47:22,236]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:47:30,200]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %

[2021-07-05 00:47:30,211]mapper_test.py:135:[INFO]: area: 4245 level: 30
[2021-07-05 00:47:30,211]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:47:30,892]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Cut-calculated time:0.365278
	Topological sort time:0.002721
	Area-flow time:0.018728
	Exact-area time:0.10463
	Matching selection time:0.007572
	  Report mapping result:
		klut_size()     :4643
		klut.num_gates():4385
		max delay       :31
		max area        :4385

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :255
		LUT fanins:3	 numbers :255
		LUT fanins:4	 numbers :3875
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v

[2021-07-05 00:47:30,893]mapper_test.py:194:[INFO]: area: 4385 level: 31
[2021-07-05 00:47:30,894]mapper_test.py:73:[INFO]: run case "router"
[2021-07-05 00:47:30,894]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:47:31,084]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %

[2021-07-05 00:47:31,084]mapper_test.py:135:[INFO]: area: 66 level: 9
[2021-07-05 00:47:31,084]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:47:31,101]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Cut-calculated time:0.003239
	Topological sort time:4.8e-05
	Area-flow time:0.000165
	Exact-area time:0.000687
	Matching selection time:0.000121
	  Report mapping result:
		klut_size()     :127
		klut.num_gates():65
		max delay       :11
		max area        :64

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :42
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v

[2021-07-05 00:47:31,101]mapper_test.py:194:[INFO]: area: 65 level: 11
[2021-07-05 00:47:31,103]mapper_test.py:73:[INFO]: run case "mem_ctrl"
[2021-07-05 00:47:31,104]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:48:02,184]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %

[2021-07-05 00:48:02,223]mapper_test.py:135:[INFO]: area: 16385 level: 37
[2021-07-05 00:48:02,224]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:48:04,528]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Cut-calculated time:1.10472
	Topological sort time:0.010449
	Area-flow time:0.064515
	Exact-area time:0.226403
	Matching selection time:0.030902
	  Report mapping result:
		klut_size()     :17607
		klut.num_gates():16401
		max delay       :64
		max area        :16357

	  LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1397
		LUT fanins:3	 numbers :2978
		LUT fanins:4	 numbers :11987
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v

[2021-07-05 00:48:04,528]mapper_test.py:194:[INFO]: area: 16401 level: 64
[2021-07-05 00:48:04,530]mapper_test.py:73:[INFO]: run case "priority"
[2021-07-05 00:48:04,530]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:48:04,915]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %

[2021-07-05 00:48:04,916]mapper_test.py:135:[INFO]: area: 206 level: 29
[2021-07-05 00:48:04,916]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:48:04,944]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Cut-calculated time:0.008631
	Topological sort time:0.000123
	Area-flow time:0.00043
	Exact-area time:0.002182
	Matching selection time:0.000364
	  Report mapping result:
		klut_size()     :334
		klut.num_gates():204
		max delay       :49
		max area        :203

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :45
		LUT fanins:4	 numbers :129
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v

[2021-07-05 00:48:04,944]mapper_test.py:194:[INFO]: area: 204 level: 49
[2021-07-05 00:48:04,946]mapper_test.py:73:[INFO]: run case "dec"
[2021-07-05 00:48:04,946]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:48:05,234]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %

[2021-07-05 00:48:05,235]mapper_test.py:135:[INFO]: area: 288 level: 2
[2021-07-05 00:48:05,235]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:48:05,265]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Cut-calculated time:0.008846
	Topological sort time:8.3e-05
	Area-flow time:0.000336
	Exact-area time:0.001105
	Matching selection time:0.000394
	  Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v

[2021-07-05 00:48:05,266]mapper_test.py:194:[INFO]: area: 288 level: 2
[2021-07-05 00:48:05,267]mapper_test.py:73:[INFO]: run case "voter"
[2021-07-05 00:48:05,268]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:48:18,662]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %

[2021-07-05 00:48:18,670]mapper_test.py:135:[INFO]: area: 2742 level: 18
[2021-07-05 00:48:18,670]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:48:19,234]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Cut-calculated time:0.339317
	Topological sort time:0.002078
	Area-flow time:0.014306
	Exact-area time:0.042798
	Matching selection time:0.005942
	  Report mapping result:
		klut_size()     :3565
		klut.num_gates():2562
		max delay       :22
		max area        :2562

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :352
		LUT fanins:3	 numbers :1564
		LUT fanins:4	 numbers :646
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v

[2021-07-05 00:48:19,234]mapper_test.py:194:[INFO]: area: 2562 level: 22
[2021-07-05 00:48:19,235]mapper_test.py:73:[INFO]: run case "int2float"
[2021-07-05 00:48:19,236]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:48:19,444]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %

[2021-07-05 00:48:19,444]mapper_test.py:135:[INFO]: area: 88 level: 6
[2021-07-05 00:48:19,444]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:48:19,464]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Cut-calculated time:0.004976
	Topological sort time:6.1e-05
	Area-flow time:0.000252
	Exact-area time:0.000802
	Matching selection time:0.000215
	  Report mapping result:
		klut_size()     :99
		klut.num_gates():86
		max delay       :8
		max area        :86

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :66
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v

[2021-07-05 00:48:19,464]mapper_test.py:194:[INFO]: area: 86 level: 8
[2021-07-05 00:48:19,468]mapper_test.py:73:[INFO]: run case "i2c"
[2021-07-05 00:48:19,469]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:48:20,056]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %

[2021-07-05 00:48:20,057]mapper_test.py:135:[INFO]: area: 413 level: 6
[2021-07-05 00:48:20,057]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:48:20,113]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Cut-calculated time:0.022654
	Topological sort time:0.000271
	Area-flow time:0.001275
	Exact-area time:0.002887
	Matching selection time:0.000794
	  Report mapping result:
		klut_size()     :552
		klut.num_gates():403
		max delay       :8
		max area        :404

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :318
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v

[2021-07-05 00:48:20,114]mapper_test.py:194:[INFO]: area: 403 level: 8
[2021-07-05 00:48:20,115]mapper_test.py:73:[INFO]: run case "sin"
[2021-07-05 00:48:20,116]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:48:26,262]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %

[2021-07-05 00:48:26,268]mapper_test.py:135:[INFO]: area: 1974 level: 55
[2021-07-05 00:48:26,268]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:48:26,603]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Cut-calculated time:0.222804
	Topological sort time:0.001164
	Area-flow time:0.008832
	Exact-area time:0.026572
	Matching selection time:0.00353
	  Report mapping result:
		klut_size()     :1964
		klut.num_gates():1938
		max delay       :82
		max area        :1938

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :531
		LUT fanins:3	 numbers :651
		LUT fanins:4	 numbers :756
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v

[2021-07-05 00:48:26,603]mapper_test.py:194:[INFO]: area: 1938 level: 82
[2021-07-05 00:48:26,605]mapper_test.py:73:[INFO]: run case "div"
[2021-07-05 00:48:26,606]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:49:11,785]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %

[2021-07-05 00:49:11,824]mapper_test.py:135:[INFO]: area: 12627 level: 1427
[2021-07-05 00:49:11,824]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:49:14,171]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Cut-calculated time:1.62436
	Topological sort time:0.010002
	Area-flow time:0.066475
	Exact-area time:0.199481
	Matching selection time:0.014349
	  Report mapping result:
		klut_size()     :8678
		klut.num_gates():8548
		max delay       :2119
		max area        :8533

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :197
		LUT fanins:3	 numbers :4048
		LUT fanins:4	 numbers :4303
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v

[2021-07-05 00:49:14,171]mapper_test.py:194:[INFO]: area: 8548 level: 2119
[2021-07-05 00:49:14,172]mapper_test.py:73:[INFO]: run case "adder"
[2021-07-05 00:49:14,173]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:49:14,743]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %

[2021-07-05 00:49:14,745]mapper_test.py:135:[INFO]: area: 339 level: 85
[2021-07-05 00:49:14,745]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:49:14,803]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Cut-calculated time:0.027276
	Topological sort time:0.000265
	Area-flow time:0.001316
	Exact-area time:0.003021
	Matching selection time:0.000468
	  Report mapping result:
		klut_size()     :513
		klut.num_gates():255
		max delay       :127
		max area        :255

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :252
		LUT fanins:4	 numbers :2
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v

[2021-07-05 00:49:14,803]mapper_test.py:194:[INFO]: area: 255 level: 127
[2021-07-05 00:49:14,805]mapper_test.py:73:[INFO]: run case "sqrt"
[2021-07-05 00:49:14,805]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:49:42,035]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1011     16.27 %
Or           =        0      0.00 %
Other        =     5201     83.73 %
TOTAL        =     6212    100.00 %
Level =    1.  COs =    2.     3.1 %
Level =    3.  COs =    1.     4.7 %
Level =    6.  COs =    1.     6.2 %
Level =    9.  COs =    1.     7.8 %
Level =   14.  COs =    1.     9.4 %
Level =   20.  COs =    1.    10.9 %
Level =   27.  COs =    1.    12.5 %
Level =   35.  COs =    1.    14.1 %
Level =   44.  COs =    1.    15.6 %
Level =   54.  COs =    1.    17.2 %
Level =   65.  COs =    1.    18.8 %
Level =   77.  COs =    1.    20.3 %
Level =   90.  COs =    1.    21.9 %
Level =  104.  COs =    1.    23.4 %
Level =  119.  COs =    1.    25.0 %
Level =  135.  COs =    1.    26.6 %
Level =  152.  COs =    1.    28.1 %
Level =  170.  COs =    1.    29.7 %
Level =  189.  COs =    1.    31.2 %
Level =  209.  COs =    1.    32.8 %
Level =  230.  COs =    1.    34.4 %
Level =  252.  COs =    1.    35.9 %
Level =  275.  COs =    1.    37.5 %
Level =  299.  COs =    1.    39.1 %
Level =  324.  COs =    1.    40.6 %
Level =  350.  COs =    1.    42.2 %
Level =  377.  COs =    1.    43.8 %
Level =  405.  COs =    1.    45.3 %
Level =  434.  COs =    1.    46.9 %
Level =  464.  COs =    1.    48.4 %
Level =  495.  COs =    1.    50.0 %
Level =  527.  COs =    1.    51.6 %
Level =  560.  COs =    1.    53.1 %
Level =  594.  COs =    1.    54.7 %
Level =  629.  COs =    1.    56.2 %
Level =  665.  COs =    1.    57.8 %
Level =  702.  COs =    1.    59.4 %
Level =  740.  COs =    1.    60.9 %
Level =  779.  COs =    1.    62.5 %
Level =  819.  COs =    1.    64.1 %
Level =  860.  COs =    1.    65.6 %
Level =  902.  COs =    1.    67.2 %
Level =  945.  COs =    1.    68.8 %
Level =  989.  COs =    1.    70.3 %
Level = 1034.  COs =    1.    71.9 %
Level = 1080.  COs =    1.    73.4 %
Level = 1127.  COs =    1.    75.0 %
Level = 1175.  COs =    1.    76.6 %
Level = 1224.  COs =    1.    78.1 %
Level = 1274.  COs =    1.    79.7 %
Level = 1325.  COs =    1.    81.2 %
Level = 1377.  COs =    1.    82.8 %
Level = 1430.  COs =    1.    84.4 %
Level = 1484.  COs =    1.    85.9 %
Level = 1539.  COs =    1.    87.5 %
Level = 1595.  COs =    1.    89.1 %
Level = 1652.  COs =    1.    90.6 %
Level = 1710.  COs =    1.    92.2 %
Level = 1769.  COs =    1.    93.8 %
Level = 1829.  COs =    1.    95.3 %
Level = 1890.  COs =    1.    96.9 %
Level = 1952.  COs =    1.    98.4 %
Level = 1975.  COs =    1.   100.0 %

[2021-07-05 00:49:42,054]mapper_test.py:135:[INFO]: area: 6212 level: 1975
[2021-07-05 00:49:42,054]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:49:43,275]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.opt.aig
	Cut-calculated time:0.816252
	Topological sort time:0.004379
	Area-flow time:0.035321
	Exact-area time:0.104657
	Matching selection time:0.011569
	  Report mapping result:
		klut_size()     :6475
		klut.num_gates():6345
		max delay       :2114
		max area        :6282

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2028
		LUT fanins:3	 numbers :1074
		LUT fanins:4	 numbers :3243
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.ifpga.v

[2021-07-05 00:49:43,276]mapper_test.py:194:[INFO]: area: 6345 level: 2114
[2021-07-05 00:49:43,277]mapper_test.py:73:[INFO]: run case "square"
[2021-07-05 00:49:43,277]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:50:05,859]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %

[2021-07-05 00:50:05,876]mapper_test.py:135:[INFO]: area: 5563 level: 83
[2021-07-05 00:50:05,876]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:50:06,809]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Cut-calculated time:0.603726
	Topological sort time:0.003756
	Area-flow time:0.026776
	Exact-area time:0.071915
	Matching selection time:0.010263
	  Report mapping result:
		klut_size()     :5726
		klut.num_gates():5660
		max delay       :123
		max area        :5660

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :532
		LUT fanins:3	 numbers :2382
		LUT fanins:4	 numbers :2746
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v

[2021-07-05 00:50:06,809]mapper_test.py:194:[INFO]: area: 5660 level: 123
[2021-07-05 00:50:06,810]mapper_test.py:73:[INFO]: run case "multiplier"
[2021-07-05 00:50:06,811]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 00:50:36,508]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      343      4.62 %
Or           =        0      0.00 %
Other        =     7088     95.38 %
TOTAL        =     7431    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =    3.  COs =    1.     1.6 %
Level =    4.  COs =    2.     3.1 %
Level =    5.  COs =    2.     4.7 %
Level =    6.  COs =    1.     5.5 %
Level =    7.  COs =    2.     7.0 %
Level =    8.  COs =    1.     7.8 %
Level =    9.  COs =    2.     9.4 %
Level =   10.  COs =    1.    10.2 %
Level =   11.  COs =    2.    11.7 %
Level =   12.  COs =    1.    12.5 %
Level =   13.  COs =    2.    14.1 %
Level =   14.  COs =    1.    14.8 %
Level =   15.  COs =    2.    16.4 %
Level =   16.  COs =    1.    17.2 %
Level =   17.  COs =    2.    18.8 %
Level =   18.  COs =    1.    19.5 %
Level =   19.  COs =    2.    21.1 %
Level =   20.  COs =    1.    21.9 %
Level =   21.  COs =    2.    23.4 %
Level =   22.  COs =    1.    24.2 %
Level =   23.  COs =    2.    25.8 %
Level =   24.  COs =    1.    26.6 %
Level =   25.  COs =    2.    28.1 %
Level =   26.  COs =    1.    28.9 %
Level =   27.  COs =    2.    30.5 %
Level =   28.  COs =    1.    31.2 %
Level =   29.  COs =    2.    32.8 %
Level =   30.  COs =    1.    33.6 %
Level =   31.  COs =    2.    35.2 %
Level =   32.  COs =    1.    35.9 %
Level =   33.  COs =    2.    37.5 %
Level =   34.  COs =    1.    38.3 %
Level =   35.  COs =    2.    39.8 %
Level =   36.  COs =    1.    40.6 %
Level =   37.  COs =    2.    42.2 %
Level =   38.  COs =    1.    43.0 %
Level =   39.  COs =    2.    44.5 %
Level =   40.  COs =    1.    45.3 %
Level =   41.  COs =    2.    46.9 %
Level =   42.  COs =    1.    47.7 %
Level =   43.  COs =    2.    49.2 %
Level =   44.  COs =    1.    50.0 %
Level =   45.  COs =    2.    51.6 %
Level =   46.  COs =    1.    52.3 %
Level =   47.  COs =    2.    53.9 %
Level =   48.  COs =    1.    54.7 %
Level =   49.  COs =    2.    56.2 %
Level =   50.  COs =    1.    57.0 %
Level =   51.  COs =    2.    58.6 %
Level =   52.  COs =    1.    59.4 %
Level =   53.  COs =    2.    60.9 %
Level =   54.  COs =    1.    61.7 %
Level =   55.  COs =    2.    63.3 %
Level =   56.  COs =    1.    64.1 %
Level =   57.  COs =    2.    65.6 %
Level =   58.  COs =    1.    66.4 %
Level =   59.  COs =    2.    68.0 %
Level =   60.  COs =    1.    68.8 %
Level =   61.  COs =    2.    70.3 %
Level =   62.  COs =    1.    71.1 %
Level =   63.  COs =    2.    72.7 %
Level =   64.  COs =    1.    73.4 %
Level =   65.  COs =    2.    75.0 %
Level =   66.  COs =    1.    75.8 %
Level =   67.  COs =    2.    77.3 %
Level =   68.  COs =    1.    78.1 %
Level =   69.  COs =    2.    79.7 %
Level =   70.  COs =    1.    80.5 %
Level =   71.  COs =    2.    82.0 %
Level =   72.  COs =    1.    82.8 %
Level =   73.  COs =    2.    84.4 %
Level =   74.  COs =    1.    85.2 %
Level =   75.  COs =    2.    86.7 %
Level =   76.  COs =    1.    87.5 %
Level =   77.  COs =    2.    89.1 %
Level =   78.  COs =    1.    89.8 %
Level =   79.  COs =    2.    91.4 %
Level =   80.  COs =    1.    92.2 %
Level =   81.  COs =    2.    93.8 %
Level =   82.  COs =    1.    94.5 %
Level =   83.  COs =    2.    96.1 %
Level =   84.  COs =    1.    96.9 %
Level =   85.  COs =    2.    98.4 %
Level =   86.  COs =    1.    99.2 %
Level =   87.  COs =    1.   100.0 %

[2021-07-05 00:50:36,530]mapper_test.py:135:[INFO]: area: 7431 level: 87
[2021-07-05 00:50:36,530]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 00:50:37,905]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.opt.aig
	Cut-calculated time:0.888799
	Topological sort time:0.006943
	Area-flow time:0.043044
	Exact-area time:0.112386
	Matching selection time:0.013757
	  Report mapping result:
		klut_size()     :8115
		klut.num_gates():7985
		max delay       :130
		max area        :7985

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1652
		LUT fanins:3	 numbers :3302
		LUT fanins:4	 numbers :3031
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.ifpga.v

[2021-07-05 00:50:37,905]mapper_test.py:194:[INFO]: area: 7985 level: 130
[2021-07-05 00:50:37,908]mapper_test.py:73:[INFO]: run case "hyp"
[2021-07-05 00:50:37,910]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 01:02:43,870]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7998     12.79 %
Or           =        0      0.00 %
Other        =    54512     87.21 %
TOTAL        =    62510    100.00 %
Level =  171.  COs =    2.     1.6 %
Level =  172.  COs =    1.     2.3 %
Level =  176.  COs =    1.     3.1 %
Level =  180.  COs =    1.     3.9 %
Level =  185.  COs =    1.     4.7 %
Level =  191.  COs =    1.     5.5 %
Level =  198.  COs =    1.     6.2 %
Level =  206.  COs =    1.     7.0 %
Level =  215.  COs =    1.     7.8 %
Level =  225.  COs =    1.     8.6 %
Level =  236.  COs =    1.     9.4 %
Level =  248.  COs =    1.    10.2 %
Level =  261.  COs =    1.    10.9 %
Level =  275.  COs =    1.    11.7 %
Level =  290.  COs =    1.    12.5 %
Level =  306.  COs =    1.    13.3 %
Level =  323.  COs =    1.    14.1 %
Level =  341.  COs =    1.    14.8 %
Level =  360.  COs =    1.    15.6 %
Level =  380.  COs =    1.    16.4 %
Level =  401.  COs =    1.    17.2 %
Level =  423.  COs =    1.    18.0 %
Level =  446.  COs =    1.    18.8 %
Level =  470.  COs =    1.    19.5 %
Level =  495.  COs =    1.    20.3 %
Level =  521.  COs =    1.    21.1 %
Level =  548.  COs =    1.    21.9 %
Level =  576.  COs =    1.    22.7 %
Level =  605.  COs =    1.    23.4 %
Level =  635.  COs =    1.    24.2 %
Level =  666.  COs =    1.    25.0 %
Level =  698.  COs =    1.    25.8 %
Level =  731.  COs =    1.    26.6 %
Level =  765.  COs =    1.    27.3 %
Level =  800.  COs =    1.    28.1 %
Level =  836.  COs =    1.    28.9 %
Level =  873.  COs =    1.    29.7 %
Level =  911.  COs =    1.    30.5 %
Level =  950.  COs =    1.    31.2 %
Level =  990.  COs =    1.    32.0 %
Level = 1031.  COs =    1.    32.8 %
Level = 1073.  COs =    1.    33.6 %
Level = 1116.  COs =    1.    34.4 %
Level = 1160.  COs =    1.    35.2 %
Level = 1205.  COs =    1.    35.9 %
Level = 1251.  COs =    1.    36.7 %
Level = 1298.  COs =    1.    37.5 %
Level = 1346.  COs =    1.    38.3 %
Level = 1395.  COs =    1.    39.1 %
Level = 1445.  COs =    1.    39.8 %
Level = 1496.  COs =    1.    40.6 %
Level = 1548.  COs =    1.    41.4 %
Level = 1601.  COs =    1.    42.2 %
Level = 1655.  COs =    1.    43.0 %
Level = 1710.  COs =    1.    43.8 %
Level = 1766.  COs =    1.    44.5 %
Level = 1823.  COs =    1.    45.3 %
Level = 1881.  COs =    1.    46.1 %
Level = 1940.  COs =    1.    46.9 %
Level = 2000.  COs =    1.    47.7 %
Level = 2061.  COs =    1.    48.4 %
Level = 2123.  COs =    1.    49.2 %
Level = 2186.  COs =    1.    50.0 %
Level = 2250.  COs =    1.    50.8 %
Level = 2315.  COs =    1.    51.6 %
Level = 2381.  COs =    1.    52.3 %
Level = 2448.  COs =    1.    53.1 %
Level = 2516.  COs =    1.    53.9 %
Level = 2585.  COs =    1.    54.7 %
Level = 2655.  COs =    1.    55.5 %
Level = 2726.  COs =    1.    56.2 %
Level = 2798.  COs =    1.    57.0 %
Level = 2871.  COs =    1.    57.8 %
Level = 2945.  COs =    1.    58.6 %
Level = 3020.  COs =    1.    59.4 %
Level = 3096.  COs =    1.    60.2 %
Level = 3173.  COs =    1.    60.9 %
Level = 3251.  COs =    1.    61.7 %
Level = 3330.  COs =    1.    62.5 %
Level = 3410.  COs =    1.    63.3 %
Level = 3491.  COs =    1.    64.1 %
Level = 3573.  COs =    1.    64.8 %
Level = 3656.  COs =    1.    65.6 %
Level = 3740.  COs =    1.    66.4 %
Level = 3825.  COs =    1.    67.2 %
Level = 3911.  COs =    1.    68.0 %
Level = 3998.  COs =    1.    68.8 %
Level = 4086.  COs =    1.    69.5 %
Level = 4175.  COs =    1.    70.3 %
Level = 4265.  COs =    1.    71.1 %
Level = 4356.  COs =    1.    71.9 %
Level = 4448.  COs =    1.    72.7 %
Level = 4541.  COs =    1.    73.4 %
Level = 4635.  COs =    1.    74.2 %
Level = 4730.  COs =    1.    75.0 %
Level = 4826.  COs =    1.    75.8 %
Level = 4923.  COs =    1.    76.6 %
Level = 5021.  COs =    1.    77.3 %
Level = 5120.  COs =    1.    78.1 %
Level = 5220.  COs =    1.    78.9 %
Level = 5321.  COs =    1.    79.7 %
Level = 5423.  COs =    1.    80.5 %
Level = 5526.  COs =    1.    81.2 %
Level = 5630.  COs =    1.    82.0 %
Level = 5735.  COs =    1.    82.8 %
Level = 5841.  COs =    1.    83.6 %
Level = 5948.  COs =    1.    84.4 %
Level = 6056.  COs =    1.    85.2 %
Level = 6165.  COs =    1.    85.9 %
Level = 6275.  COs =    1.    86.7 %
Level = 6386.  COs =    1.    87.5 %
Level = 6498.  COs =    1.    88.3 %
Level = 6611.  COs =    1.    89.1 %
Level = 6725.  COs =    1.    89.8 %
Level = 6840.  COs =    1.    90.6 %
Level = 6956.  COs =    1.    91.4 %
Level = 7073.  COs =    1.    92.2 %
Level = 7191.  COs =    1.    93.0 %
Level = 7310.  COs =    1.    93.8 %
Level = 7430.  COs =    1.    94.5 %
Level = 7551.  COs =    1.    95.3 %
Level = 7673.  COs =    1.    96.1 %
Level = 7796.  COs =    1.    96.9 %
Level = 7920.  COs =    1.    97.7 %
Level = 8045.  COs =    1.    98.4 %
Level = 8171.  COs =    1.    99.2 %
Level = 8245.  COs =    1.   100.0 %

[2021-07-05 01:02:44,080]mapper_test.py:135:[INFO]: area: 62510 level: 8245
[2021-07-05 01:02:44,080]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 01:02:56,917]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.opt.aig
	Cut-calculated time:8.5387
	Topological sort time:0.047708
	Area-flow time:0.361166
	Exact-area time:1.00679
	Matching selection time:0.115894
	  Report mapping result:
		klut_size()     :63256
		klut.num_gates():62998
		max delay       :8822
		max area        :62872

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4003
		LUT fanins:3	 numbers :29205
		LUT fanins:4	 numbers :29790
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.ifpga.v

[2021-07-05 01:02:56,917]mapper_test.py:194:[INFO]: area: 62998 level: 8822
[2021-07-05 01:02:56,924]mapper_test.py:73:[INFO]: run case "max"
[2021-07-05 01:02:56,924]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 01:02:58,440]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %

[2021-07-05 01:02:58,443]mapper_test.py:135:[INFO]: area: 1018 level: 51
[2021-07-05 01:02:58,443]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 01:02:58,605]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Cut-calculated time:0.077374
	Topological sort time:0.000672
	Area-flow time:0.003775
	Exact-area time:0.017451
	Matching selection time:0.001876
	  Report mapping result:
		klut_size()     :1556
		klut.num_gates():1042
		max delay       :93
		max area        :1042

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :454
		LUT fanins:4	 numbers :489
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v

[2021-07-05 01:02:58,605]mapper_test.py:194:[INFO]: area: 1042 level: 93
[2021-07-05 01:02:58,608]mapper_test.py:73:[INFO]: run case "bar"
[2021-07-05 01:02:58,608]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 01:03:00,023]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %

[2021-07-05 01:03:00,027]mapper_test.py:135:[INFO]: area: 1349 level: 6
[2021-07-05 01:03:00,027]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 01:03:00,185]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Cut-calculated time:0.082465
	Topological sort time:0.00097
	Area-flow time:0.005177
	Exact-area time:0.012633
	Matching selection time:0.002491
	  Report mapping result:
		klut_size()     :1354
		klut.num_gates():1217
		max delay       :7
		max area        :1217

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :319
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :642
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v

[2021-07-05 01:03:00,185]mapper_test.py:194:[INFO]: area: 1217 level: 7
[2021-07-05 01:03:00,188]mapper_test.py:73:[INFO]: run case "log2"
[2021-07-05 01:03:00,188]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-05 01:03:39,657]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %

[2021-07-05 01:03:39,684]mapper_test.py:135:[INFO]: area: 10209 level: 113
[2021-07-05 01:03:39,684]mapper_test.py:170:[INFO]: run iFPGA flow...
[2021-07-05 01:03:41,485]mapper_test.py:49:[DEBUG]:               ifpga (Identification FPGA program)             
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Cut-calculated time:1.18941
	Topological sort time:0.006813
	Area-flow time:0.053
	Exact-area time:0.158112
	Matching selection time:0.017583
	  Report mapping result:
		klut_size()     :10252
		klut.num_gates():10218
		max delay       :211
		max area        :10218

	  LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1256
		LUT fanins:3	 numbers :4166
		LUT fanins:4	 numbers :4796
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog output file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v

[2021-07-05 01:03:41,485]mapper_test.py:194:[INFO]: area: 10218 level: 211
[2021-07-05 01:03:41,485]mapper_test.py:250:[INFO]: case results:
case_name  abc_lut1 abc_lut2 abc_lut3 abc_lut4 abc_area abc_level ifpga_lut1 ifpga_lut2 ifpga_lut3 ifpga_lut4 ifpga_area ifpga_level score 
cavlc      0        39       71       179      289      6         0          32         36         214        282        8           85.99 
ctrl       0        7        15       29       51       3         0          8          6          37         51         3           100.00
arbiter    0        128      128      3989     4245     30        0          255        255        3875       4385       31          96.79 
router     0        8        12       46       66       9         0          5          18         42         65         11          89.71 
mem_ctrl   39       2224     4677     9445     16385    37        39         1397       2978       11987      16401      64          74.65 
priority   0        60       38       108      206      29        0          30         45         129        204        49          75.90 
dec        0        256      0        32       288      2         0          256        0          32         288        2           100.00
voter      0        580      1222     940      2742     18        0          352        1564       646        2562       22          91.90 
int2float  0        16       18       54       88       6         0          15         5          66         86         8           85.93 
i2c        0        61       79       273      413      6         0          38         47         318        403        8           85.99 
sin        0        369      693      912      1974     55        0          531        651        756        1938       82          80.99 
div        0        4045     1715     6867     12627    1427      0          197        4048       4303       8548       2119        99.49 
adder      0        85       126      128      339      85        0          1          252        2          255        127         93.33 
sqrt       0        1699     1247     3266     6212     1975      0          2028       1074       3243       6345       2114        95.22 
square     0        399      2808     2356     5563     83        0          532        2382       2746       5660       123         79.80 
multiplier 0        559      2856     4016     7431     87        0          1652       3302       3031       7985       130         77.38 
hyp        0        4700     30467    27343    62510    8245      0          4003       29205      29790      62998      8822        95.77 
max        0        116      258      644      1018     51        0          99         454        489        1042       93          71.98 
bar        0        132      447      770      1349     6         0          319        256        642        1217       7           95.77 
log2       0        1231     3561     5417     10209    113       0          1256       4166       4796       10218      211         72.10 
[2021-07-05 01:03:41,485]mapper_test.py:251:[INFO]: worse cases: arbiter, mem_ctrl, sqrt, square, multiplier, hyp, max, log2
[2021-07-05 01:03:41,485]mapper_test.py:252:[INFO]: worse rate: 0.4
[2021-07-05 01:03:41,485]mapper_test.py:253:[INFO]: better cases: ctrl, dec
[2021-07-05 01:03:41,486]mapper_test.py:254:[INFO]: better rate: 0.1
[2021-07-05 01:03:41,486]mapper_test.py:255:[INFO]: evaluation score: 87.43
[2021-07-05 01:03:41,486]mapper_test.py:261:[INFO]: Generating result file: output/result-with-resyn-resyn2-x10s/test.csv
[2021-07-05 01:03:41,486]mapper_test.py:263:[INFO]: Finished to run all cases, see 'output/result-with-resyn-resyn2-x10s' for details.
[2021-07-19 07:57:18,272]mapper_test.py:73:[INFO]: run case "PARITYFDS_comb"
[2021-07-19 07:57:18,273]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:57:18,415]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %

[2021-07-19 07:57:18,415]mapper_test.py:135:[INFO]: area: 5 level: 2
[2021-07-19 07:57:18,415]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:57:18,439]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v

[2021-07-19 07:57:18,440]mapper_test.py:195:[INFO]: area: 5 level: 2
[2021-07-19 07:57:18,446]mapper_test.py:73:[INFO]: run case "vga_lcd_comb"
[2021-07-19 07:57:18,446]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:03,699]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %

[2021-07-19 07:58:03,809]mapper_test.py:135:[INFO]: area: 29994 level: 7
[2021-07-19 07:58:03,809]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:22,115]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :47567
		klut.num_gates():30580
		max delay       :9
		max area        :30570
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :913
		LUT fanins:3	 numbers :8044
		LUT fanins:4	 numbers :21622
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v

[2021-07-19 07:58:22,115]mapper_test.py:195:[INFO]: area: 30580 level: 9
[2021-07-19 07:58:22,116]mapper_test.py:73:[INFO]: run case "s349_comb"
[2021-07-19 07:58:22,116]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:22,266]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %

[2021-07-19 07:58:22,266]mapper_test.py:135:[INFO]: area: 42 level: 4
[2021-07-19 07:58:22,266]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:22,297]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :71
		klut.num_gates():49
		max delay       :5
		max area        :40
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v

[2021-07-19 07:58:22,297]mapper_test.py:195:[INFO]: area: 49 level: 5
[2021-07-19 07:58:22,298]mapper_test.py:73:[INFO]: run case "s1423_comb"
[2021-07-19 07:58:22,298]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:22,590]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %

[2021-07-19 07:58:22,591]mapper_test.py:135:[INFO]: area: 179 level: 10
[2021-07-19 07:58:22,591]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:22,672]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :306
		klut.num_gates():216
		max delay       :12
		max area        :215
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :134
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v

[2021-07-19 07:58:22,672]mapper_test.py:195:[INFO]: area: 216 level: 12
[2021-07-19 07:58:22,673]mapper_test.py:73:[INFO]: run case "b14_1_comb"
[2021-07-19 07:58:22,673]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:27,142]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %

[2021-07-19 07:58:27,147]mapper_test.py:135:[INFO]: area: 2083 level: 15
[2021-07-19 07:58:27,148]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:28,250]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :2703
		klut.num_gates():2488
		max delay       :21
		max area        :2454
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :361
		LUT fanins:3	 numbers :524
		LUT fanins:4	 numbers :1602
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v

[2021-07-19 07:58:28,250]mapper_test.py:195:[INFO]: area: 2488 level: 21
[2021-07-19 07:58:28,253]mapper_test.py:73:[INFO]: run case "s838_1_comb"
[2021-07-19 07:58:28,253]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:28,476]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %

[2021-07-19 07:58:28,477]mapper_test.py:135:[INFO]: area: 118 level: 5
[2021-07-19 07:58:28,477]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:28,522]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :185
		klut.num_gates():117
		max delay       :6
		max area        :114
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :71
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v

[2021-07-19 07:58:28,522]mapper_test.py:195:[INFO]: area: 117 level: 6
[2021-07-19 07:58:28,525]mapper_test.py:73:[INFO]: run case "s713_comb"
[2021-07-19 07:58:28,525]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:28,659]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %

[2021-07-19 07:58:28,659]mapper_test.py:135:[INFO]: area: 62 level: 5
[2021-07-19 07:58:28,659]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:28,687]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :110
		klut.num_gates():65
		max delay       :7
		max area        :61
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :38
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v

[2021-07-19 07:58:28,687]mapper_test.py:195:[INFO]: area: 65 level: 7
[2021-07-19 07:58:28,689]mapper_test.py:73:[INFO]: run case "dalu_comb"
[2021-07-19 07:58:28,689]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:29,523]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %

[2021-07-19 07:58:29,524]mapper_test.py:135:[INFO]: area: 386 level: 10
[2021-07-19 07:58:29,524]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:29,729]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :536
		klut.num_gates():459
		max delay       :13
		max area        :459
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :60
		LUT fanins:3	 numbers :67
		LUT fanins:4	 numbers :332
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v

[2021-07-19 07:58:29,730]mapper_test.py:195:[INFO]: area: 459 level: 13
[2021-07-19 07:58:29,731]mapper_test.py:73:[INFO]: run case "apex7_comb"
[2021-07-19 07:58:29,731]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:29,899]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %

[2021-07-19 07:58:29,900]mapper_test.py:135:[INFO]: area: 74 level: 5
[2021-07-19 07:58:29,900]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:29,937]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :126
		klut.num_gates():75
		max delay       :6
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :51
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v

[2021-07-19 07:58:29,937]mapper_test.py:195:[INFO]: area: 75 level: 6
[2021-07-19 07:58:29,940]mapper_test.py:73:[INFO]: run case "usb_funct_comb"
[2021-07-19 07:58:29,940]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:36,938]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %

[2021-07-19 07:58:36,953]mapper_test.py:135:[INFO]: area: 4461 level: 9
[2021-07-19 07:58:36,953]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:38,763]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :7248
		klut.num_gates():5498
		max delay       :11
		max area        :5476
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :556
		LUT fanins:3	 numbers :714
		LUT fanins:4	 numbers :4223
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v

[2021-07-19 07:58:38,763]mapper_test.py:195:[INFO]: area: 5498 level: 11
[2021-07-19 07:58:38,765]mapper_test.py:73:[INFO]: run case "ttt2_comb"
[2021-07-19 07:58:38,765]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:38,918]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %

[2021-07-19 07:58:38,919]mapper_test.py:135:[INFO]: area: 58 level: 4
[2021-07-19 07:58:38,919]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:38,952]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :86
		klut.num_gates():60
		max delay       :5
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :39
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v

[2021-07-19 07:58:38,952]mapper_test.py:195:[INFO]: area: 60 level: 5
[2021-07-19 07:58:38,953]mapper_test.py:73:[INFO]: run case "x3.blif_comb"
[2021-07-19 07:58:38,954]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:39,297]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %

[2021-07-19 07:58:39,298]mapper_test.py:135:[INFO]: area: 209 level: 5
[2021-07-19 07:58:39,298]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:39,377]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :371
		klut.num_gates():234
		max delay       :5
		max area        :234
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :175
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v

[2021-07-19 07:58:39,377]mapper_test.py:195:[INFO]: area: 234 level: 5
[2021-07-19 07:58:39,379]mapper_test.py:73:[INFO]: run case "b10_comb"
[2021-07-19 07:58:39,379]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:39,589]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %

[2021-07-19 07:58:39,589]mapper_test.py:135:[INFO]: area: 82 level: 4
[2021-07-19 07:58:39,589]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:39,638]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :114
		klut.num_gates():84
		max delay       :5
		max area        :84
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :64
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v

[2021-07-19 07:58:39,638]mapper_test.py:195:[INFO]: area: 84 level: 5
[2021-07-19 07:58:39,641]mapper_test.py:73:[INFO]: run case "pci_bridge32_comb"
[2021-07-19 07:58:39,642]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:44,586]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %

[2021-07-19 07:58:44,602]mapper_test.py:135:[INFO]: area: 3746 level: 9
[2021-07-19 07:58:44,602]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:46,054]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :6919
		klut.num_gates():3907
		max delay       :12
		max area        :3879
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :382
		LUT fanins:3	 numbers :583
		LUT fanins:4	 numbers :2939
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v

[2021-07-19 07:58:46,054]mapper_test.py:195:[INFO]: area: 3907 level: 12
[2021-07-19 07:58:46,055]mapper_test.py:73:[INFO]: run case "b14_comb"
[2021-07-19 07:58:46,056]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:50,537]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %

[2021-07-19 07:58:50,543]mapper_test.py:135:[INFO]: area: 2137 level: 15
[2021-07-19 07:58:50,543]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:51,674]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :2832
		klut.num_gates():2614
		max delay       :21
		max area        :2582
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :406
		LUT fanins:3	 numbers :562
		LUT fanins:4	 numbers :1645
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v

[2021-07-19 07:58:51,675]mapper_test.py:195:[INFO]: area: 2614 level: 21
[2021-07-19 07:58:51,677]mapper_test.py:73:[INFO]: run case "term1_comb"
[2021-07-19 07:58:51,677]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:58:51,845]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %

[2021-07-19 07:58:51,845]mapper_test.py:135:[INFO]: area: 54 level: 5
[2021-07-19 07:58:51,845]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:58:51,883]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :94
		klut.num_gates():58
		max delay       :7
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v

[2021-07-19 07:58:51,883]mapper_test.py:195:[INFO]: area: 58 level: 7
[2021-07-19 07:58:51,886]mapper_test.py:73:[INFO]: run case "multiplier"
[2021-07-19 07:58:51,887]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:59:21,595]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      343      4.62 %
Or           =        0      0.00 %
Other        =     7088     95.38 %
TOTAL        =     7431    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =    3.  COs =    1.     1.6 %
Level =    4.  COs =    2.     3.1 %
Level =    5.  COs =    2.     4.7 %
Level =    6.  COs =    1.     5.5 %
Level =    7.  COs =    2.     7.0 %
Level =    8.  COs =    1.     7.8 %
Level =    9.  COs =    2.     9.4 %
Level =   10.  COs =    1.    10.2 %
Level =   11.  COs =    2.    11.7 %
Level =   12.  COs =    1.    12.5 %
Level =   13.  COs =    2.    14.1 %
Level =   14.  COs =    1.    14.8 %
Level =   15.  COs =    2.    16.4 %
Level =   16.  COs =    1.    17.2 %
Level =   17.  COs =    2.    18.8 %
Level =   18.  COs =    1.    19.5 %
Level =   19.  COs =    2.    21.1 %
Level =   20.  COs =    1.    21.9 %
Level =   21.  COs =    2.    23.4 %
Level =   22.  COs =    1.    24.2 %
Level =   23.  COs =    2.    25.8 %
Level =   24.  COs =    1.    26.6 %
Level =   25.  COs =    2.    28.1 %
Level =   26.  COs =    1.    28.9 %
Level =   27.  COs =    2.    30.5 %
Level =   28.  COs =    1.    31.2 %
Level =   29.  COs =    2.    32.8 %
Level =   30.  COs =    1.    33.6 %
Level =   31.  COs =    2.    35.2 %
Level =   32.  COs =    1.    35.9 %
Level =   33.  COs =    2.    37.5 %
Level =   34.  COs =    1.    38.3 %
Level =   35.  COs =    2.    39.8 %
Level =   36.  COs =    1.    40.6 %
Level =   37.  COs =    2.    42.2 %
Level =   38.  COs =    1.    43.0 %
Level =   39.  COs =    2.    44.5 %
Level =   40.  COs =    1.    45.3 %
Level =   41.  COs =    2.    46.9 %
Level =   42.  COs =    1.    47.7 %
Level =   43.  COs =    2.    49.2 %
Level =   44.  COs =    1.    50.0 %
Level =   45.  COs =    2.    51.6 %
Level =   46.  COs =    1.    52.3 %
Level =   47.  COs =    2.    53.9 %
Level =   48.  COs =    1.    54.7 %
Level =   49.  COs =    2.    56.2 %
Level =   50.  COs =    1.    57.0 %
Level =   51.  COs =    2.    58.6 %
Level =   52.  COs =    1.    59.4 %
Level =   53.  COs =    2.    60.9 %
Level =   54.  COs =    1.    61.7 %
Level =   55.  COs =    2.    63.3 %
Level =   56.  COs =    1.    64.1 %
Level =   57.  COs =    2.    65.6 %
Level =   58.  COs =    1.    66.4 %
Level =   59.  COs =    2.    68.0 %
Level =   60.  COs =    1.    68.8 %
Level =   61.  COs =    2.    70.3 %
Level =   62.  COs =    1.    71.1 %
Level =   63.  COs =    2.    72.7 %
Level =   64.  COs =    1.    73.4 %
Level =   65.  COs =    2.    75.0 %
Level =   66.  COs =    1.    75.8 %
Level =   67.  COs =    2.    77.3 %
Level =   68.  COs =    1.    78.1 %
Level =   69.  COs =    2.    79.7 %
Level =   70.  COs =    1.    80.5 %
Level =   71.  COs =    2.    82.0 %
Level =   72.  COs =    1.    82.8 %
Level =   73.  COs =    2.    84.4 %
Level =   74.  COs =    1.    85.2 %
Level =   75.  COs =    2.    86.7 %
Level =   76.  COs =    1.    87.5 %
Level =   77.  COs =    2.    89.1 %
Level =   78.  COs =    1.    89.8 %
Level =   79.  COs =    2.    91.4 %
Level =   80.  COs =    1.    92.2 %
Level =   81.  COs =    2.    93.8 %
Level =   82.  COs =    1.    94.5 %
Level =   83.  COs =    2.    96.1 %
Level =   84.  COs =    1.    96.9 %
Level =   85.  COs =    2.    98.4 %
Level =   86.  COs =    1.    99.2 %
Level =   87.  COs =    1.   100.0 %

[2021-07-19 07:59:21,618]mapper_test.py:135:[INFO]: area: 7431 level: 87
[2021-07-19 07:59:21,618]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:59:28,475]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.opt.aig
	Report mapping result:
		klut_size()     :10732
		klut.num_gates():10602
		max delay       :106
		max area        :10602
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1037
		LUT fanins:3	 numbers :5614
		LUT fanins:4	 numbers :3951
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.ifpga.v

[2021-07-19 07:59:28,475]mapper_test.py:195:[INFO]: area: 10602 level: 106
[2021-07-19 07:59:28,476]mapper_test.py:73:[INFO]: run case "s1488_comb"
[2021-07-19 07:59:28,476]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:59:28,853]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %

[2021-07-19 07:59:28,854]mapper_test.py:135:[INFO]: area: 259 level: 5
[2021-07-19 07:59:28,854]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:59:28,945]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :281
		klut.num_gates():265
		max delay       :7
		max area        :265
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :206
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v

[2021-07-19 07:59:28,946]mapper_test.py:195:[INFO]: area: 265 level: 7
[2021-07-19 07:59:28,949]mapper_test.py:73:[INFO]: run case "b22_comb"
[2021-07-19 07:59:28,949]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:59:46,769]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %

[2021-07-19 07:59:46,792]mapper_test.py:135:[INFO]: area: 7591 level: 16
[2021-07-19 07:59:46,792]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:59:50,926]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :9859
		klut.num_gates():9214
		max delay       :23
		max area        :9146
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1901
		LUT fanins:3	 numbers :1706
		LUT fanins:4	 numbers :5606
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v

[2021-07-19 07:59:50,926]mapper_test.py:195:[INFO]: area: 9214 level: 23
[2021-07-19 07:59:50,928]mapper_test.py:73:[INFO]: run case "s208_1_comb"
[2021-07-19 07:59:50,928]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 07:59:51,048]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %

[2021-07-19 07:59:51,048]mapper_test.py:135:[INFO]: area: 24 level: 3
[2021-07-19 07:59:51,048]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 07:59:51,068]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():23
		max delay       :4
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v

[2021-07-19 07:59:51,068]mapper_test.py:195:[INFO]: area: 23 level: 4
[2021-07-19 07:59:51,070]mapper_test.py:73:[INFO]: run case "b17_comb"
[2021-07-19 07:59:51,070]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:13,234]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %

[2021-07-19 08:00:13,270]mapper_test.py:135:[INFO]: area: 11228 level: 12
[2021-07-19 08:00:13,270]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:18,083]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :14353
		klut.num_gates():13003
		max delay       :18
		max area        :13002
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1210
		LUT fanins:3	 numbers :2188
		LUT fanins:4	 numbers :9605
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v

[2021-07-19 08:00:18,084]mapper_test.py:195:[INFO]: area: 13003 level: 18
[2021-07-19 08:00:18,086]mapper_test.py:73:[INFO]: run case "sct_comb"
[2021-07-19 08:00:18,086]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:18,212]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %

[2021-07-19 08:00:18,212]mapper_test.py:135:[INFO]: area: 21 level: 3
[2021-07-19 08:00:18,213]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:18,233]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v

[2021-07-19 08:00:18,233]mapper_test.py:195:[INFO]: area: 22 level: 3
[2021-07-19 08:00:18,235]mapper_test.py:73:[INFO]: run case "s15850_comb"
[2021-07-19 08:00:18,236]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:18,475]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %

[2021-07-19 08:00:18,476]mapper_test.py:135:[INFO]: area: 156 level: 5
[2021-07-19 08:00:18,476]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:18,540]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :294
		klut.num_gates():170
		max delay       :6
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v

[2021-07-19 08:00:18,540]mapper_test.py:195:[INFO]: area: 170 level: 6
[2021-07-19 08:00:18,542]mapper_test.py:73:[INFO]: run case "square"
[2021-07-19 08:00:18,543]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:41,160]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %

[2021-07-19 08:00:41,177]mapper_test.py:135:[INFO]: area: 5563 level: 83
[2021-07-19 08:00:41,177]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:45,759]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :6144
		klut.num_gates():6078
		max delay       :87
		max area        :6078
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :837
		LUT fanins:3	 numbers :2126
		LUT fanins:4	 numbers :3115
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v

[2021-07-19 08:00:45,760]mapper_test.py:195:[INFO]: area: 6078 level: 87
[2021-07-19 08:00:45,761]mapper_test.py:73:[INFO]: run case "des_area_comb"
[2021-07-19 08:00:45,761]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:49,391]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %

[2021-07-19 08:00:49,396]mapper_test.py:135:[INFO]: area: 2013 level: 10
[2021-07-19 08:00:49,396]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:50,440]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :2393
		klut.num_gates():2088
		max delay       :13
		max area        :2057
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :298
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :1692
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v

[2021-07-19 08:00:50,441]mapper_test.py:195:[INFO]: area: 2088 level: 13
[2021-07-19 08:00:50,443]mapper_test.py:73:[INFO]: run case "b12_comb"
[2021-07-19 08:00:50,444]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:51,229]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %

[2021-07-19 08:00:51,231]mapper_test.py:135:[INFO]: area: 501 level: 6
[2021-07-19 08:00:51,231]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:51,421]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :663
		klut.num_gates():537
		max delay       :8
		max area        :536
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :396
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v

[2021-07-19 08:00:51,421]mapper_test.py:195:[INFO]: area: 537 level: 8
[2021-07-19 08:00:51,423]mapper_test.py:73:[INFO]: run case "C880.iscas_comb"
[2021-07-19 08:00:51,423]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:51,677]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %

[2021-07-19 08:00:51,677]mapper_test.py:135:[INFO]: area: 114 level: 9
[2021-07-19 08:00:51,677]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:51,743]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :204
		klut.num_gates():142
		max delay       :10
		max area        :142
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :88
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v

[2021-07-19 08:00:51,744]mapper_test.py:195:[INFO]: area: 142 level: 10
[2021-07-19 08:00:51,746]mapper_test.py:73:[INFO]: run case "s1494_comb"
[2021-07-19 08:00:51,746]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:52,134]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %

[2021-07-19 08:00:52,135]mapper_test.py:135:[INFO]: area: 263 level: 5
[2021-07-19 08:00:52,135]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:52,230]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :280
		klut.num_gates():264
		max delay       :7
		max area        :264
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :207
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v

[2021-07-19 08:00:52,230]mapper_test.py:195:[INFO]: area: 264 level: 7
[2021-07-19 08:00:52,232]mapper_test.py:73:[INFO]: run case "C2670.iscas_comb"
[2021-07-19 08:00:52,232]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:52,628]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %

[2021-07-19 08:00:52,629]mapper_test.py:135:[INFO]: area: 187 level: 7
[2021-07-19 08:00:52,629]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:52,746]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :363
		klut.num_gates():206
		max delay       :10
		max area        :186
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v

[2021-07-19 08:00:52,747]mapper_test.py:195:[INFO]: area: 206 level: 10
[2021-07-19 08:00:52,749]mapper_test.py:73:[INFO]: run case "count_comb"
[2021-07-19 08:00:52,750]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:52,883]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %

[2021-07-19 08:00:52,884]mapper_test.py:135:[INFO]: area: 37 level: 6
[2021-07-19 08:00:52,884]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:52,909]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :79
		klut.num_gates():42
		max delay       :6
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v

[2021-07-19 08:00:52,910]mapper_test.py:195:[INFO]: area: 42 level: 6
[2021-07-19 08:00:52,911]mapper_test.py:73:[INFO]: run case "C499.iscas_comb"
[2021-07-19 08:00:52,911]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:53,309]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %

[2021-07-19 08:00:53,309]mapper_test.py:135:[INFO]: area: 78 level: 6
[2021-07-19 08:00:53,310]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:53,422]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :148
		klut.num_gates():105
		max delay       :7
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :51
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v

[2021-07-19 08:00:53,423]mapper_test.py:195:[INFO]: area: 105 level: 7
[2021-07-19 08:00:53,426]mapper_test.py:73:[INFO]: run case "adder"
[2021-07-19 08:00:53,426]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:53,999]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %

[2021-07-19 08:00:54,001]mapper_test.py:135:[INFO]: area: 339 level: 85
[2021-07-19 08:00:54,001]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:54,182]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :598
		klut.num_gates():340
		max delay       :86
		max area        :340
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :127
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :170
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v

[2021-07-19 08:00:54,183]mapper_test.py:195:[INFO]: area: 340 level: 86
[2021-07-19 08:00:54,184]mapper_test.py:73:[INFO]: run case "CM150_comb"
[2021-07-19 08:00:54,184]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:54,301]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %

[2021-07-19 08:00:54,301]mapper_test.py:135:[INFO]: area: 13 level: 4
[2021-07-19 08:00:54,301]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:54,318]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v

[2021-07-19 08:00:54,318]mapper_test.py:195:[INFO]: area: 14 level: 4
[2021-07-19 08:00:54,320]mapper_test.py:73:[INFO]: run case "s298_comb"
[2021-07-19 08:00:54,320]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:54,447]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %

[2021-07-19 08:00:54,447]mapper_test.py:135:[INFO]: area: 34 level: 4
[2021-07-19 08:00:54,447]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:54,471]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :53
		klut.num_gates():34
		max delay       :4
		max area        :34
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v

[2021-07-19 08:00:54,471]mapper_test.py:195:[INFO]: area: 34 level: 4
[2021-07-19 08:00:54,473]mapper_test.py:73:[INFO]: run case "sasc_comb"
[2021-07-19 08:00:54,473]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:54,685]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %

[2021-07-19 08:00:54,686]mapper_test.py:135:[INFO]: area: 118 level: 3
[2021-07-19 08:00:54,686]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:54,742]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :235
		klut.num_gates():120
		max delay       :4
		max area        :119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :82
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v

[2021-07-19 08:00:54,742]mapper_test.py:195:[INFO]: area: 120 level: 4
[2021-07-19 08:00:54,745]mapper_test.py:73:[INFO]: run case "comp_comb"
[2021-07-19 08:00:54,745]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:54,882]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %

[2021-07-19 08:00:54,882]mapper_test.py:135:[INFO]: area: 35 level: 4
[2021-07-19 08:00:54,882]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:54,905]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :68
		klut.num_gates():34
		max delay       :6
		max area        :33
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v

[2021-07-19 08:00:54,905]mapper_test.py:195:[INFO]: area: 34 level: 6
[2021-07-19 08:00:54,907]mapper_test.py:73:[INFO]: run case "b13_comb"
[2021-07-19 08:00:54,907]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:00:55,076]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %

[2021-07-19 08:00:55,077]mapper_test.py:135:[INFO]: area: 71 level: 3
[2021-07-19 08:00:55,077]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:00:55,116]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :124
		klut.num_gates():76
		max delay       :4
		max area        :76
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v

[2021-07-19 08:00:55,117]mapper_test.py:195:[INFO]: area: 76 level: 4
[2021-07-19 08:00:55,120]mapper_test.py:73:[INFO]: run case "ethernet_comb"
[2021-07-19 08:00:55,120]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:11,156]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %

[2021-07-19 08:01:11,201]mapper_test.py:135:[INFO]: area: 10315 level: 10
[2021-07-19 08:01:11,202]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:16,782]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :21452
		klut.num_gates():10939
		max delay       :13
		max area        :10930
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :612
		LUT fanins:3	 numbers :1688
		LUT fanins:4	 numbers :8638
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v

[2021-07-19 08:01:16,782]mapper_test.py:195:[INFO]: area: 10939 level: 13
[2021-07-19 08:01:16,784]mapper_test.py:73:[INFO]: run case "s400_comb"
[2021-07-19 08:01:16,784]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:16,924]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %

[2021-07-19 08:01:16,924]mapper_test.py:135:[INFO]: area: 44 level: 4
[2021-07-19 08:01:16,924]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:16,952]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :78
		klut.num_gates():56
		max delay       :5
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :34
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v

[2021-07-19 08:01:16,953]mapper_test.py:195:[INFO]: area: 56 level: 5
[2021-07-19 08:01:16,954]mapper_test.py:73:[INFO]: run case "s444_comb"
[2021-07-19 08:01:16,954]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:17,099]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %

[2021-07-19 08:01:17,100]mapper_test.py:135:[INFO]: area: 48 level: 4
[2021-07-19 08:01:17,100]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:17,131]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :73
		klut.num_gates():51
		max delay       :5
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v

[2021-07-19 08:01:17,131]mapper_test.py:195:[INFO]: area: 51 level: 5
[2021-07-19 08:01:17,133]mapper_test.py:73:[INFO]: run case "ADDERFDS_comb"
[2021-07-19 08:01:17,133]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:17,299]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %

[2021-07-19 08:01:17,300]mapper_test.py:135:[INFO]: area: 42 level: 11
[2021-07-19 08:01:17,300]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:17,335]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :78
		klut.num_gates():43
		max delay       :12
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v

[2021-07-19 08:01:17,335]mapper_test.py:195:[INFO]: area: 43 level: 12
[2021-07-19 08:01:17,337]mapper_test.py:73:[INFO]: run case "b01_comb"
[2021-07-19 08:01:17,337]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:17,451]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %

[2021-07-19 08:01:17,451]mapper_test.py:135:[INFO]: area: 17 level: 3
[2021-07-19 08:01:17,452]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:17,471]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :4
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v

[2021-07-19 08:01:17,471]mapper_test.py:195:[INFO]: area: 17 level: 4
[2021-07-19 08:01:17,473]mapper_test.py:73:[INFO]: run case "sin"
[2021-07-19 08:01:17,473]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:23,627]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %

[2021-07-19 08:01:23,633]mapper_test.py:135:[INFO]: area: 1974 level: 55
[2021-07-19 08:01:23,633]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:25,167]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :2392
		klut.num_gates():2366
		max delay       :78
		max area        :2366
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :597
		LUT fanins:3	 numbers :583
		LUT fanins:4	 numbers :1186
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v

[2021-07-19 08:01:25,168]mapper_test.py:195:[INFO]: area: 2366 level: 78
[2021-07-19 08:01:25,169]mapper_test.py:73:[INFO]: run case "C5315.iscas_comb"
[2021-07-19 08:01:25,169]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:26,128]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %

[2021-07-19 08:01:26,130]mapper_test.py:135:[INFO]: area: 434 level: 9
[2021-07-19 08:01:26,130]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:26,390]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :682
		klut.num_gates():502
		max delay       :11
		max area        :486
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :70
		LUT fanins:4	 numbers :356
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v

[2021-07-19 08:01:26,391]mapper_test.py:195:[INFO]: area: 502 level: 11
[2021-07-19 08:01:26,392]mapper_test.py:73:[INFO]: run case "pm1_comb"
[2021-07-19 08:01:26,392]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:26,502]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %

[2021-07-19 08:01:26,502]mapper_test.py:135:[INFO]: area: 18 level: 3
[2021-07-19 08:01:26,502]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:26,517]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v

[2021-07-19 08:01:26,518]mapper_test.py:195:[INFO]: area: 20 level: 3
[2021-07-19 08:01:26,520]mapper_test.py:73:[INFO]: run case "bar"
[2021-07-19 08:01:26,521]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:28,002]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %

[2021-07-19 08:01:28,005]mapper_test.py:135:[INFO]: area: 1349 level: 6
[2021-07-19 08:01:28,006]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:28,449]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :1411
		klut.num_gates():1274
		max delay       :7
		max area        :1274
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :233
		LUT fanins:3	 numbers :171
		LUT fanins:4	 numbers :870
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v

[2021-07-19 08:01:28,449]mapper_test.py:195:[INFO]: area: 1274 level: 7
[2021-07-19 08:01:28,450]mapper_test.py:73:[INFO]: run case "mem_ctrl_comb"
[2021-07-19 08:01:28,451]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:31,713]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %

[2021-07-19 08:01:31,720]mapper_test.py:135:[INFO]: area: 2262 level: 11
[2021-07-19 08:01:31,720]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:32,602]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :3740
		klut.num_gates():2780
		max delay       :15
		max area        :2769
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :237
		LUT fanins:3	 numbers :412
		LUT fanins:4	 numbers :2129
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v

[2021-07-19 08:01:32,603]mapper_test.py:195:[INFO]: area: 2780 level: 15
[2021-07-19 08:01:32,606]mapper_test.py:73:[INFO]: run case "lal_comb"
[2021-07-19 08:01:32,606]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:32,731]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %

[2021-07-19 08:01:32,731]mapper_test.py:135:[INFO]: area: 28 level: 3
[2021-07-19 08:01:32,731]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:32,755]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :59
		klut.num_gates():31
		max delay       :4
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v

[2021-07-19 08:01:32,755]mapper_test.py:195:[INFO]: area: 31 level: 4
[2021-07-19 08:01:32,756]mapper_test.py:73:[INFO]: run case "s526n_comb"
[2021-07-19 08:01:32,756]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:32,908]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %

[2021-07-19 08:01:32,909]mapper_test.py:135:[INFO]: area: 53 level: 4
[2021-07-19 08:01:32,909]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:32,941]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :84
		klut.num_gates():58
		max delay       :5
		max area        :58
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :37
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v

[2021-07-19 08:01:32,941]mapper_test.py:195:[INFO]: area: 58 level: 5
[2021-07-19 08:01:32,943]mapper_test.py:73:[INFO]: run case "max"
[2021-07-19 08:01:32,943]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:34,393]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %

[2021-07-19 08:01:34,396]mapper_test.py:135:[INFO]: area: 1018 level: 51
[2021-07-19 08:01:34,397]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:34,804]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :1580
		klut.num_gates():1066
		max delay       :89
		max area        :1065
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :489
		LUT fanins:4	 numbers :489
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v

[2021-07-19 08:01:34,804]mapper_test.py:195:[INFO]: area: 1066 level: 89
[2021-07-19 08:01:34,806]mapper_test.py:73:[INFO]: run case "i1_comb"
[2021-07-19 08:01:34,806]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:34,916]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %

[2021-07-19 08:01:34,917]mapper_test.py:135:[INFO]: area: 20 level: 3
[2021-07-19 08:01:34,917]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:34,932]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :44
		klut.num_gates():17
		max delay       :4
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v

[2021-07-19 08:01:34,932]mapper_test.py:195:[INFO]: area: 17 level: 4
[2021-07-19 08:01:34,934]mapper_test.py:73:[INFO]: run case "C3540.iscas_comb"
[2021-07-19 08:01:34,934]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:35,592]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %

[2021-07-19 08:01:35,594]mapper_test.py:135:[INFO]: area: 345 level: 12
[2021-07-19 08:01:35,594]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:35,774]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :476
		klut.num_gates():424
		max delay       :17
		max area        :415
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :295
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v

[2021-07-19 08:01:35,774]mapper_test.py:195:[INFO]: area: 424 level: 17
[2021-07-19 08:01:35,776]mapper_test.py:73:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-07-19 08:01:35,776]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:36,305]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %

[2021-07-19 08:01:36,307]mapper_test.py:135:[INFO]: area: 316 level: 7
[2021-07-19 08:01:36,307]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:36,443]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :449
		klut.num_gates():374
		max delay       :9
		max area        :374
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :73
		LUT fanins:4	 numbers :272
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v

[2021-07-19 08:01:36,443]mapper_test.py:195:[INFO]: area: 374 level: 9
[2021-07-19 08:01:36,446]mapper_test.py:73:[INFO]: run case "ctrl"
[2021-07-19 08:01:36,447]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:36,595]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %

[2021-07-19 08:01:36,596]mapper_test.py:135:[INFO]: area: 51 level: 3
[2021-07-19 08:01:36,596]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:36,627]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :63
		klut.num_gates():54
		max delay       :4
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :38
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v

[2021-07-19 08:01:36,627]mapper_test.py:195:[INFO]: area: 54 level: 4
[2021-07-19 08:01:36,628]mapper_test.py:73:[INFO]: run case "c8_comb"
[2021-07-19 08:01:36,629]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:36,766]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %

[2021-07-19 08:01:36,766]mapper_test.py:135:[INFO]: area: 39 level: 3
[2021-07-19 08:01:36,766]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:36,792]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :70
		klut.num_gates():40
		max delay       :3
		max area        :40
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v

[2021-07-19 08:01:36,792]mapper_test.py:195:[INFO]: area: 40 level: 3
[2021-07-19 08:01:36,794]mapper_test.py:73:[INFO]: run case "unreg_comb"
[2021-07-19 08:01:36,794]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:36,924]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %

[2021-07-19 08:01:36,925]mapper_test.py:135:[INFO]: area: 48 level: 2
[2021-07-19 08:01:36,925]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:36,945]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :71
		klut.num_gates():33
		max delay       :3
		max area        :33
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v

[2021-07-19 08:01:36,945]mapper_test.py:195:[INFO]: area: 33 level: 3
[2021-07-19 08:01:36,947]mapper_test.py:73:[INFO]: run case "simple_spi_comb"
[2021-07-19 08:01:36,947]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:37,261]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %

[2021-07-19 08:01:37,262]mapper_test.py:135:[INFO]: area: 193 level: 4
[2021-07-19 08:01:37,262]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:37,344]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :344
		klut.num_gates():211
		max delay       :6
		max area        :211
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :153
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v

[2021-07-19 08:01:37,344]mapper_test.py:195:[INFO]: area: 211 level: 6
[2021-07-19 08:01:37,347]mapper_test.py:73:[INFO]: run case "b1_comb"
[2021-07-19 08:01:37,347]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:37,445]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %

[2021-07-19 08:01:37,445]mapper_test.py:135:[INFO]: area: 3 level: 1
[2021-07-19 08:01:37,445]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:37,457]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v

[2021-07-19 08:01:37,457]mapper_test.py:195:[INFO]: area: 3 level: 1
[2021-07-19 08:01:37,459]mapper_test.py:73:[INFO]: run case "mux_cl_comb"
[2021-07-19 08:01:37,459]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:37,583]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %

[2021-07-19 08:01:37,583]mapper_test.py:135:[INFO]: area: 6 level: 3
[2021-07-19 08:01:37,583]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:37,598]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :19
		klut.num_gates():6
		max delay       :3
		max area        :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v

[2021-07-19 08:01:37,599]mapper_test.py:195:[INFO]: area: 6 level: 3
[2021-07-19 08:01:37,600]mapper_test.py:73:[INFO]: run case "s5378_comb"
[2021-07-19 08:01:37,600]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:38,222]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %

[2021-07-19 08:01:38,224]mapper_test.py:135:[INFO]: area: 422 level: 6
[2021-07-19 08:01:38,224]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:38,396]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :710
		klut.num_gates():511
		max delay       :8
		max area        :449
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :277
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v

[2021-07-19 08:01:38,397]mapper_test.py:195:[INFO]: area: 511 level: 8
[2021-07-19 08:01:38,400]mapper_test.py:73:[INFO]: run case "b11_comb"
[2021-07-19 08:01:38,400]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:38,826]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %

[2021-07-19 08:01:38,828]mapper_test.py:135:[INFO]: area: 236 level: 6
[2021-07-19 08:01:38,828]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:38,942]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :316
		klut.num_gates():277
		max delay       :8
		max area        :277
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :208
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v

[2021-07-19 08:01:38,943]mapper_test.py:195:[INFO]: area: 277 level: 8
[2021-07-19 08:01:38,946]mapper_test.py:73:[INFO]: run case "CM42_comb"
[2021-07-19 08:01:38,946]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:39,048]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %

[2021-07-19 08:01:39,048]mapper_test.py:135:[INFO]: area: 10 level: 1
[2021-07-19 08:01:39,048]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:39,061]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v

[2021-07-19 08:01:39,062]mapper_test.py:195:[INFO]: area: 10 level: 1
[2021-07-19 08:01:39,063]mapper_test.py:73:[INFO]: run case "i2c_comb"
[2021-07-19 08:01:39,063]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:39,591]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %

[2021-07-19 08:01:39,592]mapper_test.py:135:[INFO]: area: 358 level: 5
[2021-07-19 08:01:39,593]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:39,718]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :555
		klut.num_gates():419
		max delay       :8
		max area        :419
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :341
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v

[2021-07-19 08:01:39,718]mapper_test.py:195:[INFO]: area: 419 level: 8
[2021-07-19 08:01:39,719]mapper_test.py:73:[INFO]: run case "CM85_comb"
[2021-07-19 08:01:39,719]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:39,829]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %

[2021-07-19 08:01:39,829]mapper_test.py:135:[INFO]: area: 13 level: 3
[2021-07-19 08:01:39,830]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:39,847]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :26
		klut.num_gates():13
		max delay       :3
		max area        :13
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v

[2021-07-19 08:01:39,847]mapper_test.py:195:[INFO]: area: 13 level: 3
[2021-07-19 08:01:39,848]mapper_test.py:73:[INFO]: run case "frg2_comb"
[2021-07-19 08:01:39,848]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:01:40,300]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %

[2021-07-19 08:01:40,301]mapper_test.py:135:[INFO]: area: 252 level: 5
[2021-07-19 08:01:40,301]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:01:40,410]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :469
		klut.num_gates():325
		max delay       :6
		max area        :318
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v

[2021-07-19 08:01:40,410]mapper_test.py:195:[INFO]: area: 325 level: 6
[2021-07-19 08:01:40,417]mapper_test.py:73:[INFO]: run case "hyp"
[2021-07-19 08:01:40,419]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:14:33,256]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7998     12.79 %
Or           =        0      0.00 %
Other        =    54512     87.21 %
TOTAL        =    62510    100.00 %
Level =  171.  COs =    2.     1.6 %
Level =  172.  COs =    1.     2.3 %
Level =  176.  COs =    1.     3.1 %
Level =  180.  COs =    1.     3.9 %
Level =  185.  COs =    1.     4.7 %
Level =  191.  COs =    1.     5.5 %
Level =  198.  COs =    1.     6.2 %
Level =  206.  COs =    1.     7.0 %
Level =  215.  COs =    1.     7.8 %
Level =  225.  COs =    1.     8.6 %
Level =  236.  COs =    1.     9.4 %
Level =  248.  COs =    1.    10.2 %
Level =  261.  COs =    1.    10.9 %
Level =  275.  COs =    1.    11.7 %
Level =  290.  COs =    1.    12.5 %
Level =  306.  COs =    1.    13.3 %
Level =  323.  COs =    1.    14.1 %
Level =  341.  COs =    1.    14.8 %
Level =  360.  COs =    1.    15.6 %
Level =  380.  COs =    1.    16.4 %
Level =  401.  COs =    1.    17.2 %
Level =  423.  COs =    1.    18.0 %
Level =  446.  COs =    1.    18.8 %
Level =  470.  COs =    1.    19.5 %
Level =  495.  COs =    1.    20.3 %
Level =  521.  COs =    1.    21.1 %
Level =  548.  COs =    1.    21.9 %
Level =  576.  COs =    1.    22.7 %
Level =  605.  COs =    1.    23.4 %
Level =  635.  COs =    1.    24.2 %
Level =  666.  COs =    1.    25.0 %
Level =  698.  COs =    1.    25.8 %
Level =  731.  COs =    1.    26.6 %
Level =  765.  COs =    1.    27.3 %
Level =  800.  COs =    1.    28.1 %
Level =  836.  COs =    1.    28.9 %
Level =  873.  COs =    1.    29.7 %
Level =  911.  COs =    1.    30.5 %
Level =  950.  COs =    1.    31.2 %
Level =  990.  COs =    1.    32.0 %
Level = 1031.  COs =    1.    32.8 %
Level = 1073.  COs =    1.    33.6 %
Level = 1116.  COs =    1.    34.4 %
Level = 1160.  COs =    1.    35.2 %
Level = 1205.  COs =    1.    35.9 %
Level = 1251.  COs =    1.    36.7 %
Level = 1298.  COs =    1.    37.5 %
Level = 1346.  COs =    1.    38.3 %
Level = 1395.  COs =    1.    39.1 %
Level = 1445.  COs =    1.    39.8 %
Level = 1496.  COs =    1.    40.6 %
Level = 1548.  COs =    1.    41.4 %
Level = 1601.  COs =    1.    42.2 %
Level = 1655.  COs =    1.    43.0 %
Level = 1710.  COs =    1.    43.8 %
Level = 1766.  COs =    1.    44.5 %
Level = 1823.  COs =    1.    45.3 %
Level = 1881.  COs =    1.    46.1 %
Level = 1940.  COs =    1.    46.9 %
Level = 2000.  COs =    1.    47.7 %
Level = 2061.  COs =    1.    48.4 %
Level = 2123.  COs =    1.    49.2 %
Level = 2186.  COs =    1.    50.0 %
Level = 2250.  COs =    1.    50.8 %
Level = 2315.  COs =    1.    51.6 %
Level = 2381.  COs =    1.    52.3 %
Level = 2448.  COs =    1.    53.1 %
Level = 2516.  COs =    1.    53.9 %
Level = 2585.  COs =    1.    54.7 %
Level = 2655.  COs =    1.    55.5 %
Level = 2726.  COs =    1.    56.2 %
Level = 2798.  COs =    1.    57.0 %
Level = 2871.  COs =    1.    57.8 %
Level = 2945.  COs =    1.    58.6 %
Level = 3020.  COs =    1.    59.4 %
Level = 3096.  COs =    1.    60.2 %
Level = 3173.  COs =    1.    60.9 %
Level = 3251.  COs =    1.    61.7 %
Level = 3330.  COs =    1.    62.5 %
Level = 3410.  COs =    1.    63.3 %
Level = 3491.  COs =    1.    64.1 %
Level = 3573.  COs =    1.    64.8 %
Level = 3656.  COs =    1.    65.6 %
Level = 3740.  COs =    1.    66.4 %
Level = 3825.  COs =    1.    67.2 %
Level = 3911.  COs =    1.    68.0 %
Level = 3998.  COs =    1.    68.8 %
Level = 4086.  COs =    1.    69.5 %
Level = 4175.  COs =    1.    70.3 %
Level = 4265.  COs =    1.    71.1 %
Level = 4356.  COs =    1.    71.9 %
Level = 4448.  COs =    1.    72.7 %
Level = 4541.  COs =    1.    73.4 %
Level = 4635.  COs =    1.    74.2 %
Level = 4730.  COs =    1.    75.0 %
Level = 4826.  COs =    1.    75.8 %
Level = 4923.  COs =    1.    76.6 %
Level = 5021.  COs =    1.    77.3 %
Level = 5120.  COs =    1.    78.1 %
Level = 5220.  COs =    1.    78.9 %
Level = 5321.  COs =    1.    79.7 %
Level = 5423.  COs =    1.    80.5 %
Level = 5526.  COs =    1.    81.2 %
Level = 5630.  COs =    1.    82.0 %
Level = 5735.  COs =    1.    82.8 %
Level = 5841.  COs =    1.    83.6 %
Level = 5948.  COs =    1.    84.4 %
Level = 6056.  COs =    1.    85.2 %
Level = 6165.  COs =    1.    85.9 %
Level = 6275.  COs =    1.    86.7 %
Level = 6386.  COs =    1.    87.5 %
Level = 6498.  COs =    1.    88.3 %
Level = 6611.  COs =    1.    89.1 %
Level = 6725.  COs =    1.    89.8 %
Level = 6840.  COs =    1.    90.6 %
Level = 6956.  COs =    1.    91.4 %
Level = 7073.  COs =    1.    92.2 %
Level = 7191.  COs =    1.    93.0 %
Level = 7310.  COs =    1.    93.8 %
Level = 7430.  COs =    1.    94.5 %
Level = 7551.  COs =    1.    95.3 %
Level = 7673.  COs =    1.    96.1 %
Level = 7796.  COs =    1.    96.9 %
Level = 7920.  COs =    1.    97.7 %
Level = 8045.  COs =    1.    98.4 %
Level = 8171.  COs =    1.    99.2 %
Level = 8245.  COs =    1.   100.0 %

[2021-07-19 08:14:33,467]mapper_test.py:135:[INFO]: area: 62510 level: 8245
[2021-07-19 08:14:33,467]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:15:34,063]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.opt.aig
	Report mapping result:
		klut_size()     :82278
		klut.num_gates():82020
		max delay       :8499
		max area        :81895
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14454
		LUT fanins:3	 numbers :20181
		LUT fanins:4	 numbers :47385
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.ifpga.v

[2021-07-19 08:15:34,064]mapper_test.py:195:[INFO]: area: 82020 level: 8499
[2021-07-19 08:15:34,068]mapper_test.py:73:[INFO]: run case "DSP_comb"
[2021-07-19 08:15:34,069]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:00,131]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %

[2021-07-19 08:16:00,175]mapper_test.py:135:[INFO]: area: 13115 level: 18
[2021-07-19 08:16:00,175]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:07,082]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :19944
		klut.num_gates():15896
		max delay       :27
		max area        :15815
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1743
		LUT fanins:3	 numbers :3556
		LUT fanins:4	 numbers :10586
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v

[2021-07-19 08:16:07,082]mapper_test.py:195:[INFO]: area: 15896 level: 27
[2021-07-19 08:16:07,084]mapper_test.py:73:[INFO]: run case "s510_comb"
[2021-07-19 08:16:07,084]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:07,285]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %

[2021-07-19 08:16:07,286]mapper_test.py:135:[INFO]: area: 99 level: 4
[2021-07-19 08:16:07,286]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:07,328]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :124
		klut.num_gates():97
		max delay       :5
		max area        :97
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :78
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v

[2021-07-19 08:16:07,328]mapper_test.py:195:[INFO]: area: 97 level: 5
[2021-07-19 08:16:07,332]mapper_test.py:73:[INFO]: run case "ac97_ctrl_comb"
[2021-07-19 08:16:07,332]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:10,871]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %

[2021-07-19 08:16:10,881]mapper_test.py:135:[INFO]: area: 3152 level: 4
[2021-07-19 08:16:10,882]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:11,943]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :5370
		klut.num_gates():3223
		max delay       :6
		max area        :3223
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :392
		LUT fanins:3	 numbers :328
		LUT fanins:4	 numbers :2503
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v

[2021-07-19 08:16:11,944]mapper_test.py:195:[INFO]: area: 3223 level: 6
[2021-07-19 08:16:11,949]mapper_test.py:73:[INFO]: run case "int2float"
[2021-07-19 08:16:11,950]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:12,152]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %

[2021-07-19 08:16:12,152]mapper_test.py:135:[INFO]: area: 88 level: 6
[2021-07-19 08:16:12,152]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:12,200]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :106
		klut.num_gates():93
		max delay       :7
		max area        :93
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :64
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v

[2021-07-19 08:16:12,200]mapper_test.py:195:[INFO]: area: 93 level: 7
[2021-07-19 08:16:12,202]mapper_test.py:73:[INFO]: run case "b15_comb"
[2021-07-19 08:16:12,202]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:19,864]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %

[2021-07-19 08:16:19,876]mapper_test.py:135:[INFO]: area: 3753 level: 12
[2021-07-19 08:16:19,877]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:21,587]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :4917
		klut.num_gates():4464
		max delay       :17
		max area        :4465
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :429
		LUT fanins:3	 numbers :727
		LUT fanins:4	 numbers :3308
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v

[2021-07-19 08:16:21,588]mapper_test.py:195:[INFO]: area: 4464 level: 17
[2021-07-19 08:16:21,590]mapper_test.py:73:[INFO]: run case "DMA_comb"
[2021-07-19 08:16:21,590]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:27,966]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %

[2021-07-19 08:16:27,979]mapper_test.py:135:[INFO]: area: 3896 level: 9
[2021-07-19 08:16:27,979]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:29,545]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :6581
		klut.num_gates():4352
		max delay       :13
		max area        :4332
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :419
		LUT fanins:3	 numbers :543
		LUT fanins:4	 numbers :3390
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v

[2021-07-19 08:16:29,546]mapper_test.py:195:[INFO]: area: 4352 level: 13
[2021-07-19 08:16:29,549]mapper_test.py:73:[INFO]: run case "b21_comb"
[2021-07-19 08:16:29,550]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:39,758]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %

[2021-07-19 08:16:39,771]mapper_test.py:135:[INFO]: area: 4615 level: 15
[2021-07-19 08:16:39,771]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:42,190]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :6099
		klut.num_gates():5636
		max delay       :22
		max area        :5568
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1082
		LUT fanins:4	 numbers :3347
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v

[2021-07-19 08:16:42,190]mapper_test.py:195:[INFO]: area: 5636 level: 22
[2021-07-19 08:16:42,194]mapper_test.py:73:[INFO]: run case "systemcdes_comb"
[2021-07-19 08:16:42,194]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:44,351]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %

[2021-07-19 08:16:44,354]mapper_test.py:135:[INFO]: area: 984 level: 9
[2021-07-19 08:16:44,354]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:44,946]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :1289
		klut.num_gates():1040
		max delay       :13
		max area        :1008
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :163
		LUT fanins:3	 numbers :172
		LUT fanins:4	 numbers :705
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v

[2021-07-19 08:16:44,947]mapper_test.py:195:[INFO]: area: 1040 level: 13
[2021-07-19 08:16:44,949]mapper_test.py:73:[INFO]: run case "z4ml_comb"
[2021-07-19 08:16:44,949]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:45,072]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %

[2021-07-19 08:16:45,072]mapper_test.py:135:[INFO]: area: 6 level: 3
[2021-07-19 08:16:45,072]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:45,089]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v

[2021-07-19 08:16:45,090]mapper_test.py:195:[INFO]: area: 7 level: 3
[2021-07-19 08:16:45,091]mapper_test.py:73:[INFO]: run case "CM162_comb"
[2021-07-19 08:16:45,091]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:45,206]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %

[2021-07-19 08:16:45,206]mapper_test.py:135:[INFO]: area: 16 level: 4
[2021-07-19 08:16:45,206]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:45,223]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :33
		klut.num_gates():17
		max delay       :5
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v

[2021-07-19 08:16:45,224]mapper_test.py:195:[INFO]: area: 17 level: 5
[2021-07-19 08:16:45,225]mapper_test.py:73:[INFO]: run case "cmb_comb"
[2021-07-19 08:16:45,226]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:45,332]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %

[2021-07-19 08:16:45,332]mapper_test.py:135:[INFO]: area: 15 level: 3
[2021-07-19 08:16:45,332]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:45,348]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v

[2021-07-19 08:16:45,348]mapper_test.py:195:[INFO]: area: 16 level: 3
[2021-07-19 08:16:45,351]mapper_test.py:73:[INFO]: run case "priority"
[2021-07-19 08:16:45,351]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:45,728]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %

[2021-07-19 08:16:45,729]mapper_test.py:135:[INFO]: area: 206 level: 29
[2021-07-19 08:16:45,729]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:45,789]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :345
		klut.num_gates():215
		max delay       :30
		max area        :214
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :159
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v

[2021-07-19 08:16:45,789]mapper_test.py:195:[INFO]: area: 215 level: 30
[2021-07-19 08:16:45,790]mapper_test.py:73:[INFO]: run case "b04_comb"
[2021-07-19 08:16:45,790]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:46,103]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %

[2021-07-19 08:16:46,104]mapper_test.py:135:[INFO]: area: 177 level: 6
[2021-07-19 08:16:46,104]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:46,181]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :276
		klut.num_gates():197
		max delay       :7
		max area        :196
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v

[2021-07-19 08:16:46,182]mapper_test.py:195:[INFO]: area: 197 level: 7
[2021-07-19 08:16:46,183]mapper_test.py:73:[INFO]: run case "CM163_comb"
[2021-07-19 08:16:46,183]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:46,290]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %

[2021-07-19 08:16:46,290]mapper_test.py:135:[INFO]: area: 13 level: 3
[2021-07-19 08:16:46,290]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:46,308]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :33
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v

[2021-07-19 08:16:46,308]mapper_test.py:195:[INFO]: area: 15 level: 3
[2021-07-19 08:16:46,310]mapper_test.py:73:[INFO]: run case "s35932_comb"
[2021-07-19 08:16:46,310]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:49,412]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %

[2021-07-19 08:16:49,419]mapper_test.py:135:[INFO]: area: 2546 level: 3
[2021-07-19 08:16:49,419]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:50,315]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :4055
		klut.num_gates():2546
		max delay       :4
		max area        :2546
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1298
		LUT fanins:3	 numbers :293
		LUT fanins:4	 numbers :955
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v

[2021-07-19 08:16:50,315]mapper_test.py:195:[INFO]: area: 2546 level: 4
[2021-07-19 08:16:50,319]mapper_test.py:73:[INFO]: run case "s13207_comb"
[2021-07-19 08:16:50,319]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:50,683]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %

[2021-07-19 08:16:50,684]mapper_test.py:135:[INFO]: area: 256 level: 4
[2021-07-19 08:16:50,684]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:50,780]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :451
		klut.num_gates():280
		max delay       :5
		max area        :271
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :75
		LUT fanins:4	 numbers :144
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v

[2021-07-19 08:16:50,780]mapper_test.py:195:[INFO]: area: 280 level: 5
[2021-07-19 08:16:50,783]mapper_test.py:73:[INFO]: run case "tv80_comb"
[2021-07-19 08:16:50,783]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:55,677]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %

[2021-07-19 08:16:55,685]mapper_test.py:135:[INFO]: area: 2758 level: 17
[2021-07-19 08:16:55,685]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:56,845]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :3769
		klut.num_gates():3400
		max delay       :22
		max area        :3383
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :330
		LUT fanins:3	 numbers :658
		LUT fanins:4	 numbers :2410
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v

[2021-07-19 08:16:56,845]mapper_test.py:195:[INFO]: area: 3400 level: 22
[2021-07-19 08:16:56,848]mapper_test.py:73:[INFO]: run case "dec"
[2021-07-19 08:16:56,848]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:57,132]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %

[2021-07-19 08:16:57,133]mapper_test.py:135:[INFO]: area: 288 level: 2
[2021-07-19 08:16:57,133]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:57,191]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v

[2021-07-19 08:16:57,191]mapper_test.py:195:[INFO]: area: 288 level: 2
[2021-07-19 08:16:57,192]mapper_test.py:73:[INFO]: run case "s820_comb"
[2021-07-19 08:16:57,192]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:16:57,406]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %

[2021-07-19 08:16:57,406]mapper_test.py:135:[INFO]: area: 116 level: 5
[2021-07-19 08:16:57,406]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:16:57,451]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :141
		klut.num_gates():116
		max delay       :6
		max area        :116
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v

[2021-07-19 08:16:57,452]mapper_test.py:195:[INFO]: area: 116 level: 6
[2021-07-19 08:16:57,453]mapper_test.py:73:[INFO]: run case "arbiter"
[2021-07-19 08:16:57,454]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:05,266]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %

[2021-07-19 08:17:05,276]mapper_test.py:135:[INFO]: area: 4245 level: 30
[2021-07-19 08:17:05,277]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:06,810]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :3876
		klut.num_gates():3618
		max delay       :21
		max area        :3618
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :640
		LUT fanins:3	 numbers :128
		LUT fanins:4	 numbers :2850
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v

[2021-07-19 08:17:06,811]mapper_test.py:195:[INFO]: area: 3618 level: 21
[2021-07-19 08:17:06,812]mapper_test.py:73:[INFO]: run case "b20_comb"
[2021-07-19 08:17:06,812]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:17,170]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %

[2021-07-19 08:17:17,184]mapper_test.py:135:[INFO]: area: 5011 level: 15
[2021-07-19 08:17:17,184]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:19,644]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :6454
		klut.num_gates():5991
		max delay       :22
		max area        :5924
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1275
		LUT fanins:3	 numbers :1210
		LUT fanins:4	 numbers :3505
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v

[2021-07-19 08:17:19,645]mapper_test.py:195:[INFO]: area: 5991 level: 22
[2021-07-19 08:17:19,647]mapper_test.py:73:[INFO]: run case "b02_comb"
[2021-07-19 08:17:19,648]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:19,758]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %

[2021-07-19 08:17:19,758]mapper_test.py:135:[INFO]: area: 4 level: 1
[2021-07-19 08:17:19,758]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:19,776]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v

[2021-07-19 08:17:19,776]mapper_test.py:195:[INFO]: area: 4 level: 1
[2021-07-19 08:17:19,778]mapper_test.py:73:[INFO]: run case "i2c"
[2021-07-19 08:17:19,779]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:20,348]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %

[2021-07-19 08:17:20,349]mapper_test.py:135:[INFO]: area: 413 level: 6
[2021-07-19 08:17:20,349]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:20,483]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :626
		klut.num_gates():477
		max delay       :7
		max area        :477
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :390
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v

[2021-07-19 08:17:20,483]mapper_test.py:195:[INFO]: area: 477 level: 7
[2021-07-19 08:17:20,485]mapper_test.py:73:[INFO]: run case "C17.iscas_comb"
[2021-07-19 08:17:20,485]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:20,578]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %

[2021-07-19 08:17:20,579]mapper_test.py:135:[INFO]: area: 2 level: 1
[2021-07-19 08:17:20,579]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:20,591]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v

[2021-07-19 08:17:20,592]mapper_test.py:195:[INFO]: area: 2 level: 1
[2021-07-19 08:17:20,593]mapper_test.py:73:[INFO]: run case "C1355.iscas_comb"
[2021-07-19 08:17:20,594]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:20,991]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %

[2021-07-19 08:17:20,992]mapper_test.py:135:[INFO]: area: 80 level: 6
[2021-07-19 08:17:20,992]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:21,109]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :148
		klut.num_gates():105
		max delay       :7
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :41
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v

[2021-07-19 08:17:21,109]mapper_test.py:195:[INFO]: area: 105 level: 7
[2021-07-19 08:17:21,115]mapper_test.py:73:[INFO]: run case "systemcaes_comb"
[2021-07-19 08:17:21,115]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:28,585]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %

[2021-07-19 08:17:28,594]mapper_test.py:135:[INFO]: area: 2951 level: 11
[2021-07-19 08:17:28,594]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:30,497]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :4658
		klut.num_gates():3729
		max delay       :15
		max area        :3706
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :240
		LUT fanins:3	 numbers :989
		LUT fanins:4	 numbers :2500
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v

[2021-07-19 08:17:30,497]mapper_test.py:195:[INFO]: area: 3729 level: 15
[2021-07-19 08:17:30,500]mapper_test.py:73:[INFO]: run case "b9_comb"
[2021-07-19 08:17:30,500]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:30,632]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %

[2021-07-19 08:17:30,632]mapper_test.py:135:[INFO]: area: 43 level: 3
[2021-07-19 08:17:30,632]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:30,656]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :86
		klut.num_gates():43
		max delay       :4
		max area        :40
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v

[2021-07-19 08:17:30,656]mapper_test.py:195:[INFO]: area: 43 level: 4
[2021-07-19 08:17:30,658]mapper_test.py:73:[INFO]: run case "b03_comb"
[2021-07-19 08:17:30,658]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:30,883]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %

[2021-07-19 08:17:30,884]mapper_test.py:135:[INFO]: area: 110 level: 4
[2021-07-19 08:17:30,884]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:30,932]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :158
		klut.num_gates():122
		max delay       :5
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :96
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v

[2021-07-19 08:17:30,933]mapper_test.py:195:[INFO]: area: 122 level: 5
[2021-07-19 08:17:30,936]mapper_test.py:73:[INFO]: run case "C432.iscas_comb"
[2021-07-19 08:17:30,936]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:31,100]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %

[2021-07-19 08:17:31,100]mapper_test.py:135:[INFO]: area: 62 level: 11
[2021-07-19 08:17:31,100]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:31,134]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :99
		klut.num_gates():61
		max delay       :12
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :45
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v

[2021-07-19 08:17:31,134]mapper_test.py:195:[INFO]: area: 61 level: 12
[2021-07-19 08:17:31,136]mapper_test.py:73:[INFO]: run case "C7552.iscas_comb"
[2021-07-19 08:17:31,136]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:32,452]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %

[2021-07-19 08:17:32,454]mapper_test.py:135:[INFO]: area: 447 level: 9
[2021-07-19 08:17:32,454]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:32,816]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :693
		klut.num_gates():485
		max delay       :13
		max area        :478
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :138
		LUT fanins:4	 numbers :310
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v

[2021-07-19 08:17:32,817]mapper_test.py:195:[INFO]: area: 485 level: 13
[2021-07-19 08:17:32,818]mapper_test.py:73:[INFO]: run case "s386_comb"
[2021-07-19 08:17:32,818]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:32,974]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %

[2021-07-19 08:17:32,975]mapper_test.py:135:[INFO]: area: 63 level: 3
[2021-07-19 08:17:32,975]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:33,005]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :76
		klut.num_gates():61
		max delay       :4
		max area        :61
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v

[2021-07-19 08:17:33,005]mapper_test.py:195:[INFO]: area: 61 level: 4
[2021-07-19 08:17:33,006]mapper_test.py:73:[INFO]: run case "s420_1_comb"
[2021-07-19 08:17:33,006]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:33,152]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %

[2021-07-19 08:17:33,153]mapper_test.py:135:[INFO]: area: 52 level: 4
[2021-07-19 08:17:33,153]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:17:33,180]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :89
		klut.num_gates():53
		max delay       :5
		max area        :47
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v

[2021-07-19 08:17:33,180]mapper_test.py:195:[INFO]: area: 53 level: 5
[2021-07-19 08:17:33,183]mapper_test.py:73:[INFO]: run case "wb_conmax_comb"
[2021-07-19 08:17:33,183]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:17:56,940]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %

[2021-07-19 08:17:56,979]mapper_test.py:135:[INFO]: area: 14157 level: 9
[2021-07-19 08:17:56,979]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:02,388]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :20809
		klut.num_gates():18908
		max delay       :11
		max area        :18867
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :5419
		LUT fanins:4	 numbers :12785
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v

[2021-07-19 08:18:02,388]mapper_test.py:195:[INFO]: area: 18908 level: 11
[2021-07-19 08:18:02,391]mapper_test.py:73:[INFO]: run case "CM138_comb"
[2021-07-19 08:18:02,391]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:02,502]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %

[2021-07-19 08:18:02,502]mapper_test.py:135:[INFO]: area: 10 level: 2
[2021-07-19 08:18:02,502]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:02,520]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :18
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v

[2021-07-19 08:18:02,520]mapper_test.py:195:[INFO]: area: 10 level: 2
[2021-07-19 08:18:02,522]mapper_test.py:73:[INFO]: run case "C1908.iscas_comb"
[2021-07-19 08:18:02,522]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:02,870]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %

[2021-07-19 08:18:02,871]mapper_test.py:135:[INFO]: area: 111 level: 9
[2021-07-19 08:18:02,871]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:02,976]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :163
		klut.num_gates():128
		max delay       :12
		max area        :128
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :70
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v

[2021-07-19 08:18:02,976]mapper_test.py:195:[INFO]: area: 128 level: 12
[2021-07-19 08:18:02,979]mapper_test.py:73:[INFO]: run case "b05_comb"
[2021-07-19 08:18:02,979]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:03,431]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %

[2021-07-19 08:18:03,432]mapper_test.py:135:[INFO]: area: 264 level: 9
[2021-07-19 08:18:03,432]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:03,577]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :347
		klut.num_gates():310
		max delay       :14
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :204
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v

[2021-07-19 08:18:03,577]mapper_test.py:195:[INFO]: area: 310 level: 14
[2021-07-19 08:18:03,580]mapper_test.py:73:[INFO]: run case "b21_1_comb"
[2021-07-19 08:18:03,580]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:13,859]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %

[2021-07-19 08:18:13,872]mapper_test.py:135:[INFO]: area: 4906 level: 16
[2021-07-19 08:18:13,872]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:16,368]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :6626
		klut.num_gates():6163
		max delay       :22
		max area        :6095
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1319
		LUT fanins:3	 numbers :1165
		LUT fanins:4	 numbers :3678
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v

[2021-07-19 08:18:16,368]mapper_test.py:195:[INFO]: area: 6163 level: 22
[2021-07-19 08:18:16,370]mapper_test.py:73:[INFO]: run case "CM82_comb"
[2021-07-19 08:18:16,370]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:16,468]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %

[2021-07-19 08:18:16,469]mapper_test.py:135:[INFO]: area: 4 level: 2
[2021-07-19 08:18:16,469]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:16,484]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v

[2021-07-19 08:18:16,484]mapper_test.py:195:[INFO]: area: 5 level: 2
[2021-07-19 08:18:16,486]mapper_test.py:73:[INFO]: run case "f51m_comb"
[2021-07-19 08:18:16,486]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:16,640]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %

[2021-07-19 08:18:16,641]mapper_test.py:135:[INFO]: area: 37 level: 4
[2021-07-19 08:18:16,641]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:16,675]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :64
		klut.num_gates():54
		max delay       :7
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :39
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v

[2021-07-19 08:18:16,675]mapper_test.py:195:[INFO]: area: 54 level: 7
[2021-07-19 08:18:16,677]mapper_test.py:73:[INFO]: run case "b07_comb"
[2021-07-19 08:18:16,677]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:17,003]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %

[2021-07-19 08:18:17,004]mapper_test.py:135:[INFO]: area: 161 level: 5
[2021-07-19 08:18:17,004]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:17,089]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :220
		klut.num_gates():176
		max delay       :6
		max area        :176
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :124
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v

[2021-07-19 08:18:17,089]mapper_test.py:195:[INFO]: area: 176 level: 6
[2021-07-19 08:18:17,093]mapper_test.py:73:[INFO]: run case "mux_comb"
[2021-07-19 08:18:17,093]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:17,202]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %

[2021-07-19 08:18:17,203]mapper_test.py:135:[INFO]: area: 13 level: 4
[2021-07-19 08:18:17,203]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:17,223]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v

[2021-07-19 08:18:17,223]mapper_test.py:195:[INFO]: area: 14 level: 4
[2021-07-19 08:18:17,224]mapper_test.py:73:[INFO]: run case "b08_comb"
[2021-07-19 08:18:17,224]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:17,375]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %

[2021-07-19 08:18:17,375]mapper_test.py:135:[INFO]: area: 52 level: 5
[2021-07-19 08:18:17,376]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:17,408]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :83
		klut.num_gates():51
		max delay       :6
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v

[2021-07-19 08:18:17,409]mapper_test.py:195:[INFO]: area: 51 level: 6
[2021-07-19 08:18:17,410]mapper_test.py:73:[INFO]: run case "s382_comb"
[2021-07-19 08:18:17,410]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:17,542]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %

[2021-07-19 08:18:17,542]mapper_test.py:135:[INFO]: area: 48 level: 4
[2021-07-19 08:18:17,542]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:17,571]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :74
		klut.num_gates():52
		max delay       :5
		max area        :50
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v

[2021-07-19 08:18:17,571]mapper_test.py:195:[INFO]: area: 52 level: 5
[2021-07-19 08:18:17,572]mapper_test.py:73:[INFO]: run case "traffic_cl_comb"
[2021-07-19 08:18:17,572]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:17,669]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %

[2021-07-19 08:18:17,669]mapper_test.py:135:[INFO]: area: 3 level: 2
[2021-07-19 08:18:17,669]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:17,681]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v

[2021-07-19 08:18:17,682]mapper_test.py:195:[INFO]: area: 3 level: 2
[2021-07-19 08:18:17,683]mapper_test.py:73:[INFO]: run case "decod_comb"
[2021-07-19 08:18:17,683]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:17,785]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %

[2021-07-19 08:18:17,786]mapper_test.py:135:[INFO]: area: 18 level: 2
[2021-07-19 08:18:17,786]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:17,800]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v

[2021-07-19 08:18:17,800]mapper_test.py:195:[INFO]: area: 18 level: 2
[2021-07-19 08:18:17,802]mapper_test.py:73:[INFO]: run case "ss_pcm_comb"
[2021-07-19 08:18:17,802]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:18,018]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %

[2021-07-19 08:18:18,018]mapper_test.py:135:[INFO]: area: 111 level: 3
[2021-07-19 08:18:18,018]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:18,067]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :233
		klut.num_gates():128
		max delay       :3
		max area        :128
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :98
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v

[2021-07-19 08:18:18,067]mapper_test.py:195:[INFO]: area: 128 level: 3
[2021-07-19 08:18:18,071]mapper_test.py:73:[INFO]: run case "s1196_comb"
[2021-07-19 08:18:18,071]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:18:18,399]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %

[2021-07-19 08:18:18,400]mapper_test.py:135:[INFO]: area: 205 level: 7
[2021-07-19 08:18:18,400]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:18:18,477]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :250
		klut.num_gates():217
		max delay       :9
		max area        :216
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :150
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v

[2021-07-19 08:18:18,477]mapper_test.py:195:[INFO]: area: 217 level: 9
[2021-07-19 08:18:18,481]mapper_test.py:73:[INFO]: run case "des_perf_comb"
[2021-07-19 08:18:18,481]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:19:26,502]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %

[2021-07-19 08:19:26,577]mapper_test.py:135:[INFO]: area: 26333 level: 6
[2021-07-19 08:19:26,577]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:19:43,922]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :32755
		klut.num_gates():26928
		max delay       :9
		max area        :26928
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3761
		LUT fanins:3	 numbers :2053
		LUT fanins:4	 numbers :21114
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v

[2021-07-19 08:19:43,922]mapper_test.py:195:[INFO]: area: 26928 level: 9
[2021-07-19 08:19:43,924]mapper_test.py:73:[INFO]: run case "cu_comb"
[2021-07-19 08:19:43,924]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:19:44,047]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %

[2021-07-19 08:19:44,047]mapper_test.py:135:[INFO]: area: 21 level: 3
[2021-07-19 08:19:44,047]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:19:44,067]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():22
		max delay       :4
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v

[2021-07-19 08:19:44,067]mapper_test.py:195:[INFO]: area: 22 level: 4
[2021-07-19 08:19:44,070]mapper_test.py:73:[INFO]: run case "div"
[2021-07-19 08:19:44,071]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:20:29,869]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %

[2021-07-19 08:20:29,908]mapper_test.py:135:[INFO]: area: 12627 level: 1427
[2021-07-19 08:20:29,908]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:20:40,111]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :23007
		klut.num_gates():22877
		max delay       :1534
		max area        :22852
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4825
		LUT fanins:3	 numbers :4223
		LUT fanins:4	 numbers :13829
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v

[2021-07-19 08:20:40,112]mapper_test.py:195:[INFO]: area: 22877 level: 1534
[2021-07-19 08:20:40,113]mapper_test.py:73:[INFO]: run case "aes_core_comb"
[2021-07-19 08:20:40,113]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:20:53,226]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %

[2021-07-19 08:20:53,250]mapper_test.py:135:[INFO]: area: 8433 level: 8
[2021-07-19 08:20:53,251]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:20:56,182]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :9241
		klut.num_gates():8708
		max delay       :12
		max area        :8708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :939
		LUT fanins:3	 numbers :835
		LUT fanins:4	 numbers :6934
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v

[2021-07-19 08:20:56,183]mapper_test.py:195:[INFO]: area: 8708 level: 12
[2021-07-19 08:20:56,186]mapper_test.py:73:[INFO]: run case "s832_comb"
[2021-07-19 08:20:56,186]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:20:56,417]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %

[2021-07-19 08:20:56,418]mapper_test.py:135:[INFO]: area: 116 level: 5
[2021-07-19 08:20:56,418]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:20:56,465]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :145
		klut.num_gates():120
		max delay       :6
		max area        :120
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :88
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v

[2021-07-19 08:20:56,465]mapper_test.py:195:[INFO]: area: 120 level: 6
[2021-07-19 08:20:56,470]mapper_test.py:73:[INFO]: run case "cavlc"
[2021-07-19 08:20:56,471]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:20:56,874]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %

[2021-07-19 08:20:56,875]mapper_test.py:135:[INFO]: area: 289 level: 6
[2021-07-19 08:20:56,875]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:20:56,973]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :310
		klut.num_gates():298
		max delay       :8
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v

[2021-07-19 08:20:56,974]mapper_test.py:195:[INFO]: area: 298 level: 8
[2021-07-19 08:20:56,975]mapper_test.py:73:[INFO]: run case "s9234_1_comb"
[2021-07-19 08:20:56,975]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:20:57,425]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %

[2021-07-19 08:20:57,426]mapper_test.py:135:[INFO]: area: 265 level: 8
[2021-07-19 08:20:57,426]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:20:57,549]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :451
		klut.num_gates():303
		max delay       :10
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :70
		LUT fanins:4	 numbers :183
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v

[2021-07-19 08:20:57,549]mapper_test.py:195:[INFO]: area: 303 level: 10
[2021-07-19 08:20:57,552]mapper_test.py:73:[INFO]: run case "sqrt"
[2021-07-19 08:20:57,553]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:21:24,941]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1011     16.27 %
Or           =        0      0.00 %
Other        =     5201     83.73 %
TOTAL        =     6212    100.00 %
Level =    1.  COs =    2.     3.1 %
Level =    3.  COs =    1.     4.7 %
Level =    6.  COs =    1.     6.2 %
Level =    9.  COs =    1.     7.8 %
Level =   14.  COs =    1.     9.4 %
Level =   20.  COs =    1.    10.9 %
Level =   27.  COs =    1.    12.5 %
Level =   35.  COs =    1.    14.1 %
Level =   44.  COs =    1.    15.6 %
Level =   54.  COs =    1.    17.2 %
Level =   65.  COs =    1.    18.8 %
Level =   77.  COs =    1.    20.3 %
Level =   90.  COs =    1.    21.9 %
Level =  104.  COs =    1.    23.4 %
Level =  119.  COs =    1.    25.0 %
Level =  135.  COs =    1.    26.6 %
Level =  152.  COs =    1.    28.1 %
Level =  170.  COs =    1.    29.7 %
Level =  189.  COs =    1.    31.2 %
Level =  209.  COs =    1.    32.8 %
Level =  230.  COs =    1.    34.4 %
Level =  252.  COs =    1.    35.9 %
Level =  275.  COs =    1.    37.5 %
Level =  299.  COs =    1.    39.1 %
Level =  324.  COs =    1.    40.6 %
Level =  350.  COs =    1.    42.2 %
Level =  377.  COs =    1.    43.8 %
Level =  405.  COs =    1.    45.3 %
Level =  434.  COs =    1.    46.9 %
Level =  464.  COs =    1.    48.4 %
Level =  495.  COs =    1.    50.0 %
Level =  527.  COs =    1.    51.6 %
Level =  560.  COs =    1.    53.1 %
Level =  594.  COs =    1.    54.7 %
Level =  629.  COs =    1.    56.2 %
Level =  665.  COs =    1.    57.8 %
Level =  702.  COs =    1.    59.4 %
Level =  740.  COs =    1.    60.9 %
Level =  779.  COs =    1.    62.5 %
Level =  819.  COs =    1.    64.1 %
Level =  860.  COs =    1.    65.6 %
Level =  902.  COs =    1.    67.2 %
Level =  945.  COs =    1.    68.8 %
Level =  989.  COs =    1.    70.3 %
Level = 1034.  COs =    1.    71.9 %
Level = 1080.  COs =    1.    73.4 %
Level = 1127.  COs =    1.    75.0 %
Level = 1175.  COs =    1.    76.6 %
Level = 1224.  COs =    1.    78.1 %
Level = 1274.  COs =    1.    79.7 %
Level = 1325.  COs =    1.    81.2 %
Level = 1377.  COs =    1.    82.8 %
Level = 1430.  COs =    1.    84.4 %
Level = 1484.  COs =    1.    85.9 %
Level = 1539.  COs =    1.    87.5 %
Level = 1595.  COs =    1.    89.1 %
Level = 1652.  COs =    1.    90.6 %
Level = 1710.  COs =    1.    92.2 %
Level = 1769.  COs =    1.    93.8 %
Level = 1829.  COs =    1.    95.3 %
Level = 1890.  COs =    1.    96.9 %
Level = 1952.  COs =    1.    98.4 %
Level = 1975.  COs =    1.   100.0 %

[2021-07-19 08:21:24,961]mapper_test.py:135:[INFO]: area: 6212 level: 1975
[2021-07-19 08:21:24,961]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:21:29,926]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.opt.aig
	Report mapping result:
		klut_size()     :6947
		klut.num_gates():6817
		max delay       :2053
		max area        :6754
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :318
		LUT fanins:3	 numbers :506
		LUT fanins:4	 numbers :5993
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.ifpga.v

[2021-07-19 08:21:29,926]mapper_test.py:195:[INFO]: area: 6817 level: 2053
[2021-07-19 08:21:29,927]mapper_test.py:73:[INFO]: run case "cc_comb"
[2021-07-19 08:21:29,928]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:21:30,039]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %

[2021-07-19 08:21:30,039]mapper_test.py:135:[INFO]: area: 19 level: 2
[2021-07-19 08:21:30,039]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:21:30,058]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :47
		klut.num_gates():24
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v

[2021-07-19 08:21:30,058]mapper_test.py:195:[INFO]: area: 24 level: 3
[2021-07-19 08:21:30,060]mapper_test.py:73:[INFO]: run case "wb_dma_comb"
[2021-07-19 08:21:30,060]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:21:31,470]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %

[2021-07-19 08:21:31,473]mapper_test.py:135:[INFO]: area: 1082 level: 6
[2021-07-19 08:21:31,474]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:21:31,892]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2040
		klut.num_gates():1305
		max delay       :9
		max area        :1297
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :300
		LUT fanins:4	 numbers :928
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v

[2021-07-19 08:21:31,892]mapper_test.py:195:[INFO]: area: 1305 level: 9
[2021-07-19 08:21:31,895]mapper_test.py:73:[INFO]: run case "cht_comb"
[2021-07-19 08:21:31,895]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:21:32,034]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %

[2021-07-19 08:21:32,034]mapper_test.py:135:[INFO]: area: 38 level: 2
[2021-07-19 08:21:32,035]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:21:32,058]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v

[2021-07-19 08:21:32,058]mapper_test.py:195:[INFO]: area: 38 level: 2
[2021-07-19 08:21:32,059]mapper_test.py:73:[INFO]: run case "s526_comb"
[2021-07-19 08:21:32,060]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:21:32,210]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %

[2021-07-19 08:21:32,210]mapper_test.py:135:[INFO]: area: 52 level: 4
[2021-07-19 08:21:32,210]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:21:32,243]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :84
		klut.num_gates():58
		max delay       :5
		max area        :58
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v

[2021-07-19 08:21:32,243]mapper_test.py:195:[INFO]: area: 58 level: 5
[2021-07-19 08:21:32,246]mapper_test.py:73:[INFO]: run case "b18_1_comb"
[2021-07-19 08:21:32,246]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:22:28,693]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %

[2021-07-19 08:22:28,766]mapper_test.py:135:[INFO]: area: 24156 level: 18
[2021-07-19 08:22:28,766]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:22:40,730]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :31941
		klut.num_gates():29133
		max delay       :25
		max area        :29102
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2851
		LUT fanins:3	 numbers :5299
		LUT fanins:4	 numbers :20982
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v

[2021-07-19 08:22:40,730]mapper_test.py:195:[INFO]: area: 29133 level: 25
[2021-07-19 08:22:40,736]mapper_test.py:73:[INFO]: run case "log2"
[2021-07-19 08:22:40,737]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:23:21,338]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %

[2021-07-19 08:23:21,364]mapper_test.py:135:[INFO]: area: 10209 level: 113
[2021-07-19 08:23:21,364]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:23:29,487]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :13435
		klut.num_gates():13401
		max delay       :172
		max area        :13401
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2484
		LUT fanins:3	 numbers :4050
		LUT fanins:4	 numbers :6867
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v

[2021-07-19 08:23:29,487]mapper_test.py:195:[INFO]: area: 13401 level: 172
[2021-07-19 08:23:29,488]mapper_test.py:73:[INFO]: run case "C6288.iscas_comb"
[2021-07-19 08:23:29,489]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:23:32,362]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %

[2021-07-19 08:23:32,364]mapper_test.py:135:[INFO]: area: 525 level: 26
[2021-07-19 08:23:32,364]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:23:32,946]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :745
		klut.num_gates():711
		max delay       :28
		max area        :711
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :446
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v

[2021-07-19 08:23:32,946]mapper_test.py:195:[INFO]: area: 711 level: 28
[2021-07-19 08:23:32,948]mapper_test.py:73:[INFO]: run case "x2_comb"
[2021-07-19 08:23:32,948]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:23:33,062]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %

[2021-07-19 08:23:33,063]mapper_test.py:135:[INFO]: area: 16 level: 3
[2021-07-19 08:23:33,063]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:23:33,080]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :31
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v

[2021-07-19 08:23:33,080]mapper_test.py:195:[INFO]: area: 19 level: 3
[2021-07-19 08:23:33,082]mapper_test.py:73:[INFO]: run case "b06_comb"
[2021-07-19 08:23:33,082]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:23:33,199]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %

[2021-07-19 08:23:33,199]mapper_test.py:135:[INFO]: area: 10 level: 2
[2021-07-19 08:23:33,199]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:23:33,220]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v

[2021-07-19 08:23:33,220]mapper_test.py:195:[INFO]: area: 10 level: 2
[2021-07-19 08:23:33,222]mapper_test.py:73:[INFO]: run case "b22_1_comb"
[2021-07-19 08:23:33,222]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:23:48,905]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %

[2021-07-19 08:23:48,926]mapper_test.py:135:[INFO]: area: 7167 level: 16
[2021-07-19 08:23:48,927]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:23:52,533]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :9235
		klut.num_gates():8590
		max delay       :22
		max area        :8520
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1750
		LUT fanins:3	 numbers :1632
		LUT fanins:4	 numbers :5207
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v

[2021-07-19 08:23:52,533]mapper_test.py:195:[INFO]: area: 8590 level: 22
[2021-07-19 08:23:52,537]mapper_test.py:73:[INFO]: run case "b17_1_comb"
[2021-07-19 08:23:52,537]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:14,335]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %

[2021-07-19 08:24:14,370]mapper_test.py:135:[INFO]: area: 11258 level: 12
[2021-07-19 08:24:14,370]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:19,067]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :14514
		klut.num_gates():13164
		max delay       :18
		max area        :13163
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1152
		LUT fanins:3	 numbers :2264
		LUT fanins:4	 numbers :9748
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v

[2021-07-19 08:24:19,068]mapper_test.py:195:[INFO]: area: 13164 level: 18
[2021-07-19 08:24:19,069]mapper_test.py:73:[INFO]: run case "b09_comb"
[2021-07-19 08:24:19,069]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:19,242]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %

[2021-07-19 08:24:19,242]mapper_test.py:135:[INFO]: area: 72 level: 4
[2021-07-19 08:24:19,242]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:19,280]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :109
		klut.num_gates():78
		max delay       :4
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v

[2021-07-19 08:24:19,280]mapper_test.py:195:[INFO]: area: 78 level: 4
[2021-07-19 08:24:19,283]mapper_test.py:73:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-07-19 08:24:19,283]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:19,413]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %

[2021-07-19 08:24:19,413]mapper_test.py:135:[INFO]: area: 33 level: 2
[2021-07-19 08:24:19,413]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:19,435]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :58
		klut.num_gates():34
		max delay       :3
		max area        :34
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :31
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v

[2021-07-19 08:24:19,436]mapper_test.py:195:[INFO]: area: 34 level: 3
[2021-07-19 08:24:19,437]mapper_test.py:73:[INFO]: run case "router"
[2021-07-19 08:24:19,438]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:19,643]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %

[2021-07-19 08:24:19,643]mapper_test.py:135:[INFO]: area: 66 level: 9
[2021-07-19 08:24:19,643]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:19,678]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :142
		klut.num_gates():80
		max delay       :11
		max area        :79
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v

[2021-07-19 08:24:19,678]mapper_test.py:195:[INFO]: area: 80 level: 11
[2021-07-19 08:24:19,680]mapper_test.py:73:[INFO]: run case "s641_comb"
[2021-07-19 08:24:19,680]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:19,816]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %

[2021-07-19 08:24:19,816]mapper_test.py:135:[INFO]: area: 61 level: 5
[2021-07-19 08:24:19,817]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:19,849]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :111
		klut.num_gates():66
		max delay       :7
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :37
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v

[2021-07-19 08:24:19,849]mapper_test.py:195:[INFO]: area: 66 level: 7
[2021-07-19 08:24:19,851]mapper_test.py:73:[INFO]: run case "pair_comb"
[2021-07-19 08:24:19,851]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:20,608]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %

[2021-07-19 08:24:20,609]mapper_test.py:135:[INFO]: area: 479 level: 7
[2021-07-19 08:24:20,609]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:20,793]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :754
		klut.num_gates():580
		max delay       :10
		max area        :578
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :89
		LUT fanins:3	 numbers :112
		LUT fanins:4	 numbers :379
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v

[2021-07-19 08:24:20,793]mapper_test.py:195:[INFO]: area: 580 level: 10
[2021-07-19 08:24:20,796]mapper_test.py:73:[INFO]: run case "b20_1_comb"
[2021-07-19 08:24:20,796]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:32,182]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %

[2021-07-19 08:24:32,197]mapper_test.py:135:[INFO]: area: 5146 level: 15
[2021-07-19 08:24:32,197]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:35,128]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :6755
		klut.num_gates():6292
		max delay       :22
		max area        :6222
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1233
		LUT fanins:3	 numbers :1236
		LUT fanins:4	 numbers :3822
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v

[2021-07-19 08:24:35,128]mapper_test.py:195:[INFO]: area: 6292 level: 22
[2021-07-19 08:24:35,131]mapper_test.py:73:[INFO]: run case "pcler8_cl_comb"
[2021-07-19 08:24:35,131]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:35,272]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %

[2021-07-19 08:24:35,272]mapper_test.py:135:[INFO]: area: 34 level: 4
[2021-07-19 08:24:35,272]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:35,302]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :67
		klut.num_gates():38
		max delay       :5
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v

[2021-07-19 08:24:35,303]mapper_test.py:195:[INFO]: area: 38 level: 5
[2021-07-19 08:24:35,304]mapper_test.py:73:[INFO]: run case "b15_1_comb"
[2021-07-19 08:24:35,304]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:42,659]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %

[2021-07-19 08:24:42,672]mapper_test.py:135:[INFO]: area: 3741 level: 12
[2021-07-19 08:24:42,672]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:44,337]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :4924
		klut.num_gates():4471
		max delay       :16
		max area        :4472
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :397
		LUT fanins:3	 numbers :769
		LUT fanins:4	 numbers :3305
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v

[2021-07-19 08:24:44,337]mapper_test.py:195:[INFO]: area: 4471 level: 16
[2021-07-19 08:24:44,340]mapper_test.py:73:[INFO]: run case "s38417_comb"
[2021-07-19 08:24:44,341]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:47,640]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %

[2021-07-19 08:24:47,646]mapper_test.py:135:[INFO]: area: 2301 level: 9
[2021-07-19 08:24:47,647]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:48,580]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :3681
		klut.num_gates():2500
		max delay       :12
		max area        :2389
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :252
		LUT fanins:3	 numbers :772
		LUT fanins:4	 numbers :1407
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v

[2021-07-19 08:24:48,580]mapper_test.py:195:[INFO]: area: 2500 level: 12
[2021-07-19 08:24:48,584]mapper_test.py:73:[INFO]: run case "usb_phy_comb"
[2021-07-19 08:24:48,584]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:48,830]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %

[2021-07-19 08:24:48,831]mapper_test.py:135:[INFO]: area: 147 level: 3
[2021-07-19 08:24:48,831]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:48,888]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :253
		klut.num_gates():153
		max delay       :4
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v

[2021-07-19 08:24:48,888]mapper_test.py:195:[INFO]: area: 153 level: 4
[2021-07-19 08:24:48,892]mapper_test.py:73:[INFO]: run case "s38584_comb"
[2021-07-19 08:24:48,892]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:51,116]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %

[2021-07-19 08:24:51,121]mapper_test.py:135:[INFO]: area: 1659 level: 6
[2021-07-19 08:24:51,121]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:51,686]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :2730
		klut.num_gates():1955
		max delay       :7
		max area        :1947
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :276
		LUT fanins:3	 numbers :408
		LUT fanins:4	 numbers :1265
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v

[2021-07-19 08:24:51,686]mapper_test.py:195:[INFO]: area: 1955 level: 7
[2021-07-19 08:24:51,687]mapper_test.py:73:[INFO]: run case "tcon_comb"
[2021-07-19 08:24:51,687]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:51,787]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %

[2021-07-19 08:24:51,787]mapper_test.py:135:[INFO]: area: 8 level: 1
[2021-07-19 08:24:51,788]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:51,799]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v

[2021-07-19 08:24:51,800]mapper_test.py:195:[INFO]: area: 8 level: 1
[2021-07-19 08:24:51,801]mapper_test.py:73:[INFO]: run case "x4_comb"
[2021-07-19 08:24:51,801]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:52,045]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %

[2021-07-19 08:24:52,045]mapper_test.py:135:[INFO]: area: 121 level: 4
[2021-07-19 08:24:52,045]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:52,104]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :249
		klut.num_gates():153
		max delay       :4
		max area        :147
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :111
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v

[2021-07-19 08:24:52,104]mapper_test.py:195:[INFO]: area: 153 level: 4
[2021-07-19 08:24:52,105]mapper_test.py:73:[INFO]: run case "spi_comb"
[2021-07-19 08:24:52,105]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:54,097]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %

[2021-07-19 08:24:54,101]mapper_test.py:135:[INFO]: area: 1270 level: 10
[2021-07-19 08:24:54,101]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:54,639]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :1645
		klut.num_gates():1403
		max delay       :13
		max area        :1403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :241
		LUT fanins:4	 numbers :1063
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v

[2021-07-19 08:24:54,640]mapper_test.py:195:[INFO]: area: 1403 level: 13
[2021-07-19 08:24:54,642]mapper_test.py:73:[INFO]: run case "pcle_cl_comb"
[2021-07-19 08:24:54,642]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:54,761]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %

[2021-07-19 08:24:54,762]mapper_test.py:135:[INFO]: area: 21 level: 3
[2021-07-19 08:24:54,762]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:54,780]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :47
		klut.num_gates():26
		max delay       :4
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v

[2021-07-19 08:24:54,780]mapper_test.py:195:[INFO]: area: 26 level: 4
[2021-07-19 08:24:54,781]mapper_test.py:73:[INFO]: run case "steppermotordrive_comb"
[2021-07-19 08:24:54,781]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:24:54,953]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %

[2021-07-19 08:24:54,953]mapper_test.py:135:[INFO]: area: 59 level: 4
[2021-07-19 08:24:54,953]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:24:54,989]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :89
		klut.num_gates():59
		max delay       :5
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v

[2021-07-19 08:24:54,989]mapper_test.py:195:[INFO]: area: 59 level: 5
[2021-07-19 08:24:54,993]mapper_test.py:73:[INFO]: run case "b18_comb"
[2021-07-19 08:24:54,993]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:25:56,116]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %

[2021-07-19 08:25:56,193]mapper_test.py:135:[INFO]: area: 24202 level: 18
[2021-07-19 08:25:56,194]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:26:08,922]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :32158
		klut.num_gates():29367
		max delay       :26
		max area        :29336
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2815
		LUT fanins:3	 numbers :5123
		LUT fanins:4	 numbers :21428
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v

[2021-07-19 08:26:08,922]mapper_test.py:195:[INFO]: area: 29367 level: 26
[2021-07-19 08:26:08,925]mapper_test.py:73:[INFO]: run case "s344_comb"
[2021-07-19 08:26:08,926]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:26:09,072]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %

[2021-07-19 08:26:09,072]mapper_test.py:135:[INFO]: area: 46 level: 4
[2021-07-19 08:26:09,072]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:26:09,104]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :75
		klut.num_gates():53
		max delay       :5
		max area        :44
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v

[2021-07-19 08:26:09,104]mapper_test.py:195:[INFO]: area: 53 level: 5
[2021-07-19 08:26:09,105]mapper_test.py:73:[INFO]: run case "CM151_comb"
[2021-07-19 08:26:09,106]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:26:09,212]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %

[2021-07-19 08:26:09,213]mapper_test.py:135:[INFO]: area: 7 level: 3
[2021-07-19 08:26:09,213]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:26:09,226]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v

[2021-07-19 08:26:09,226]mapper_test.py:195:[INFO]: area: 8 level: 3
[2021-07-19 08:26:09,228]mapper_test.py:73:[INFO]: run case "s27_comb"
[2021-07-19 08:26:09,228]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:26:09,323]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %

[2021-07-19 08:26:09,323]mapper_test.py:135:[INFO]: area: 5 level: 2
[2021-07-19 08:26:09,323]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:26:09,335]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :14
		klut.num_gates():5
		max delay       :3
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v

[2021-07-19 08:26:09,335]mapper_test.py:195:[INFO]: area: 5 level: 3
[2021-07-19 08:26:09,338]mapper_test.py:73:[INFO]: run case "mem_ctrl"
[2021-07-19 08:26:09,339]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:26:41,460]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %

[2021-07-19 08:26:41,499]mapper_test.py:135:[INFO]: area: 16385 level: 37
[2021-07-19 08:26:41,499]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:26:48,499]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :22388
		klut.num_gates():21182
		max delay       :49
		max area        :21147
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1845
		LUT fanins:3	 numbers :3466
		LUT fanins:4	 numbers :15832
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v

[2021-07-19 08:26:48,499]mapper_test.py:195:[INFO]: area: 21182 level: 49
[2021-07-19 08:26:48,501]mapper_test.py:73:[INFO]: run case "voter"
[2021-07-19 08:26:48,502]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:27:02,873]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %

[2021-07-19 08:27:02,882]mapper_test.py:135:[INFO]: area: 2742 level: 18
[2021-07-19 08:27:02,882]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:27:05,609]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :4019
		klut.num_gates():3016
		max delay       :27
		max area        :3016
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :695
		LUT fanins:3	 numbers :1175
		LUT fanins:4	 numbers :1146
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v

[2021-07-19 08:27:05,609]mapper_test.py:195:[INFO]: area: 3016 level: 27
[2021-07-19 08:27:05,610]mapper_test.py:73:[INFO]: run case "cordic_comb"
[2021-07-19 08:27:05,610]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:27:05,756]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %

[2021-07-19 08:27:05,756]mapper_test.py:135:[INFO]: area: 16 level: 4
[2021-07-19 08:27:05,757]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:27:05,782]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :40
		klut.num_gates():15
		max delay       :5
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v

[2021-07-19 08:27:05,783]mapper_test.py:195:[INFO]: area: 15 level: 5
[2021-07-19 08:27:05,784]mapper_test.py:73:[INFO]: run case "s1238_comb"
[2021-07-19 08:27:05,784]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:27:06,173]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %

[2021-07-19 08:27:06,174]mapper_test.py:135:[INFO]: area: 228 level: 7
[2021-07-19 08:27:06,174]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:27:06,260]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :268
		klut.num_gates():235
		max delay       :9
		max area        :234
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :175
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v

[2021-07-19 08:27:06,260]mapper_test.py:195:[INFO]: area: 235 level: 9
[2021-07-19 08:27:06,261]mapper_test.py:251:[INFO]: case results:
case_name                  abc_lut1 abc_lut2 abc_lut3 abc_lut4 abc_area abc_level ifpga_lut1 ifpga_lut2 ifpga_lut3 ifpga_lut4 ifpga_area ifpga_level score 
PARITYFDS_comb             0        0        0        5        5        2         0          0          0          5          5          2           100.00
vga_lcd_comb               1        634      8919     20440    29994    7         1          913        8044       21622      30580      9           85.90 
s349_comb                  9        3        17       13       42       4         8          2          14         25         49         5           82.29 
s1423_comb                 1        41       59       78       179      10        1          34         47         134        216        12          83.15 
b14_1_comb                 1        456      412      1214     2083     15        1          361        524        1602       2488       21          76.35 
s838_1_comb                3        31       33       51       118      5         3          15         28         71         117        6           90.34 
s713_comb                  0        22       19       21       62       5         0          13         14         38         65         7           81.01 
dalu_comb                  0        64       58       264      386      10        0          60         67         332        459        13          79.79 
apex7_comb                 0        18       17       39       74       5         0          7          17         51         75         6           89.47 
usb_funct_comb             5        432      1371     2653     4461     9         5          556        714        4223       5498       11          81.55 
ttt2_comb                  0        15       13       30       58       4         0          8          13         39         60         5           86.67 
x3.blif_comb               0        22       51       136      209      5         0          21         38         175        234        5           95.73 
b10_comb                   0        5        28       49       82       4         0          8          12         64         84         5           87.05 
pci_bridge32_comb          10       385      746      2605     3746     9         3          382        583        2939       3907       12          83.35 
b14_comb                   1        408      449      1279     2137     15        1          406        562        1645       2614       21          75.56 
term1_comb                 1        4        15       34       54       5         1          8          8          41         58         7           80.10 
multiplier                 0        559      2856     4016     7431     87        0          1037       5614       3951       10602      106         77.28 
s1488_comb                 0        31       64       164      259      5         0          46         13         206        265        7           81.95 
b22_comb                   1        1655     1490     4445     7591     16        1          1901       1706       5606       9214       23          74.69 
s208_1_comb                1        5        5        13       24       3         1          3          3          16         23         4           86.74 
b17_comb                   1        1461     2693     7073     11228    12        0          1210       2188       9605       13003      18          74.54 
sct_comb                   0        2        9        10       21       3         0          3          6          13         22         3           98.18 
s15850_comb                0        54       35       67       156      5         0          50         27         93         170        6           86.71 
square                     0        399      2808     2356     5563     83        0          837        2126       3115       6078       87          93.85 
des_area_comb              0        111      963      939      2013     10        0          298        98         1692       2088       13          84.72 
b12_comb                   1        82       140      278      501      6         1          51         89         396        537        8           82.32 
C880.iscas_comb            0        19       40       55       114      9         0          21         33         88         142        10          86.11 
s1494_comb                 0        42       59       162      263      5         0          44         13         207        264        7           82.71 
C2670.iscas_comb           12       34       37       104      187      7         8          42         21         135        206        10          78.31 
count_comb                 0        5        6        26       37       6         0          1          14         27         42         6           95.24 
C499.iscas_comb            0        10       36       32       78       6         0          40         14         51         105        7           81.14 
adder                      0        85       126      128      339      85        0          127        43         170        340        86          99.18 
CM150_comb                 0        0        1        12       13       4         0          1          0          13         14         4           97.14 
s298_comb                  0        8        16       10       34       4         0          5          6          23         34         4           100.00
sasc_comb                  0        30       15       73       118      3         0          27         11         82         120        4           84.33 
comp_comb                  0        6        4        25       35       4         0          5          2          27         34         6           81.18 
b13_comb                   0        10       23       38       71       3         0          11         17         48         76         4           82.37 
ethernet_comb              1        654      2035     7625     10315    10        1          612        1688       8638       10939      13          83.87 
s400_comb                  2        6        16       20       44       4         2          9          11         34         56         5           79.43 
s444_comb                  2        13       14       19       48       4         2          10         10         29         51         5           85.65 
ADDERFDS_comb              0        10       17       15       42       11        0          15         8          20         43         12          94.07 
b01_comb                   0        4        5        8        17       3         0          3          5          9          17         4           85.00 
sin                        0        369      693      912      1974     55        0          597        583        1186       2366       78          75.68 
C5315.iscas_comb           11       57       97       269      434      9         11         65         70         356        502        11          83.67 
pm1_comb                   3        2        6        7        18       3         3          3          3          11         20         3           96.00 
bar                        0        132      447      770      1349     6         0          233        171        870        1274       7           93.78 
mem_ctrl_comb              2        313      713      1234     2262     11        2          237        412        2129       2780       15          76.55 
lal_comb                   0        6        10       12       28       3         0          8          7          16         31         4           81.13 
s526n_comb                 0        12       19       22       53       4         0          9          12         37         58         5           84.55 
max                        0        116      258      644      1018     51        0          88         489        489        1066       89          72.58 
i1_comb                    0        9        6        5        20       3         0          4          5          8          17         4           92.06 
C3540.iscas_comb           0        46       62       237      345      12        0          79         50         295        424        17          74.90 
pci_spoci_ctrl_comb        0        38       96       182      316      7         0          29         73         272        374        9           80.46 
ctrl                       0        7        15       29       51       3         0          10         6          38         54         4           82.78 
c8_comb                    0        4        13       22       39       3         0          3          12         25         40         3           99.00 
unreg_comb                 0        16       0        32       48       2         0          1          16         16         33         3           98.18 
simple_spi_comb            0        27       51       115      193      4         0          19         39         153        211        6           76.59 
b1_comb                    1        1        1        0        3        1         1          1          1          0          3          1           100.00
mux_cl_comb                0        1        0        5        6        3         0          0          1          5          6          3           100.00
s5378_comb                 48       71       116      187      422      6         48         64         122        277        511        8           78.03 
b11_comb                   0        31       72       133      236      6         0          34         35         208        277        8           79.08 
CM42_comb                  0        0        0        10       10       1         0          0          0          10         10         1           100.00
i2c_comb                   0        77       69       212      358      5         0          37         41         341        419        8           71.68 
CM85_comb                  0        1        4        8        13       3         0          1          3          9          13         3           100.00
frg2_comb                  6        37       50       159      252      5         6          29         61         229        325        6           81.02 
hyp                        0        4700     30467    27343    62510    8245      0          14454      20181      47385      82020      8499        88.69 
DSP_comb                   16       1800     5209     6090     13115    18        11         1743       3556       10586      15896      27          73.00 
s510_comb                  0        13       34       52       99       4         0          8          11         78         97         5           88.82 
ac97_ctrl_comb             0        479      1078     1595     3152     4         0          392        328        2503       3223       6           79.12 
int2float                  0        16       18       54       88       6         0          17         12         64         93         7           89.28 
b15_comb                   0        487      674      2592     3753     12        0          429        727        3308       4464       17          75.98 
DMA_comb                   0        466      1217     2213     3896     9         0          419        543        3390       4352       13          77.35 
b21_comb                   1        1024     970      2620     4615     15        1          1206       1082       3347       5636       22          73.66 
systemcdes_comb            0        129      330      525      984      9         0          163        172        705        1040       13          79.38 
z4ml_comb                  2        4        0        0        6        3         0          1          4          2          7          3           94.29 
CM162_comb                 0        5        6        5        16       4         0          3          5          9          17         5           85.65 
cmb_comb                   0        0        4        11       15       3         0          0          8          8          16         3           97.50 
priority                   0        60       38       108      206      29        0          37         19         159        215        30          96.33 
b04_comb                   1        24       24       128      177      6         0          29         20         148        197        7           87.37 
CM163_comb                 0        1        6        6        13       3         0          2          4          9          15         3           94.67 
s35932_comb                0        1186     629      731      2546     3         0          1298       293        955        2546       4           85.00 
s13207_comb                9        65       70       112      256      4         9          52         75         144        280        5           84.57 
tv80_comb                  2        407      823      1526     2758     17        2          330        658        2410       3400       22          78.81 
dec                        0        256      0        32       288      2         0          256        0          32         288        2           100.00
s820_comb                  0        18       33       65       116      5         0          13         13         90         116        6           90.00 
arbiter                    0        128      128      3989     4245     30        0          640        128        2850       3618       21          132.65
b20_comb                   1        1046     981      2983     5011     15        1          1275       1210       3505       5991       22          74.37 
b02_comb                   0        0        1        3        4        1         0          0          1          3          4          1           100.00
i2c                        0        61       79       273      413      6         0          37         50         390        477        7           86.06 
C17.iscas_comb             0        0        0        2        2        1         0          0          0          2          2          1           100.00
C1355.iscas_comb           0        7        46       27       80       6         0          41         12         52         105        7           81.90 
systemcaes_comb            0        349      1319     1283     2951     11        0          240        989        2500       3729       15          75.65 
b9_comb                    1        10       9        23       43       3         0          8          6          29         43         4           85.00 
b03_comb                   1        12       13       84       110      4         1          12         13         96         122        5           84.07 
C432.iscas_comb            0        5        14       43       62       11        0          10         6          45         61         12          95.66 
C7552.iscas_comb           1        87       167      192      447      9         1          36         138        310        485        13          78.40 
s386_comb                  0        10       16       37       63       3         0          10         5          46         61         4           86.31 
s420_1_comb                6        8        14       24       52       4         6          5          12         30         53         5           87.25 
wb_conmax_comb             15       1131     2318     10693    14157    9         0          704        5419       12785      18908      11          79.04 
CM138_comb                 0        0        8        2        10       2         0          0          8          2          10         2           100.00
C1908.iscas_comb           0        33       27       51       111      9         0          35         23         70         128        12          79.69 
b05_comb                   0        54       51       159      264      9         0          52         54         204        310        14          72.64 
b21_1_comb                 1        1043     956      2906     4906     16        1          1319       1165       3678       6163       22          75.48 
CM82_comb                  0        0        4        0        4        2         0          1          2          2          5          2           92.00 
f51m_comb                  14       7        9        7        37       4         1          8          6          39         54         7           61.69 
b07_comb                   0        28       43       90       161      5         0          19         33         124        176        6           86.59 
mux_comb                   0        0        1        12       13       4         0          0          2          12         14         4           97.14 
b08_comb                   0        9        11       32       52       5         0          4          4          43         51         6           90.78 
s382_comb                  2        12       19       15       48       4         2          11         13         26         52         5           84.92 
traffic_cl_comb            0        1        1        1        3        2         0          1          0          2          3          2           100.00
decod_comb                 0        2        0        16       18       2         0          2          0          16         18         2           100.00
ss_pcm_comb                0        5        32       74       111      3         0          2          28         98         128        3           94.69 
s1196_comb                 1        37       57       110      205      7         1          31         35         150        217        9           84.45 
des_perf_comb              0        2946     5148     18239    26333    6         0          3761       2053       21114      26928      9           79.12 
cu_comb                    1        2        10       8        21       3         0          3          3          16         22         4           83.18 
div                        0        4045     1715     6867     12627    1427      0          4825       4223       13829      22877      1534        77.89 
aes_core_comb              0        1612     2034     4787     8433     8         0          939        835        6934       8708       12          78.74 
s832_comb                  0        20       35       61       116      5         0          11         21         88         120        6           88.67 
cavlc                      0        39       71       179      289      6         0          46         32         220        298        8           83.79 
s9234_1_comb               4        60       71       130      265      8         4          46         70         183        303        10          82.98 
sqrt                       0        1699     1247     3266     6212     1975      0          318        506        5993       6817       2053        94.17 
cc_comb                    2        4        2        11       19       2         1          4          1          18         24         3           71.67 
wb_dma_comb                2        157      612      311      1082     6         2          75         300        928        1305       9           73.16 
cht_comb                   0        1        0        37       38       2         0          1          0          37         38         2           100.00
s526_comb                  0        10       14       28       52       4         0          8          14         36         58         5           83.86 
b18_1_comb                 4        3099     6139     14914    24156    18        1          2851       5299       20982      29133      25          76.37 
log2                       0        1231     3561     5417     10209    113       0          2484       4050       6867       13401      172         69.89 
C6288.iscas_comb           0        49       23       453      525      26        0          241        24         446        711        28          85.25 
x2_comb                    0        2        6        8        16       3         0          3          5          11         19         3           93.68 
b06_comb                   0        1        0        9        10       2         0          0          2          8          10         2           100.00
b22_1_comb                 1        1592     1488     4086     7167     16        1          1750       1632       5207       8590       22          77.01 
b17_1_comb                 1        1349     2797     7111     11258    12        0          1152       2264       9748       13164      18          74.21 
b09_comb                   0        9        16       47       72       4         0          3          3          72         78         4           96.92 
pci_conf_cyc_addr_dec_comb 0        1        1        31       33       2         0          2          1          31         34         3           78.82 
router                     0        8        12       46       66       9         0          13         18         49         80         11          82.09 
s641_comb                  0        24       17       20       61       5         0          13         16         37         66         7           79.83 
pair_comb                  0        72       134      273      479      7         0          89         112        379        580        10          75.03 
b20_1_comb                 1        1034     949      3162     5146     15        1          1233       1236       3822       6292       22          73.62 
pcler8_cl_comb             0        11       13       10       34       4         0          10         5          23         38         5           83.79 
b15_1_comb                 0        471      723      2547     3741     12        0          397        769        3305       4471       16          78.47 
s38417_comb                74       349      900      978      2301     9         69         252        772        1407       2500       12          81.82 
usb_phy_comb               0        30       37       80       147      3         0          21         20         112        153        4           83.43 
s38584_comb                6        285      687      681      1659     6         6          276        408        1265       1955       7           85.37 
tcon_comb                  0        0        8        0        8        1         0          0          8          0          8          1           100.00
x4_comb                    6        21       44       50       121      4         6          19         17         111        153        4           91.63 
spi_comb                   0        223      210      837      1270     10        0          99         241        1063       1403       13          82.36 
pcle_cl_comb               0        2        12       7        21       3         0          3          8          15         26         4           77.31 
steppermotordrive_comb     0        15       19       25       59       4         0          9          8          42         59         5           88.00 
b18_comb                   4        3228     5625     15345    24202    18        1          2815       5123       21428      29367      26          74.50 
s344_comb                  9        1        21       15       46       4         8          2          15         28         53         5           82.72 
CM151_comb                 0        0        0        7        7        3         0          2          0          6          8          3           95.00 
s27_comb                   0        0        3        2        5        2         0          1          1          3          5          3           80.00 
mem_ctrl                   39       2224     4677     9445     16385    37        39         1845       3466       15832      21182      49          76.25 
voter                      0        580      1222     940      2742     18        0          695        1175       1146       3016       27          76.37 
cordic_comb                0        4        5        7        16       4         0          1          6          8          15         5           90.67 
s1238_comb                 1        50       59       118      228      7         1          37         22         175        235        9           85.48 
[2021-07-19 08:27:06,262]mapper_test.py:252:[INFO]: worse cases: vga_lcd_comb, s349_comb, s1423_comb, b14_1_comb, s713_comb, dalu_comb, apex7_comb, usb_funct_comb, ttt2_comb, b10_comb, pci_bridge32_comb, b14_comb, term1_comb, multiplier, s1488_comb, b22_comb, b17_comb, s15850_comb, square, des_area_comb, b12_comb, C880.iscas_comb, s1494_comb, C2670.iscas_comb, C499.iscas_comb, adder, sasc_comb, b13_comb, ethernet_comb, s400_comb, s444_comb, ADDERFDS_comb, sin, C5315.iscas_comb, mem_ctrl_comb, lal_comb, s526n_comb, max, C3540.iscas_comb, pci_spoci_ctrl_comb, ctrl, simple_spi_comb, s5378_comb, b11_comb, i2c_comb, frg2_comb, hyp, DSP_comb, ac97_ctrl_comb, int2float, b15_comb, DMA_comb, b21_comb, systemcdes_comb, CM162_comb, priority, b04_comb, s13207_comb, tv80_comb, b20_comb, i2c, C1355.iscas_comb, systemcaes_comb, b03_comb, C7552.iscas_comb, s420_1_comb, wb_conmax_comb, C1908.iscas_comb, b05_comb, b21_1_comb, f51m_comb, b07_comb, s382_comb, s1196_comb, des_perf_comb, cu_comb, div, aes_core_comb, s832_comb, cavlc, s9234_1_comb, sqrt, cc_comb, wb_dma_comb, s526_comb, b18_1_comb, log2, C6288.iscas_comb, b22_1_comb, b17_1_comb, pci_conf_cyc_addr_dec_comb, router, s641_comb, pair_comb, b20_1_comb, pcler8_cl_comb, b15_1_comb, s38417_comb, usb_phy_comb, s38584_comb, spi_comb, pcle_cl_comb, b18_comb, s344_comb, mem_ctrl, voter, s1238_comb
[2021-07-19 08:27:06,262]mapper_test.py:253:[INFO]: worse rate: 0.6858974358974359
[2021-07-19 08:27:06,262]mapper_test.py:254:[INFO]: better cases: PARITYFDS_comb, s298_comb, b1_comb, mux_cl_comb, CM42_comb, CM85_comb, dec, arbiter, b02_comb, C17.iscas_comb, CM138_comb, traffic_cl_comb, decod_comb, cht_comb, b06_comb, tcon_comb
[2021-07-19 08:27:06,262]mapper_test.py:255:[INFO]: better rate: 0.10256410256410256
[2021-07-19 08:27:06,262]mapper_test.py:256:[INFO]: evaluation score: 85.46
[2021-07-19 08:27:06,262]mapper_test.py:262:[INFO]: Generating result file: output/result-with-resyn-resyn2-x10s/test.csv
[2021-07-19 08:27:06,262]mapper_test.py:264:[INFO]: Finished to run all cases, see 'output/result-with-resyn-resyn2-x10s' for details.
[2021-07-19 08:30:47,706]mapper_test.py:73:[INFO]: run case "PARITYFDS_comb"
[2021-07-19 08:30:47,707]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:30:47,876]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        5    100.00 %
TOTAL        =        5    100.00 %
Level =    2.  COs =    1.   100.0 %

[2021-07-19 08:30:47,877]mapper_test.py:135:[INFO]: area: 5 level: 2
[2021-07-19 08:30:47,877]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:30:47,915]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :23
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/PARITYFDS_comb/PARITYFDS_comb.ifpga.v

[2021-07-19 08:30:47,916]mapper_test.py:195:[INFO]: area: 5 level: 2
[2021-07-19 08:30:47,923]mapper_test.py:73:[INFO]: run case "vga_lcd_comb"
[2021-07-19 08:30:47,924]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:31:31,688]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.abc.v; print_gates; print_level".

Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        1      0.00 %
And          =    18250     60.84 %
Or           =        0      0.00 %
Other        =    11743     39.15 %
TOTAL        =    29996    100.00 %
Level =    0.  COs =    2.     0.0 %
Level =    1.  COs =   52.     0.6 %
Level =    2.  COs =   85.     1.4 %
Level =    3.  COs =  129.     2.8 %
Level =    4.  COs =   58.     3.4 %
Level =    5.  COs =   85.     4.2 %
Level =    6.  COs =  607.    10.5 %
Level =    7.  COs = 8657.   100.0 %

[2021-07-19 08:31:31,794]mapper_test.py:135:[INFO]: area: 29994 level: 7
[2021-07-19 08:31:31,795]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:31:49,385]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.opt.aig
	Report mapping result:
		klut_size()     :47567
		klut.num_gates():30580
		max delay       :9
		max area        :30570
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :913
		LUT fanins:3	 numbers :8044
		LUT fanins:4	 numbers :21622
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/vga_lcd_comb/vga_lcd_comb.ifpga.v

[2021-07-19 08:31:49,386]mapper_test.py:195:[INFO]: area: 30580 level: 9
[2021-07-19 08:31:49,388]mapper_test.py:73:[INFO]: run case "s349_comb"
[2021-07-19 08:31:49,389]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:31:49,541]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.abc.v; print_gates; print_level".

Const        =        2      4.55 %
Buffer       =        0      0.00 %
Inverter     =        9     20.45 %
And          =        7     15.91 %
Or           =        0      0.00 %
Other        =       26     59.09 %
TOTAL        =       44    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    3.    80.0 %
Level =    4.  COs =    5.   100.0 %

[2021-07-19 08:31:49,541]mapper_test.py:135:[INFO]: area: 42 level: 4
[2021-07-19 08:31:49,542]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:31:49,572]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.opt.aig
	Report mapping result:
		klut_size()     :71
		klut.num_gates():49
		max delay       :5
		max area        :40
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s349_comb/s349_comb.ifpga.v

[2021-07-19 08:31:49,572]mapper_test.py:195:[INFO]: area: 49 level: 5
[2021-07-19 08:31:49,574]mapper_test.py:73:[INFO]: run case "s1423_comb"
[2021-07-19 08:31:49,574]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:31:49,868]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.abc.v; print_gates; print_level".

Const        =        2      1.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.55 %
And          =       58     32.04 %
Or           =        0      0.00 %
Other        =      120     66.30 %
TOTAL        =      181    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   11.    17.6 %
Level =    2.  COs =    3.    21.6 %
Level =    3.  COs =    1.    23.0 %
Level =    4.  COs =    5.    29.7 %
Level =    5.  COs =    1.    31.1 %
Level =    6.  COs =    9.    43.2 %
Level =    7.  COs =    8.    54.1 %
Level =    8.  COs =    9.    66.2 %
Level =    9.  COs =   15.    86.5 %
Level =   10.  COs =   10.   100.0 %

[2021-07-19 08:31:49,869]mapper_test.py:135:[INFO]: area: 179 level: 10
[2021-07-19 08:31:49,869]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:31:49,957]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.opt.aig
	Report mapping result:
		klut_size()     :306
		klut.num_gates():216
		max delay       :12
		max area        :215
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :134
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1423_comb/s1423_comb.ifpga.v

[2021-07-19 08:31:49,958]mapper_test.py:195:[INFO]: area: 216 level: 12
[2021-07-19 08:31:49,959]mapper_test.py:73:[INFO]: run case "b14_1_comb"
[2021-07-19 08:31:49,960]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:31:54,326]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      543     26.04 %
Or           =        0      0.00 %
Other        =     1539     73.81 %
TOTAL        =     2085    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    3.     3.7 %
Level =    4.  COs =    6.     6.5 %
Level =    5.  COs =   15.    13.4 %
Level =    6.  COs =   38.    30.9 %
Level =    7.  COs =    4.    32.7 %
Level =    8.  COs =    5.    35.0 %
Level =    9.  COs =    1.    35.5 %
Level =   10.  COs =    2.    36.4 %
Level =   11.  COs =    4.    38.2 %
Level =   12.  COs =   13.    44.2 %
Level =   13.  COs =   14.    50.7 %
Level =   14.  COs =   25.    62.2 %
Level =   15.  COs =   82.   100.0 %

[2021-07-19 08:31:54,333]mapper_test.py:135:[INFO]: area: 2083 level: 15
[2021-07-19 08:31:54,333]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:31:55,400]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.opt.aig
	Report mapping result:
		klut_size()     :2703
		klut.num_gates():2488
		max delay       :21
		max area        :2454
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :361
		LUT fanins:3	 numbers :524
		LUT fanins:4	 numbers :1602
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_1_comb/b14_1_comb.ifpga.v

[2021-07-19 08:31:55,401]mapper_test.py:195:[INFO]: area: 2488 level: 21
[2021-07-19 08:31:55,403]mapper_test.py:73:[INFO]: run case "s838_1_comb"
[2021-07-19 08:31:55,404]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:31:55,613]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.abc.v; print_gates; print_level".

Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        3      2.50 %
And          =       60     50.00 %
Or           =        0      0.00 %
Other        =       55     45.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     5.3 %
Level =    1.  COs =    6.    21.1 %
Level =    2.  COs =    1.    23.7 %
Level =    3.  COs =    2.    28.9 %
Level =    4.  COs =   11.    57.9 %
Level =    5.  COs =   16.   100.0 %

[2021-07-19 08:31:55,614]mapper_test.py:135:[INFO]: area: 118 level: 5
[2021-07-19 08:31:55,614]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:31:55,658]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.opt.aig
	Report mapping result:
		klut_size()     :185
		klut.num_gates():117
		max delay       :6
		max area        :114
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :71
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s838_1_comb/s838_1_comb.ifpga.v

[2021-07-19 08:31:55,658]mapper_test.py:195:[INFO]: area: 117 level: 6
[2021-07-19 08:31:55,660]mapper_test.py:73:[INFO]: run case "s713_comb"
[2021-07-19 08:31:55,660]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:31:55,788]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.abc.v; print_gates; print_level".

Const        =        2      3.12 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     45.31 %
Or           =        0      0.00 %
Other        =       33     51.56 %
TOTAL        =       64    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    6.    23.5 %
Level =    2.  COs =    4.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %

[2021-07-19 08:31:55,789]mapper_test.py:135:[INFO]: area: 62 level: 5
[2021-07-19 08:31:55,789]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:31:55,815]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.opt.aig
	Report mapping result:
		klut_size()     :110
		klut.num_gates():65
		max delay       :7
		max area        :61
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :38
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s713_comb/s713_comb.ifpga.v

[2021-07-19 08:31:55,816]mapper_test.py:195:[INFO]: area: 65 level: 7
[2021-07-19 08:31:55,817]mapper_test.py:73:[INFO]: run case "dalu_comb"
[2021-07-19 08:31:55,818]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:31:56,621]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     17.88 %
Or           =        0      0.00 %
Other        =      317     82.12 %
TOTAL        =      386    100.00 %
Level =    7.  COs =    2.    12.5 %
Level =    8.  COs =    2.    25.0 %
Level =    9.  COs =    4.    50.0 %
Level =   10.  COs =    8.   100.0 %

[2021-07-19 08:31:56,622]mapper_test.py:135:[INFO]: area: 386 level: 10
[2021-07-19 08:31:56,623]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:31:56,830]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.opt.aig
	Report mapping result:
		klut_size()     :536
		klut.num_gates():459
		max delay       :13
		max area        :459
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :60
		LUT fanins:3	 numbers :67
		LUT fanins:4	 numbers :332
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dalu_comb/dalu_comb.ifpga.v

[2021-07-19 08:31:56,831]mapper_test.py:195:[INFO]: area: 459 level: 13
[2021-07-19 08:31:56,832]mapper_test.py:73:[INFO]: run case "apex7_comb"
[2021-07-19 08:31:56,833]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:31:57,001]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       26     35.14 %
Or           =        0      0.00 %
Other        =       48     64.86 %
TOTAL        =       74    100.00 %
Level =    1.  COs =   11.    30.6 %
Level =    2.  COs =    2.    36.1 %
Level =    3.  COs =    3.    44.4 %
Level =    4.  COs =    5.    58.3 %
Level =    5.  COs =   15.   100.0 %

[2021-07-19 08:31:57,001]mapper_test.py:135:[INFO]: area: 74 level: 5
[2021-07-19 08:31:57,002]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:31:57,041]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.opt.aig
	Report mapping result:
		klut_size()     :126
		klut.num_gates():75
		max delay       :6
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :51
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/apex7_comb/apex7_comb.ifpga.v

[2021-07-19 08:31:57,041]mapper_test.py:195:[INFO]: area: 75 level: 6
[2021-07-19 08:31:57,044]mapper_test.py:73:[INFO]: run case "usb_funct_comb"
[2021-07-19 08:31:57,044]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:32:03,789]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %

[2021-07-19 08:32:03,805]mapper_test.py:135:[INFO]: area: 4461 level: 9
[2021-07-19 08:32:03,805]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:32:05,544]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :7248
		klut.num_gates():5498
		max delay       :11
		max area        :5476
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :556
		LUT fanins:3	 numbers :714
		LUT fanins:4	 numbers :4223
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v

[2021-07-19 08:32:05,545]mapper_test.py:195:[INFO]: area: 5498 level: 11
[2021-07-19 08:32:05,546]mapper_test.py:73:[INFO]: run case "ttt2_comb"
[2021-07-19 08:32:05,546]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:32:05,699]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %

[2021-07-19 08:32:05,700]mapper_test.py:135:[INFO]: area: 58 level: 4
[2021-07-19 08:32:05,700]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:32:05,731]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :86
		klut.num_gates():60
		max delay       :5
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :39
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v

[2021-07-19 08:32:05,731]mapper_test.py:195:[INFO]: area: 60 level: 5
[2021-07-19 08:32:05,733]mapper_test.py:73:[INFO]: run case "x3.blif_comb"
[2021-07-19 08:32:05,733]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:32:06,076]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     16.27 %
Or           =        0      0.00 %
Other        =      175     83.73 %
TOTAL        =      209    100.00 %
Level =    1.  COs =    4.     4.0 %
Level =    2.  COs =   56.    60.6 %
Level =    3.  COs =   22.    82.8 %
Level =    4.  COs =    4.    86.9 %
Level =    5.  COs =   13.   100.0 %

[2021-07-19 08:32:06,077]mapper_test.py:135:[INFO]: area: 209 level: 5
[2021-07-19 08:32:06,077]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:32:06,157]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.opt.aig
	Report mapping result:
		klut_size()     :371
		klut.num_gates():234
		max delay       :5
		max area        :234
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :175
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x3.blif_comb/x3.blif_comb.ifpga.v

[2021-07-19 08:32:06,157]mapper_test.py:195:[INFO]: area: 234 level: 5
[2021-07-19 08:32:06,158]mapper_test.py:73:[INFO]: run case "b10_comb"
[2021-07-19 08:32:06,159]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:32:06,366]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.abc.v; print_gates; print_level".

Const        =        2      2.38 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       25     29.76 %
Or           =        0      0.00 %
Other        =       57     67.86 %
TOTAL        =       84    100.00 %
Level =    0.  COs =    2.    10.5 %
Level =    2.  COs =    1.    15.8 %
Level =    3.  COs =    8.    57.9 %
Level =    4.  COs =    8.   100.0 %

[2021-07-19 08:32:06,366]mapper_test.py:135:[INFO]: area: 82 level: 4
[2021-07-19 08:32:06,366]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:32:06,417]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.opt.aig
	Report mapping result:
		klut_size()     :114
		klut.num_gates():84
		max delay       :5
		max area        :84
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :64
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b10_comb/b10_comb.ifpga.v

[2021-07-19 08:32:06,417]mapper_test.py:195:[INFO]: area: 84 level: 5
[2021-07-19 08:32:06,420]mapper_test.py:73:[INFO]: run case "pci_bridge32_comb"
[2021-07-19 08:32:06,421]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:32:11,163]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %

[2021-07-19 08:32:11,178]mapper_test.py:135:[INFO]: area: 3746 level: 9
[2021-07-19 08:32:11,178]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:32:12,602]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :6919
		klut.num_gates():3907
		max delay       :12
		max area        :3879
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :382
		LUT fanins:3	 numbers :583
		LUT fanins:4	 numbers :2939
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v

[2021-07-19 08:32:12,602]mapper_test.py:195:[INFO]: area: 3907 level: 12
[2021-07-19 08:32:12,604]mapper_test.py:73:[INFO]: run case "b14_comb"
[2021-07-19 08:32:12,604]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:32:16,984]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.abc.v; print_gates; print_level".

Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        1      0.05 %
And          =      540     25.25 %
Or           =        0      0.00 %
Other        =     1596     74.61 %
TOTAL        =     2139    100.00 %
Level =    0.  COs =    2.     0.9 %
Level =    1.  COs =    1.     1.4 %
Level =    2.  COs =    2.     2.3 %
Level =    3.  COs =    2.     3.2 %
Level =    4.  COs =    6.     6.0 %
Level =    5.  COs =   11.    11.0 %
Level =    6.  COs =   35.    27.1 %
Level =    7.  COs =    6.    29.8 %
Level =    8.  COs =    4.    31.7 %
Level =    9.  COs =    2.    32.6 %
Level =   10.  COs =    1.    33.0 %
Level =   11.  COs =    3.    34.4 %
Level =   12.  COs =    5.    36.7 %
Level =   13.  COs =   10.    41.3 %
Level =   14.  COs =   13.    47.2 %
Level =   15.  COs =  115.   100.0 %

[2021-07-19 08:32:16,989]mapper_test.py:135:[INFO]: area: 2137 level: 15
[2021-07-19 08:32:16,990]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:32:18,088]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.opt.aig
	Report mapping result:
		klut_size()     :2832
		klut.num_gates():2614
		max delay       :21
		max area        :2582
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :406
		LUT fanins:3	 numbers :562
		LUT fanins:4	 numbers :1645
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b14_comb/b14_comb.ifpga.v

[2021-07-19 08:32:18,088]mapper_test.py:195:[INFO]: area: 2614 level: 21
[2021-07-19 08:32:18,089]mapper_test.py:73:[INFO]: run case "term1_comb"
[2021-07-19 08:32:18,090]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:32:18,257]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      1.85 %
And          =       19     35.19 %
Or           =        0      0.00 %
Other        =       34     62.96 %
TOTAL        =       54    100.00 %
Level =    1.  COs =    2.    20.0 %
Level =    3.  COs =    1.    30.0 %
Level =    4.  COs =    5.    80.0 %
Level =    5.  COs =    2.   100.0 %

[2021-07-19 08:32:18,257]mapper_test.py:135:[INFO]: area: 54 level: 5
[2021-07-19 08:32:18,257]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:32:18,294]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.opt.aig
	Report mapping result:
		klut_size()     :94
		klut.num_gates():58
		max delay       :7
		max area        :57
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/term1_comb/term1_comb.ifpga.v

[2021-07-19 08:32:18,294]mapper_test.py:195:[INFO]: area: 58 level: 7
[2021-07-19 08:32:18,297]mapper_test.py:73:[INFO]: run case "multiplier"
[2021-07-19 08:32:18,297]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:32:46,652]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      343      4.62 %
Or           =        0      0.00 %
Other        =     7088     95.38 %
TOTAL        =     7431    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =    3.  COs =    1.     1.6 %
Level =    4.  COs =    2.     3.1 %
Level =    5.  COs =    2.     4.7 %
Level =    6.  COs =    1.     5.5 %
Level =    7.  COs =    2.     7.0 %
Level =    8.  COs =    1.     7.8 %
Level =    9.  COs =    2.     9.4 %
Level =   10.  COs =    1.    10.2 %
Level =   11.  COs =    2.    11.7 %
Level =   12.  COs =    1.    12.5 %
Level =   13.  COs =    2.    14.1 %
Level =   14.  COs =    1.    14.8 %
Level =   15.  COs =    2.    16.4 %
Level =   16.  COs =    1.    17.2 %
Level =   17.  COs =    2.    18.8 %
Level =   18.  COs =    1.    19.5 %
Level =   19.  COs =    2.    21.1 %
Level =   20.  COs =    1.    21.9 %
Level =   21.  COs =    2.    23.4 %
Level =   22.  COs =    1.    24.2 %
Level =   23.  COs =    2.    25.8 %
Level =   24.  COs =    1.    26.6 %
Level =   25.  COs =    2.    28.1 %
Level =   26.  COs =    1.    28.9 %
Level =   27.  COs =    2.    30.5 %
Level =   28.  COs =    1.    31.2 %
Level =   29.  COs =    2.    32.8 %
Level =   30.  COs =    1.    33.6 %
Level =   31.  COs =    2.    35.2 %
Level =   32.  COs =    1.    35.9 %
Level =   33.  COs =    2.    37.5 %
Level =   34.  COs =    1.    38.3 %
Level =   35.  COs =    2.    39.8 %
Level =   36.  COs =    1.    40.6 %
Level =   37.  COs =    2.    42.2 %
Level =   38.  COs =    1.    43.0 %
Level =   39.  COs =    2.    44.5 %
Level =   40.  COs =    1.    45.3 %
Level =   41.  COs =    2.    46.9 %
Level =   42.  COs =    1.    47.7 %
Level =   43.  COs =    2.    49.2 %
Level =   44.  COs =    1.    50.0 %
Level =   45.  COs =    2.    51.6 %
Level =   46.  COs =    1.    52.3 %
Level =   47.  COs =    2.    53.9 %
Level =   48.  COs =    1.    54.7 %
Level =   49.  COs =    2.    56.2 %
Level =   50.  COs =    1.    57.0 %
Level =   51.  COs =    2.    58.6 %
Level =   52.  COs =    1.    59.4 %
Level =   53.  COs =    2.    60.9 %
Level =   54.  COs =    1.    61.7 %
Level =   55.  COs =    2.    63.3 %
Level =   56.  COs =    1.    64.1 %
Level =   57.  COs =    2.    65.6 %
Level =   58.  COs =    1.    66.4 %
Level =   59.  COs =    2.    68.0 %
Level =   60.  COs =    1.    68.8 %
Level =   61.  COs =    2.    70.3 %
Level =   62.  COs =    1.    71.1 %
Level =   63.  COs =    2.    72.7 %
Level =   64.  COs =    1.    73.4 %
Level =   65.  COs =    2.    75.0 %
Level =   66.  COs =    1.    75.8 %
Level =   67.  COs =    2.    77.3 %
Level =   68.  COs =    1.    78.1 %
Level =   69.  COs =    2.    79.7 %
Level =   70.  COs =    1.    80.5 %
Level =   71.  COs =    2.    82.0 %
Level =   72.  COs =    1.    82.8 %
Level =   73.  COs =    2.    84.4 %
Level =   74.  COs =    1.    85.2 %
Level =   75.  COs =    2.    86.7 %
Level =   76.  COs =    1.    87.5 %
Level =   77.  COs =    2.    89.1 %
Level =   78.  COs =    1.    89.8 %
Level =   79.  COs =    2.    91.4 %
Level =   80.  COs =    1.    92.2 %
Level =   81.  COs =    2.    93.8 %
Level =   82.  COs =    1.    94.5 %
Level =   83.  COs =    2.    96.1 %
Level =   84.  COs =    1.    96.9 %
Level =   85.  COs =    2.    98.4 %
Level =   86.  COs =    1.    99.2 %
Level =   87.  COs =    1.   100.0 %

[2021-07-19 08:32:46,674]mapper_test.py:135:[INFO]: area: 7431 level: 87
[2021-07-19 08:32:46,675]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:32:53,279]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.opt.aig
	Report mapping result:
		klut_size()     :10732
		klut.num_gates():10602
		max delay       :106
		max area        :10602
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1037
		LUT fanins:3	 numbers :5614
		LUT fanins:4	 numbers :3951
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/multiplier/multiplier.ifpga.v

[2021-07-19 08:32:53,279]mapper_test.py:195:[INFO]: area: 10602 level: 106
[2021-07-19 08:32:53,281]mapper_test.py:73:[INFO]: run case "s1488_comb"
[2021-07-19 08:32:53,281]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:32:53,670]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %

[2021-07-19 08:32:53,671]mapper_test.py:135:[INFO]: area: 259 level: 5
[2021-07-19 08:32:53,671]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:32:53,758]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :281
		klut.num_gates():265
		max delay       :7
		max area        :265
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :206
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v

[2021-07-19 08:32:53,759]mapper_test.py:195:[INFO]: area: 265 level: 7
[2021-07-19 08:32:53,761]mapper_test.py:73:[INFO]: run case "b22_comb"
[2021-07-19 08:32:53,761]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:33:09,889]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.abc.v; print_gates; print_level".

Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1967     25.91 %
Or           =        0      0.00 %
Other        =     5623     74.06 %
TOTAL        =     7593    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   12.     3.6 %
Level =    5.  COs =   16.     6.1 %
Level =    6.  COs =   34.    11.4 %
Level =    7.  COs =   68.    22.1 %
Level =    8.  COs =   35.    27.5 %
Level =    9.  COs =   15.    29.9 %
Level =   10.  COs =   13.    31.9 %
Level =   11.  COs =   16.    34.4 %
Level =   12.  COs =   12.    36.3 %
Level =   13.  COs =   14.    38.5 %
Level =   14.  COs =   39.    44.6 %
Level =   15.  COs =   70.    55.6 %
Level =   16.  COs =  284.   100.0 %

[2021-07-19 08:33:09,910]mapper_test.py:135:[INFO]: area: 7591 level: 16
[2021-07-19 08:33:09,910]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:33:13,646]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.opt.aig
	Report mapping result:
		klut_size()     :9859
		klut.num_gates():9214
		max delay       :23
		max area        :9146
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1901
		LUT fanins:3	 numbers :1706
		LUT fanins:4	 numbers :5606
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_comb/b22_comb.ifpga.v

[2021-07-19 08:33:13,647]mapper_test.py:195:[INFO]: area: 9214 level: 23
[2021-07-19 08:33:13,648]mapper_test.py:73:[INFO]: run case "s208_1_comb"
[2021-07-19 08:33:13,649]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:33:13,767]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.abc.v; print_gates; print_level".

Const        =        2      7.69 %
Buffer       =        0      0.00 %
Inverter     =        1      3.85 %
And          =       11     42.31 %
Or           =        0      0.00 %
Other        =       12     46.15 %
TOTAL        =       26    100.00 %
Level =    0.  COs =    2.    16.7 %
Level =    1.  COs =    4.    50.0 %
Level =    2.  COs =    1.    58.3 %
Level =    3.  COs =    5.   100.0 %

[2021-07-19 08:33:13,768]mapper_test.py:135:[INFO]: area: 24 level: 3
[2021-07-19 08:33:13,768]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:33:13,786]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():23
		max delay       :4
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s208_1_comb/s208_1_comb.ifpga.v

[2021-07-19 08:33:13,786]mapper_test.py:195:[INFO]: area: 23 level: 4
[2021-07-19 08:33:13,788]mapper_test.py:73:[INFO]: run case "b17_comb"
[2021-07-19 08:33:13,789]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:33:34,995]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.abc.v; print_gates; print_level".

Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2536     22.58 %
Or           =        0      0.00 %
Other        =     8691     77.39 %
TOTAL        =    11230    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    8.     0.8 %
Level =    2.  COs =   66.     5.8 %
Level =    3.  COs =   11.     6.6 %
Level =    4.  COs =   18.     8.0 %
Level =    5.  COs =   20.     9.5 %
Level =    6.  COs =   12.    10.4 %
Level =    7.  COs =  137.    20.8 %
Level =    8.  COs =   78.    26.7 %
Level =    9.  COs =  227.    44.0 %
Level =   10.  COs =  212.    60.1 %
Level =   11.  COs =  143.    71.0 %
Level =   12.  COs =  382.   100.0 %

[2021-07-19 08:33:35,027]mapper_test.py:135:[INFO]: area: 11228 level: 12
[2021-07-19 08:33:35,027]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:33:39,598]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.opt.aig
	Report mapping result:
		klut_size()     :14353
		klut.num_gates():13003
		max delay       :18
		max area        :13002
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1210
		LUT fanins:3	 numbers :2188
		LUT fanins:4	 numbers :9605
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_comb/b17_comb.ifpga.v

[2021-07-19 08:33:39,598]mapper_test.py:195:[INFO]: area: 13003 level: 18
[2021-07-19 08:33:39,600]mapper_test.py:73:[INFO]: run case "sct_comb"
[2021-07-19 08:33:39,600]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:33:39,724]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %

[2021-07-19 08:33:39,724]mapper_test.py:135:[INFO]: area: 21 level: 3
[2021-07-19 08:33:39,725]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:33:39,745]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():22
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v

[2021-07-19 08:33:39,745]mapper_test.py:195:[INFO]: area: 22 level: 3
[2021-07-19 08:33:39,747]mapper_test.py:73:[INFO]: run case "s15850_comb"
[2021-07-19 08:33:39,747]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:33:39,983]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.abc.v; print_gates; print_level".

Const        =        2      1.27 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       75     47.47 %
Or           =        0      0.00 %
Other        =       81     51.27 %
TOTAL        =      158    100.00 %
Level =    0.  COs =    2.     1.9 %
Level =    1.  COs =   53.    53.4 %
Level =    2.  COs =   22.    74.8 %
Level =    3.  COs =    8.    82.5 %
Level =    4.  COs =    8.    90.3 %
Level =    5.  COs =   10.   100.0 %

[2021-07-19 08:33:39,984]mapper_test.py:135:[INFO]: area: 156 level: 5
[2021-07-19 08:33:39,984]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:33:40,043]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.opt.aig
	Report mapping result:
		klut_size()     :294
		klut.num_gates():170
		max delay       :6
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :93
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s15850_comb/s15850_comb.ifpga.v

[2021-07-19 08:33:40,043]mapper_test.py:195:[INFO]: area: 170 level: 6
[2021-07-19 08:33:40,045]mapper_test.py:73:[INFO]: run case "square"
[2021-07-19 08:33:40,045]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:02,199]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %

[2021-07-19 08:34:02,214]mapper_test.py:135:[INFO]: area: 5563 level: 83
[2021-07-19 08:34:02,214]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:06,798]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :6144
		klut.num_gates():6078
		max delay       :87
		max area        :6078
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :837
		LUT fanins:3	 numbers :2126
		LUT fanins:4	 numbers :3115
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v

[2021-07-19 08:34:06,798]mapper_test.py:195:[INFO]: area: 6078 level: 87
[2021-07-19 08:34:06,800]mapper_test.py:73:[INFO]: run case "des_area_comb"
[2021-07-19 08:34:06,801]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:10,387]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.abc.v; print_gates; print_level".

Const        =        2      0.10 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      475     23.57 %
Or           =        0      0.00 %
Other        =     1538     76.33 %
TOTAL        =     2015    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    4.  COs =    4.     9.1 %
Level =    5.  COs =   28.    51.5 %
Level =   10.  COs =   32.   100.0 %

[2021-07-19 08:34:10,392]mapper_test.py:135:[INFO]: area: 2013 level: 10
[2021-07-19 08:34:10,393]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:11,390]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.opt.aig
	Report mapping result:
		klut_size()     :2393
		klut.num_gates():2088
		max delay       :13
		max area        :2057
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :298
		LUT fanins:3	 numbers :98
		LUT fanins:4	 numbers :1692
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_area_comb/des_area_comb.ifpga.v

[2021-07-19 08:34:11,390]mapper_test.py:195:[INFO]: area: 2088 level: 13
[2021-07-19 08:34:11,391]mapper_test.py:73:[INFO]: run case "b12_comb"
[2021-07-19 08:34:11,392]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:12,125]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %

[2021-07-19 08:34:12,126]mapper_test.py:135:[INFO]: area: 501 level: 6
[2021-07-19 08:34:12,126]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:12,312]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :663
		klut.num_gates():537
		max delay       :8
		max area        :536
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :89
		LUT fanins:4	 numbers :396
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v

[2021-07-19 08:34:12,313]mapper_test.py:195:[INFO]: area: 537 level: 8
[2021-07-19 08:34:12,314]mapper_test.py:73:[INFO]: run case "C880.iscas_comb"
[2021-07-19 08:34:12,315]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:12,570]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %

[2021-07-19 08:34:12,571]mapper_test.py:135:[INFO]: area: 114 level: 9
[2021-07-19 08:34:12,571]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:12,637]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :204
		klut.num_gates():142
		max delay       :10
		max area        :142
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :88
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v

[2021-07-19 08:34:12,637]mapper_test.py:195:[INFO]: area: 142 level: 10
[2021-07-19 08:34:12,638]mapper_test.py:73:[INFO]: run case "s1494_comb"
[2021-07-19 08:34:12,639]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:13,007]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.abc.v; print_gates; print_level".

Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       99     37.36 %
Or           =        0      0.00 %
Other        =      164     61.89 %
TOTAL        =      265    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    3.  COs =    7.    33.3 %
Level =    4.  COs =    4.    48.1 %
Level =    5.  COs =   14.   100.0 %

[2021-07-19 08:34:13,008]mapper_test.py:135:[INFO]: area: 263 level: 5
[2021-07-19 08:34:13,008]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:13,094]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.opt.aig
	Report mapping result:
		klut_size()     :280
		klut.num_gates():264
		max delay       :7
		max area        :264
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :207
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1494_comb/s1494_comb.ifpga.v

[2021-07-19 08:34:13,095]mapper_test.py:195:[INFO]: area: 264 level: 7
[2021-07-19 08:34:13,096]mapper_test.py:73:[INFO]: run case "C2670.iscas_comb"
[2021-07-19 08:34:13,097]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:13,491]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.abc.v; print_gates; print_level".

Const        =        1      0.53 %
Buffer       =        0      0.00 %
Inverter     =       12      6.38 %
And          =       36     19.15 %
Or           =        0      0.00 %
Other        =      139     73.94 %
TOTAL        =      188    100.00 %
Level =    0.  COs =    1.     2.0 %
Level =    1.  COs =   12.    25.5 %
Level =    2.  COs =   16.    56.9 %
Level =    3.  COs =   13.    82.4 %
Level =    4.  COs =    1.    84.3 %
Level =    5.  COs =    1.    86.3 %
Level =    6.  COs =    2.    90.2 %
Level =    7.  COs =    5.   100.0 %

[2021-07-19 08:34:13,492]mapper_test.py:135:[INFO]: area: 187 level: 7
[2021-07-19 08:34:13,492]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:13,606]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :363
		klut.num_gates():206
		max delay       :10
		max area        :186
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :135
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C2670.iscas_comb/C2670.iscas_comb.ifpga.v

[2021-07-19 08:34:13,606]mapper_test.py:195:[INFO]: area: 206 level: 10
[2021-07-19 08:34:13,608]mapper_test.py:73:[INFO]: run case "count_comb"
[2021-07-19 08:34:13,608]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:13,740]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %

[2021-07-19 08:34:13,740]mapper_test.py:135:[INFO]: area: 37 level: 6
[2021-07-19 08:34:13,740]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:13,764]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :79
		klut.num_gates():42
		max delay       :6
		max area        :42
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v

[2021-07-19 08:34:13,764]mapper_test.py:195:[INFO]: area: 42 level: 6
[2021-07-19 08:34:13,766]mapper_test.py:73:[INFO]: run case "C499.iscas_comb"
[2021-07-19 08:34:13,766]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:14,138]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     15.38 %
Or           =        0      0.00 %
Other        =       66     84.62 %
TOTAL        =       78    100.00 %
Level =    6.  COs =   32.   100.0 %

[2021-07-19 08:34:14,139]mapper_test.py:135:[INFO]: area: 78 level: 6
[2021-07-19 08:34:14,139]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:14,250]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :148
		klut.num_gates():105
		max delay       :7
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :51
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C499.iscas_comb/C499.iscas_comb.ifpga.v

[2021-07-19 08:34:14,250]mapper_test.py:195:[INFO]: area: 105 level: 7
[2021-07-19 08:34:14,252]mapper_test.py:73:[INFO]: run case "adder"
[2021-07-19 08:34:14,252]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:14,809]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       84     24.78 %
Or           =        0      0.00 %
Other        =      255     75.22 %
TOTAL        =      339    100.00 %
Level =    1.  COs =    2.     1.6 %
Level =    2.  COs =    1.     2.3 %
Level =    3.  COs =    2.     3.9 %
Level =    4.  COs =    1.     4.7 %
Level =    5.  COs =    2.     6.2 %
Level =    6.  COs =    1.     7.0 %
Level =    7.  COs =    2.     8.5 %
Level =    8.  COs =    1.     9.3 %
Level =    9.  COs =    2.    10.9 %
Level =   10.  COs =    1.    11.6 %
Level =   11.  COs =    2.    13.2 %
Level =   12.  COs =    1.    14.0 %
Level =   13.  COs =    2.    15.5 %
Level =   14.  COs =    1.    16.3 %
Level =   15.  COs =    2.    17.8 %
Level =   16.  COs =    1.    18.6 %
Level =   17.  COs =    2.    20.2 %
Level =   18.  COs =    1.    20.9 %
Level =   19.  COs =    2.    22.5 %
Level =   20.  COs =    1.    23.3 %
Level =   21.  COs =    2.    24.8 %
Level =   22.  COs =    1.    25.6 %
Level =   23.  COs =    2.    27.1 %
Level =   24.  COs =    1.    27.9 %
Level =   25.  COs =    2.    29.5 %
Level =   26.  COs =    1.    30.2 %
Level =   27.  COs =    2.    31.8 %
Level =   28.  COs =    1.    32.6 %
Level =   29.  COs =    2.    34.1 %
Level =   30.  COs =    1.    34.9 %
Level =   31.  COs =    2.    36.4 %
Level =   32.  COs =    1.    37.2 %
Level =   33.  COs =    2.    38.8 %
Level =   34.  COs =    1.    39.5 %
Level =   35.  COs =    2.    41.1 %
Level =   36.  COs =    1.    41.9 %
Level =   37.  COs =    2.    43.4 %
Level =   38.  COs =    1.    44.2 %
Level =   39.  COs =    2.    45.7 %
Level =   40.  COs =    1.    46.5 %
Level =   41.  COs =    2.    48.1 %
Level =   42.  COs =    1.    48.8 %
Level =   43.  COs =    2.    50.4 %
Level =   44.  COs =    1.    51.2 %
Level =   45.  COs =    2.    52.7 %
Level =   46.  COs =    1.    53.5 %
Level =   47.  COs =    2.    55.0 %
Level =   48.  COs =    1.    55.8 %
Level =   49.  COs =    2.    57.4 %
Level =   50.  COs =    1.    58.1 %
Level =   51.  COs =    2.    59.7 %
Level =   52.  COs =    1.    60.5 %
Level =   53.  COs =    2.    62.0 %
Level =   54.  COs =    1.    62.8 %
Level =   55.  COs =    2.    64.3 %
Level =   56.  COs =    1.    65.1 %
Level =   57.  COs =    2.    66.7 %
Level =   58.  COs =    1.    67.4 %
Level =   59.  COs =    2.    69.0 %
Level =   60.  COs =    1.    69.8 %
Level =   61.  COs =    2.    71.3 %
Level =   62.  COs =    1.    72.1 %
Level =   63.  COs =    2.    73.6 %
Level =   64.  COs =    1.    74.4 %
Level =   65.  COs =    2.    76.0 %
Level =   66.  COs =    1.    76.7 %
Level =   67.  COs =    2.    78.3 %
Level =   68.  COs =    1.    79.1 %
Level =   69.  COs =    2.    80.6 %
Level =   70.  COs =    1.    81.4 %
Level =   71.  COs =    2.    82.9 %
Level =   72.  COs =    1.    83.7 %
Level =   73.  COs =    2.    85.3 %
Level =   74.  COs =    1.    86.0 %
Level =   75.  COs =    2.    87.6 %
Level =   76.  COs =    1.    88.4 %
Level =   77.  COs =    2.    89.9 %
Level =   78.  COs =    1.    90.7 %
Level =   79.  COs =    2.    92.2 %
Level =   80.  COs =    1.    93.0 %
Level =   81.  COs =    2.    94.6 %
Level =   82.  COs =    1.    95.3 %
Level =   83.  COs =    2.    96.9 %
Level =   84.  COs =    1.    97.7 %
Level =   85.  COs =    3.   100.0 %

[2021-07-19 08:34:14,810]mapper_test.py:135:[INFO]: area: 339 level: 85
[2021-07-19 08:34:14,810]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:14,981]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.opt.aig
	Report mapping result:
		klut_size()     :598
		klut.num_gates():340
		max delay       :86
		max area        :340
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :127
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :170
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/adder/adder.ifpga.v

[2021-07-19 08:34:14,982]mapper_test.py:195:[INFO]: area: 340 level: 86
[2021-07-19 08:34:14,983]mapper_test.py:73:[INFO]: run case "CM150_comb"
[2021-07-19 08:34:14,984]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:15,096]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %

[2021-07-19 08:34:15,096]mapper_test.py:135:[INFO]: area: 13 level: 4
[2021-07-19 08:34:15,097]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:15,113]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v

[2021-07-19 08:34:15,113]mapper_test.py:195:[INFO]: area: 14 level: 4
[2021-07-19 08:34:15,115]mapper_test.py:73:[INFO]: run case "s298_comb"
[2021-07-19 08:34:15,116]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:15,250]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %

[2021-07-19 08:34:15,250]mapper_test.py:135:[INFO]: area: 34 level: 4
[2021-07-19 08:34:15,250]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:15,274]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :53
		klut.num_gates():34
		max delay       :4
		max area        :34
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v

[2021-07-19 08:34:15,274]mapper_test.py:195:[INFO]: area: 34 level: 4
[2021-07-19 08:34:15,276]mapper_test.py:73:[INFO]: run case "sasc_comb"
[2021-07-19 08:34:15,276]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:15,484]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.abc.v; print_gates; print_level".

Const        =        2      1.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       27     22.50 %
Or           =        0      0.00 %
Other        =       91     75.83 %
TOTAL        =      120    100.00 %
Level =    0.  COs =    2.     3.2 %
Level =    1.  COs =   21.    36.5 %
Level =    2.  COs =   20.    68.3 %
Level =    3.  COs =   20.   100.0 %

[2021-07-19 08:34:15,484]mapper_test.py:135:[INFO]: area: 118 level: 3
[2021-07-19 08:34:15,484]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:15,536]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.opt.aig
	Report mapping result:
		klut_size()     :235
		klut.num_gates():120
		max delay       :4
		max area        :119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :82
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sasc_comb/sasc_comb.ifpga.v

[2021-07-19 08:34:15,536]mapper_test.py:195:[INFO]: area: 120 level: 4
[2021-07-19 08:34:15,538]mapper_test.py:73:[INFO]: run case "comp_comb"
[2021-07-19 08:34:15,538]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:15,672]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     34.29 %
Or           =        0      0.00 %
Other        =       23     65.71 %
TOTAL        =       35    100.00 %
Level =    4.  COs =    3.   100.0 %

[2021-07-19 08:34:15,672]mapper_test.py:135:[INFO]: area: 35 level: 4
[2021-07-19 08:34:15,672]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:15,698]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.opt.aig
	Report mapping result:
		klut_size()     :68
		klut.num_gates():34
		max delay       :6
		max area        :33
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/comp_comb/comp_comb.ifpga.v

[2021-07-19 08:34:15,698]mapper_test.py:195:[INFO]: area: 34 level: 6
[2021-07-19 08:34:15,700]mapper_test.py:73:[INFO]: run case "b13_comb"
[2021-07-19 08:34:15,700]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:15,862]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.abc.v; print_gates; print_level".

Const        =        2      2.74 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.77 %
Or           =        0      0.00 %
Other        =       50     68.49 %
TOTAL        =       73    100.00 %
Level =    0.  COs =    2.     4.9 %
Level =    1.  COs =   13.    36.6 %
Level =    2.  COs =   15.    73.2 %
Level =    3.  COs =   11.   100.0 %

[2021-07-19 08:34:15,863]mapper_test.py:135:[INFO]: area: 71 level: 3
[2021-07-19 08:34:15,863]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:15,901]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.opt.aig
	Report mapping result:
		klut_size()     :124
		klut.num_gates():76
		max delay       :4
		max area        :76
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b13_comb/b13_comb.ifpga.v

[2021-07-19 08:34:15,901]mapper_test.py:195:[INFO]: area: 76 level: 4
[2021-07-19 08:34:15,905]mapper_test.py:73:[INFO]: run case "ethernet_comb"
[2021-07-19 08:34:15,907]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:31,228]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.abc.v; print_gates; print_level".

Const        =        2      0.02 %
Buffer       =        5      0.05 %
Inverter     =        1      0.01 %
And          =     3702     35.87 %
Or           =        0      0.00 %
Other        =     6612     64.06 %
TOTAL        =    10322    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   41.     2.0 %
Level =    2.  COs =   39.     3.8 %
Level =    3.  COs =   83.     7.7 %
Level =    4.  COs =   95.    12.2 %
Level =    5.  COs = 1273.    71.9 %
Level =    6.  COs =  147.    78.8 %
Level =    7.  COs =  160.    86.3 %
Level =    8.  COs =  153.    93.4 %
Level =    9.  COs =   52.    95.9 %
Level =   10.  COs =   88.   100.0 %

[2021-07-19 08:34:31,263]mapper_test.py:135:[INFO]: area: 10315 level: 10
[2021-07-19 08:34:31,263]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:36,663]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.opt.aig
	Report mapping result:
		klut_size()     :21452
		klut.num_gates():10939
		max delay       :13
		max area        :10930
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :612
		LUT fanins:3	 numbers :1688
		LUT fanins:4	 numbers :8638
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ethernet_comb/ethernet_comb.ifpga.v

[2021-07-19 08:34:36,663]mapper_test.py:195:[INFO]: area: 10939 level: 13
[2021-07-19 08:34:36,665]mapper_test.py:73:[INFO]: run case "s400_comb"
[2021-07-19 08:34:36,665]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:36,803]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.abc.v; print_gates; print_level".

Const        =        2      4.35 %
Buffer       =        0      0.00 %
Inverter     =        2      4.35 %
And          =       12     26.09 %
Or           =        0      0.00 %
Other        =       30     65.22 %
TOTAL        =       46    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    3.    36.0 %
Level =    3.  COs =    6.    60.0 %
Level =    4.  COs =   10.   100.0 %

[2021-07-19 08:34:36,803]mapper_test.py:135:[INFO]: area: 44 level: 4
[2021-07-19 08:34:36,803]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:36,831]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.opt.aig
	Report mapping result:
		klut_size()     :78
		klut.num_gates():56
		max delay       :5
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :34
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s400_comb/s400_comb.ifpga.v

[2021-07-19 08:34:36,832]mapper_test.py:195:[INFO]: area: 56 level: 5
[2021-07-19 08:34:36,833]mapper_test.py:73:[INFO]: run case "s444_comb"
[2021-07-19 08:34:36,834]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:36,975]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.abc.v; print_gates; print_level".

Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       17     34.00 %
Or           =        0      0.00 %
Other        =       29     58.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    6.    56.0 %
Level =    4.  COs =   11.   100.0 %

[2021-07-19 08:34:36,975]mapper_test.py:135:[INFO]: area: 48 level: 4
[2021-07-19 08:34:36,975]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:37,004]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.opt.aig
	Report mapping result:
		klut_size()     :73
		klut.num_gates():51
		max delay       :5
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s444_comb/s444_comb.ifpga.v

[2021-07-19 08:34:37,004]mapper_test.py:195:[INFO]: area: 51 level: 5
[2021-07-19 08:34:37,006]mapper_test.py:73:[INFO]: run case "ADDERFDS_comb"
[2021-07-19 08:34:37,007]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:37,159]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %

[2021-07-19 08:34:37,159]mapper_test.py:135:[INFO]: area: 42 level: 11
[2021-07-19 08:34:37,160]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:37,194]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :78
		klut.num_gates():43
		max delay       :12
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v

[2021-07-19 08:34:37,194]mapper_test.py:195:[INFO]: area: 43 level: 12
[2021-07-19 08:34:37,196]mapper_test.py:73:[INFO]: run case "b01_comb"
[2021-07-19 08:34:37,196]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:37,312]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.abc.v; print_gates; print_level".

Const        =        2     10.53 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    0.  COs =    2.    28.6 %
Level =    1.  COs =    1.    42.9 %
Level =    3.  COs =    4.   100.0 %

[2021-07-19 08:34:37,312]mapper_test.py:135:[INFO]: area: 17 level: 3
[2021-07-19 08:34:37,312]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:37,331]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.opt.aig
	Report mapping result:
		klut_size()     :24
		klut.num_gates():17
		max delay       :4
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b01_comb/b01_comb.ifpga.v

[2021-07-19 08:34:37,332]mapper_test.py:195:[INFO]: area: 17 level: 4
[2021-07-19 08:34:37,333]mapper_test.py:73:[INFO]: run case "sin"
[2021-07-19 08:34:37,334]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:43,304]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      816     41.34 %
Or           =        0      0.00 %
Other        =     1158     58.66 %
TOTAL        =     1974    100.00 %
Level =   39.  COs =    1.     4.0 %
Level =   40.  COs =    1.     8.0 %
Level =   41.  COs =    1.    12.0 %
Level =   42.  COs =    1.    16.0 %
Level =   43.  COs =    1.    20.0 %
Level =   44.  COs =    1.    24.0 %
Level =   45.  COs =    2.    32.0 %
Level =   46.  COs =    1.    36.0 %
Level =   47.  COs =    2.    44.0 %
Level =   48.  COs =    1.    48.0 %
Level =   49.  COs =    2.    56.0 %
Level =   50.  COs =    2.    64.0 %
Level =   51.  COs =    1.    68.0 %
Level =   52.  COs =    2.    76.0 %
Level =   53.  COs =    2.    84.0 %
Level =   54.  COs =    1.    88.0 %
Level =   55.  COs =    3.   100.0 %

[2021-07-19 08:34:43,309]mapper_test.py:135:[INFO]: area: 1974 level: 55
[2021-07-19 08:34:43,309]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:44,849]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.opt.aig
	Report mapping result:
		klut_size()     :2392
		klut.num_gates():2366
		max delay       :78
		max area        :2366
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :597
		LUT fanins:3	 numbers :583
		LUT fanins:4	 numbers :1186
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sin/sin.ifpga.v

[2021-07-19 08:34:44,850]mapper_test.py:195:[INFO]: area: 2366 level: 78
[2021-07-19 08:34:44,851]mapper_test.py:73:[INFO]: run case "C5315.iscas_comb"
[2021-07-19 08:34:44,852]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:45,819]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        2      0.46 %
Inverter     =       11      2.52 %
And          =       59     13.53 %
Or           =        0      0.00 %
Other        =      364     83.49 %
TOTAL        =      436    100.00 %
Level =    1.  COs =   18.    17.3 %
Level =    2.  COs =    6.    23.1 %
Level =    3.  COs =    6.    28.8 %
Level =    4.  COs =   10.    38.5 %
Level =    5.  COs =    9.    47.1 %
Level =    6.  COs =   15.    61.5 %
Level =    7.  COs =   10.    71.2 %
Level =    8.  COs =    9.    79.8 %
Level =    9.  COs =   21.   100.0 %

[2021-07-19 08:34:45,820]mapper_test.py:135:[INFO]: area: 434 level: 9
[2021-07-19 08:34:45,820]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:46,081]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :682
		klut.num_gates():502
		max delay       :11
		max area        :486
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :70
		LUT fanins:4	 numbers :356
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C5315.iscas_comb/C5315.iscas_comb.ifpga.v

[2021-07-19 08:34:46,082]mapper_test.py:195:[INFO]: area: 502 level: 11
[2021-07-19 08:34:46,083]mapper_test.py:73:[INFO]: run case "pm1_comb"
[2021-07-19 08:34:46,084]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:46,196]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        3     16.67 %
And          =        7     38.89 %
Or           =        0      0.00 %
Other        =        8     44.44 %
TOTAL        =       18    100.00 %
Level =    1.  COs =    6.    46.2 %
Level =    2.  COs =    5.    84.6 %
Level =    3.  COs =    2.   100.0 %

[2021-07-19 08:34:46,196]mapper_test.py:135:[INFO]: area: 18 level: 3
[2021-07-19 08:34:46,196]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:46,211]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():20
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pm1_comb/pm1_comb.ifpga.v

[2021-07-19 08:34:46,211]mapper_test.py:195:[INFO]: area: 20 level: 3
[2021-07-19 08:34:46,214]mapper_test.py:73:[INFO]: run case "bar"
[2021-07-19 08:34:46,215]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:47,635]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      260     19.27 %
Or           =        0      0.00 %
Other        =     1089     80.73 %
TOTAL        =     1349    100.00 %
Level =    6.  COs =  128.   100.0 %

[2021-07-19 08:34:47,638]mapper_test.py:135:[INFO]: area: 1349 level: 6
[2021-07-19 08:34:47,639]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:48,073]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.opt.aig
	Report mapping result:
		klut_size()     :1411
		klut.num_gates():1274
		max delay       :7
		max area        :1274
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :233
		LUT fanins:3	 numbers :171
		LUT fanins:4	 numbers :870
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/bar/bar.ifpga.v

[2021-07-19 08:34:48,073]mapper_test.py:195:[INFO]: area: 1274 level: 7
[2021-07-19 08:34:48,075]mapper_test.py:73:[INFO]: run case "mem_ctrl_comb"
[2021-07-19 08:34:48,075]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:51,244]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.abc.v; print_gates; print_level".

Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =        2      0.09 %
And          =      713     31.49 %
Or           =        0      0.00 %
Other        =     1547     68.33 %
TOTAL        =     2264    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =   17.     3.3 %
Level =    2.  COs =   34.     9.3 %
Level =    3.  COs =  145.    34.6 %
Level =    4.  COs =   23.    38.6 %
Level =    5.  COs =   38.    45.3 %
Level =    6.  COs =   61.    55.9 %
Level =    7.  COs =   39.    62.8 %
Level =    8.  COs =   34.    68.7 %
Level =    9.  COs =   22.    72.6 %
Level =   10.  COs =   31.    78.0 %
Level =   11.  COs =  126.   100.0 %

[2021-07-19 08:34:51,251]mapper_test.py:135:[INFO]: area: 2262 level: 11
[2021-07-19 08:34:51,251]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:52,106]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :3740
		klut.num_gates():2780
		max delay       :15
		max area        :2769
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :237
		LUT fanins:3	 numbers :412
		LUT fanins:4	 numbers :2129
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl_comb/mem_ctrl_comb.ifpga.v

[2021-07-19 08:34:52,106]mapper_test.py:195:[INFO]: area: 2780 level: 15
[2021-07-19 08:34:52,108]mapper_test.py:73:[INFO]: run case "lal_comb"
[2021-07-19 08:34:52,108]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:52,240]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9     32.14 %
Or           =        0      0.00 %
Other        =       19     67.86 %
TOTAL        =       28    100.00 %
Level =    1.  COs =    5.    27.8 %
Level =    2.  COs =    7.    66.7 %
Level =    3.  COs =    6.   100.0 %

[2021-07-19 08:34:52,240]mapper_test.py:135:[INFO]: area: 28 level: 3
[2021-07-19 08:34:52,240]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:52,265]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.opt.aig
	Report mapping result:
		klut_size()     :59
		klut.num_gates():31
		max delay       :4
		max area        :30
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/lal_comb/lal_comb.ifpga.v

[2021-07-19 08:34:52,265]mapper_test.py:195:[INFO]: area: 31 level: 4
[2021-07-19 08:34:52,267]mapper_test.py:73:[INFO]: run case "s526n_comb"
[2021-07-19 08:34:52,267]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:52,429]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.abc.v; print_gates; print_level".

Const        =        2      3.64 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     40.00 %
Or           =        0      0.00 %
Other        =       31     56.36 %
TOTAL        =       55    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    2.    34.8 %
Level =    3.  COs =    2.    43.5 %
Level =    4.  COs =   13.   100.0 %

[2021-07-19 08:34:52,429]mapper_test.py:135:[INFO]: area: 53 level: 4
[2021-07-19 08:34:52,429]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:52,461]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.opt.aig
	Report mapping result:
		klut_size()     :84
		klut.num_gates():58
		max delay       :5
		max area        :58
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :37
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526n_comb/s526n_comb.ifpga.v

[2021-07-19 08:34:52,462]mapper_test.py:195:[INFO]: area: 58 level: 5
[2021-07-19 08:34:52,463]mapper_test.py:73:[INFO]: run case "max"
[2021-07-19 08:34:52,464]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:53,890]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      128     12.57 %
Or           =        0      0.00 %
Other        =      890     87.43 %
TOTAL        =     1018    100.00 %
Level =    1.  COs =    1.     0.8 %
Level =   51.  COs =  129.   100.0 %

[2021-07-19 08:34:53,893]mapper_test.py:135:[INFO]: area: 1018 level: 51
[2021-07-19 08:34:53,893]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:54,300]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.opt.aig
	Report mapping result:
		klut_size()     :1580
		klut.num_gates():1066
		max delay       :89
		max area        :1065
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :88
		LUT fanins:3	 numbers :489
		LUT fanins:4	 numbers :489
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/max/max.ifpga.v

[2021-07-19 08:34:54,300]mapper_test.py:195:[INFO]: area: 1066 level: 89
[2021-07-19 08:34:54,302]mapper_test.py:73:[INFO]: run case "i1_comb"
[2021-07-19 08:34:54,302]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:54,406]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       15     75.00 %
Or           =        0      0.00 %
Other        =        5     25.00 %
TOTAL        =       20    100.00 %
Level =    1.  COs =    9.    75.0 %
Level =    3.  COs =    3.   100.0 %

[2021-07-19 08:34:54,406]mapper_test.py:135:[INFO]: area: 20 level: 3
[2021-07-19 08:34:54,406]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:54,422]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.opt.aig
	Report mapping result:
		klut_size()     :44
		klut.num_gates():17
		max delay       :4
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i1_comb/i1_comb.ifpga.v

[2021-07-19 08:34:54,422]mapper_test.py:195:[INFO]: area: 17 level: 4
[2021-07-19 08:34:54,424]mapper_test.py:73:[INFO]: run case "C3540.iscas_comb"
[2021-07-19 08:34:54,424]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:55,061]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %

[2021-07-19 08:34:55,062]mapper_test.py:135:[INFO]: area: 345 level: 12
[2021-07-19 08:34:55,062]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:55,245]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :476
		klut.num_gates():424
		max delay       :17
		max area        :415
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :79
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :295
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v

[2021-07-19 08:34:55,245]mapper_test.py:195:[INFO]: area: 424 level: 17
[2021-07-19 08:34:55,247]mapper_test.py:73:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-07-19 08:34:55,247]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:55,747]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %

[2021-07-19 08:34:55,749]mapper_test.py:135:[INFO]: area: 316 level: 7
[2021-07-19 08:34:55,749]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:55,879]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :449
		klut.num_gates():374
		max delay       :9
		max area        :374
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :73
		LUT fanins:4	 numbers :272
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v

[2021-07-19 08:34:55,879]mapper_test.py:195:[INFO]: area: 374 level: 9
[2021-07-19 08:34:55,881]mapper_test.py:73:[INFO]: run case "ctrl"
[2021-07-19 08:34:55,881]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:56,025]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.abc.v; print_gates; print_level".

Const        =        1      1.92 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       22     42.31 %
Or           =        0      0.00 %
Other        =       29     55.77 %
TOTAL        =       52    100.00 %
Level =    0.  COs =    1.     3.8 %
Level =    1.  COs =    2.    11.5 %
Level =    2.  COs =   18.    80.8 %
Level =    3.  COs =    5.   100.0 %

[2021-07-19 08:34:56,025]mapper_test.py:135:[INFO]: area: 51 level: 3
[2021-07-19 08:34:56,026]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:56,057]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.opt.aig
	Report mapping result:
		klut_size()     :63
		klut.num_gates():54
		max delay       :4
		max area        :54
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :38
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ctrl/ctrl.ifpga.v

[2021-07-19 08:34:56,057]mapper_test.py:195:[INFO]: area: 54 level: 4
[2021-07-19 08:34:56,060]mapper_test.py:73:[INFO]: run case "c8_comb"
[2021-07-19 08:34:56,061]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:56,210]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     25.64 %
Or           =        0      0.00 %
Other        =       29     74.36 %
TOTAL        =       39    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    2.  COs =    2.    58.8 %
Level =    3.  COs =    7.   100.0 %

[2021-07-19 08:34:56,211]mapper_test.py:135:[INFO]: area: 39 level: 3
[2021-07-19 08:34:56,211]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:56,236]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.opt.aig
	Report mapping result:
		klut_size()     :70
		klut.num_gates():40
		max delay       :3
		max area        :40
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :25
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/c8_comb/c8_comb.ifpga.v

[2021-07-19 08:34:56,237]mapper_test.py:195:[INFO]: area: 40 level: 3
[2021-07-19 08:34:56,238]mapper_test.py:73:[INFO]: run case "unreg_comb"
[2021-07-19 08:34:56,239]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:56,360]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       16     33.33 %
Or           =        0      0.00 %
Other        =       32     66.67 %
TOTAL        =       48    100.00 %
Level =    2.  COs =   16.   100.0 %

[2021-07-19 08:34:56,360]mapper_test.py:135:[INFO]: area: 48 level: 2
[2021-07-19 08:34:56,361]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:56,381]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.opt.aig
	Report mapping result:
		klut_size()     :71
		klut.num_gates():33
		max delay       :3
		max area        :33
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/unreg_comb/unreg_comb.ifpga.v

[2021-07-19 08:34:56,381]mapper_test.py:195:[INFO]: area: 33 level: 3
[2021-07-19 08:34:56,382]mapper_test.py:73:[INFO]: run case "simple_spi_comb"
[2021-07-19 08:34:56,383]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:56,690]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.abc.v; print_gates; print_level".

Const        =        2      1.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       54     27.69 %
Or           =        0      0.00 %
Other        =      139     71.28 %
TOTAL        =      195    100.00 %
Level =    0.  COs =    2.     3.0 %
Level =    1.  COs =   11.    19.7 %
Level =    2.  COs =    7.    30.3 %
Level =    3.  COs =   20.    60.6 %
Level =    4.  COs =   26.   100.0 %

[2021-07-19 08:34:56,691]mapper_test.py:135:[INFO]: area: 193 level: 4
[2021-07-19 08:34:56,691]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:56,773]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.opt.aig
	Report mapping result:
		klut_size()     :344
		klut.num_gates():211
		max delay       :6
		max area        :211
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :153
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/simple_spi_comb/simple_spi_comb.ifpga.v

[2021-07-19 08:34:56,773]mapper_test.py:195:[INFO]: area: 211 level: 6
[2021-07-19 08:34:56,775]mapper_test.py:73:[INFO]: run case "b1_comb"
[2021-07-19 08:34:56,776]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:56,870]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %

[2021-07-19 08:34:56,870]mapper_test.py:135:[INFO]: area: 3 level: 1
[2021-07-19 08:34:56,871]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:56,882]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v

[2021-07-19 08:34:56,882]mapper_test.py:195:[INFO]: area: 3 level: 1
[2021-07-19 08:34:56,884]mapper_test.py:73:[INFO]: run case "mux_cl_comb"
[2021-07-19 08:34:56,885]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:56,994]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        5     83.33 %
TOTAL        =        6    100.00 %
Level =    3.  COs =    1.   100.0 %

[2021-07-19 08:34:56,994]mapper_test.py:135:[INFO]: area: 6 level: 3
[2021-07-19 08:34:56,994]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:57,008]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :19
		klut.num_gates():6
		max delay       :3
		max area        :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :5
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_cl_comb/mux_cl_comb.ifpga.v

[2021-07-19 08:34:57,008]mapper_test.py:195:[INFO]: area: 6 level: 3
[2021-07-19 08:34:57,011]mapper_test.py:73:[INFO]: run case "s5378_comb"
[2021-07-19 08:34:57,011]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:57,621]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.abc.v; print_gates; print_level".

Const        =        2      0.47 %
Buffer       =        0      0.00 %
Inverter     =       48     11.32 %
And          =      136     32.08 %
Or           =        0      0.00 %
Other        =      238     56.13 %
TOTAL        =      424    100.00 %
Level =    0.  COs =    2.     1.0 %
Level =    1.  COs =   68.    36.1 %
Level =    2.  COs =   19.    45.9 %
Level =    3.  COs =   16.    54.1 %
Level =    4.  COs =   14.    61.3 %
Level =    5.  COs =   51.    87.6 %
Level =    6.  COs =   24.   100.0 %

[2021-07-19 08:34:57,623]mapper_test.py:135:[INFO]: area: 422 level: 6
[2021-07-19 08:34:57,623]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:57,795]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.opt.aig
	Report mapping result:
		klut_size()     :710
		klut.num_gates():511
		max delay       :8
		max area        :449
	LUTs statics:
		LUT fanins:1	 numbers :48
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :277
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s5378_comb/s5378_comb.ifpga.v

[2021-07-19 08:34:57,795]mapper_test.py:195:[INFO]: area: 511 level: 8
[2021-07-19 08:34:57,797]mapper_test.py:73:[INFO]: run case "b11_comb"
[2021-07-19 08:34:57,798]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:58,219]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.abc.v; print_gates; print_level".

Const        =        2      0.84 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       62     26.05 %
Or           =        0      0.00 %
Other        =      174     73.11 %
TOTAL        =      238    100.00 %
Level =    0.  COs =    2.     6.2 %
Level =    1.  COs =    1.     9.4 %
Level =    2.  COs =    8.    34.4 %
Level =    4.  COs =    5.    50.0 %
Level =    5.  COs =    7.    71.9 %
Level =    6.  COs =    9.   100.0 %

[2021-07-19 08:34:58,220]mapper_test.py:135:[INFO]: area: 236 level: 6
[2021-07-19 08:34:58,220]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:58,334]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.opt.aig
	Report mapping result:
		klut_size()     :316
		klut.num_gates():277
		max delay       :8
		max area        :277
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :208
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b11_comb/b11_comb.ifpga.v

[2021-07-19 08:34:58,334]mapper_test.py:195:[INFO]: area: 277 level: 8
[2021-07-19 08:34:58,336]mapper_test.py:73:[INFO]: run case "CM42_comb"
[2021-07-19 08:34:58,336]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:58,434]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       10    100.00 %
TOTAL        =       10    100.00 %
Level =    1.  COs =   10.   100.0 %

[2021-07-19 08:34:58,435]mapper_test.py:135:[INFO]: area: 10 level: 1
[2021-07-19 08:34:58,435]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:58,447]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():10
		max delay       :1
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM42_comb/CM42_comb.ifpga.v

[2021-07-19 08:34:58,447]mapper_test.py:195:[INFO]: area: 10 level: 1
[2021-07-19 08:34:58,449]mapper_test.py:73:[INFO]: run case "i2c_comb"
[2021-07-19 08:34:58,450]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:58,962]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.abc.v; print_gates; print_level".

Const        =        2      0.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      134     37.22 %
Or           =        0      0.00 %
Other        =      224     62.22 %
TOTAL        =      360    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =   13.    11.8 %
Level =    2.  COs =   14.    22.8 %
Level =    3.  COs =   45.    58.3 %
Level =    4.  COs =   19.    73.2 %
Level =    5.  COs =   34.   100.0 %

[2021-07-19 08:34:58,963]mapper_test.py:135:[INFO]: area: 358 level: 5
[2021-07-19 08:34:58,964]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:59,086]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.opt.aig
	Report mapping result:
		klut_size()     :555
		klut.num_gates():419
		max delay       :8
		max area        :419
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :341
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c_comb/i2c_comb.ifpga.v

[2021-07-19 08:34:59,086]mapper_test.py:195:[INFO]: area: 419 level: 8
[2021-07-19 08:34:59,088]mapper_test.py:73:[INFO]: run case "CM85_comb"
[2021-07-19 08:34:59,088]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:59,205]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %

[2021-07-19 08:34:59,205]mapper_test.py:135:[INFO]: area: 13 level: 3
[2021-07-19 08:34:59,205]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:59,223]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :26
		klut.num_gates():13
		max delay       :3
		max area        :13
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v

[2021-07-19 08:34:59,223]mapper_test.py:195:[INFO]: area: 13 level: 3
[2021-07-19 08:34:59,224]mapper_test.py:73:[INFO]: run case "frg2_comb"
[2021-07-19 08:34:59,225]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:34:59,683]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %

[2021-07-19 08:34:59,684]mapper_test.py:135:[INFO]: area: 252 level: 5
[2021-07-19 08:34:59,684]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:34:59,794]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :469
		klut.num_gates():325
		max delay       :6
		max area        :318
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :229
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v

[2021-07-19 08:34:59,794]mapper_test.py:195:[INFO]: area: 325 level: 6
[2021-07-19 08:34:59,798]mapper_test.py:73:[INFO]: run case "hyp"
[2021-07-19 08:34:59,799]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:47:24,169]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7998     12.79 %
Or           =        0      0.00 %
Other        =    54512     87.21 %
TOTAL        =    62510    100.00 %
Level =  171.  COs =    2.     1.6 %
Level =  172.  COs =    1.     2.3 %
Level =  176.  COs =    1.     3.1 %
Level =  180.  COs =    1.     3.9 %
Level =  185.  COs =    1.     4.7 %
Level =  191.  COs =    1.     5.5 %
Level =  198.  COs =    1.     6.2 %
Level =  206.  COs =    1.     7.0 %
Level =  215.  COs =    1.     7.8 %
Level =  225.  COs =    1.     8.6 %
Level =  236.  COs =    1.     9.4 %
Level =  248.  COs =    1.    10.2 %
Level =  261.  COs =    1.    10.9 %
Level =  275.  COs =    1.    11.7 %
Level =  290.  COs =    1.    12.5 %
Level =  306.  COs =    1.    13.3 %
Level =  323.  COs =    1.    14.1 %
Level =  341.  COs =    1.    14.8 %
Level =  360.  COs =    1.    15.6 %
Level =  380.  COs =    1.    16.4 %
Level =  401.  COs =    1.    17.2 %
Level =  423.  COs =    1.    18.0 %
Level =  446.  COs =    1.    18.8 %
Level =  470.  COs =    1.    19.5 %
Level =  495.  COs =    1.    20.3 %
Level =  521.  COs =    1.    21.1 %
Level =  548.  COs =    1.    21.9 %
Level =  576.  COs =    1.    22.7 %
Level =  605.  COs =    1.    23.4 %
Level =  635.  COs =    1.    24.2 %
Level =  666.  COs =    1.    25.0 %
Level =  698.  COs =    1.    25.8 %
Level =  731.  COs =    1.    26.6 %
Level =  765.  COs =    1.    27.3 %
Level =  800.  COs =    1.    28.1 %
Level =  836.  COs =    1.    28.9 %
Level =  873.  COs =    1.    29.7 %
Level =  911.  COs =    1.    30.5 %
Level =  950.  COs =    1.    31.2 %
Level =  990.  COs =    1.    32.0 %
Level = 1031.  COs =    1.    32.8 %
Level = 1073.  COs =    1.    33.6 %
Level = 1116.  COs =    1.    34.4 %
Level = 1160.  COs =    1.    35.2 %
Level = 1205.  COs =    1.    35.9 %
Level = 1251.  COs =    1.    36.7 %
Level = 1298.  COs =    1.    37.5 %
Level = 1346.  COs =    1.    38.3 %
Level = 1395.  COs =    1.    39.1 %
Level = 1445.  COs =    1.    39.8 %
Level = 1496.  COs =    1.    40.6 %
Level = 1548.  COs =    1.    41.4 %
Level = 1601.  COs =    1.    42.2 %
Level = 1655.  COs =    1.    43.0 %
Level = 1710.  COs =    1.    43.8 %
Level = 1766.  COs =    1.    44.5 %
Level = 1823.  COs =    1.    45.3 %
Level = 1881.  COs =    1.    46.1 %
Level = 1940.  COs =    1.    46.9 %
Level = 2000.  COs =    1.    47.7 %
Level = 2061.  COs =    1.    48.4 %
Level = 2123.  COs =    1.    49.2 %
Level = 2186.  COs =    1.    50.0 %
Level = 2250.  COs =    1.    50.8 %
Level = 2315.  COs =    1.    51.6 %
Level = 2381.  COs =    1.    52.3 %
Level = 2448.  COs =    1.    53.1 %
Level = 2516.  COs =    1.    53.9 %
Level = 2585.  COs =    1.    54.7 %
Level = 2655.  COs =    1.    55.5 %
Level = 2726.  COs =    1.    56.2 %
Level = 2798.  COs =    1.    57.0 %
Level = 2871.  COs =    1.    57.8 %
Level = 2945.  COs =    1.    58.6 %
Level = 3020.  COs =    1.    59.4 %
Level = 3096.  COs =    1.    60.2 %
Level = 3173.  COs =    1.    60.9 %
Level = 3251.  COs =    1.    61.7 %
Level = 3330.  COs =    1.    62.5 %
Level = 3410.  COs =    1.    63.3 %
Level = 3491.  COs =    1.    64.1 %
Level = 3573.  COs =    1.    64.8 %
Level = 3656.  COs =    1.    65.6 %
Level = 3740.  COs =    1.    66.4 %
Level = 3825.  COs =    1.    67.2 %
Level = 3911.  COs =    1.    68.0 %
Level = 3998.  COs =    1.    68.8 %
Level = 4086.  COs =    1.    69.5 %
Level = 4175.  COs =    1.    70.3 %
Level = 4265.  COs =    1.    71.1 %
Level = 4356.  COs =    1.    71.9 %
Level = 4448.  COs =    1.    72.7 %
Level = 4541.  COs =    1.    73.4 %
Level = 4635.  COs =    1.    74.2 %
Level = 4730.  COs =    1.    75.0 %
Level = 4826.  COs =    1.    75.8 %
Level = 4923.  COs =    1.    76.6 %
Level = 5021.  COs =    1.    77.3 %
Level = 5120.  COs =    1.    78.1 %
Level = 5220.  COs =    1.    78.9 %
Level = 5321.  COs =    1.    79.7 %
Level = 5423.  COs =    1.    80.5 %
Level = 5526.  COs =    1.    81.2 %
Level = 5630.  COs =    1.    82.0 %
Level = 5735.  COs =    1.    82.8 %
Level = 5841.  COs =    1.    83.6 %
Level = 5948.  COs =    1.    84.4 %
Level = 6056.  COs =    1.    85.2 %
Level = 6165.  COs =    1.    85.9 %
Level = 6275.  COs =    1.    86.7 %
Level = 6386.  COs =    1.    87.5 %
Level = 6498.  COs =    1.    88.3 %
Level = 6611.  COs =    1.    89.1 %
Level = 6725.  COs =    1.    89.8 %
Level = 6840.  COs =    1.    90.6 %
Level = 6956.  COs =    1.    91.4 %
Level = 7073.  COs =    1.    92.2 %
Level = 7191.  COs =    1.    93.0 %
Level = 7310.  COs =    1.    93.8 %
Level = 7430.  COs =    1.    94.5 %
Level = 7551.  COs =    1.    95.3 %
Level = 7673.  COs =    1.    96.1 %
Level = 7796.  COs =    1.    96.9 %
Level = 7920.  COs =    1.    97.7 %
Level = 8045.  COs =    1.    98.4 %
Level = 8171.  COs =    1.    99.2 %
Level = 8245.  COs =    1.   100.0 %

[2021-07-19 08:47:24,373]mapper_test.py:135:[INFO]: area: 62510 level: 8245
[2021-07-19 08:47:24,373]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:48:25,167]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.opt.aig
	Report mapping result:
		klut_size()     :82278
		klut.num_gates():82020
		max delay       :8499
		max area        :81895
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14454
		LUT fanins:3	 numbers :20181
		LUT fanins:4	 numbers :47385
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/hyp/hyp.ifpga.v

[2021-07-19 08:48:25,168]mapper_test.py:195:[INFO]: area: 82020 level: 8499
[2021-07-19 08:48:25,173]mapper_test.py:73:[INFO]: run case "DSP_comb"
[2021-07-19 08:48:25,174]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:48:53,520]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.abc.v; print_gates; print_level".

Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =       16      0.12 %
And          =     3069     23.40 %
Or           =        0      0.00 %
Other        =    10030     76.47 %
TOTAL        =    13117    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  140.     4.4 %
Level =    2.  COs =  115.     7.9 %
Level =    3.  COs =   37.     9.0 %
Level =    4.  COs =   38.    10.2 %
Level =    5.  COs =   71.    12.4 %
Level =    6.  COs =  108.    15.7 %
Level =    7.  COs =  146.    20.2 %
Level =    8.  COs =  192.    26.1 %
Level =    9.  COs =  283.    34.8 %
Level =   10.  COs =  139.    39.1 %
Level =   11.  COs =  118.    42.8 %
Level =   12.  COs =  109.    46.1 %
Level =   13.  COs =  376.    57.7 %
Level =   14.  COs =  436.    71.1 %
Level =   15.  COs =  420.    84.0 %
Level =   16.  COs =  181.    89.6 %
Level =   17.  COs =  128.    93.5 %
Level =   18.  COs =  210.   100.0 %

[2021-07-19 08:48:53,562]mapper_test.py:135:[INFO]: area: 13115 level: 18
[2021-07-19 08:48:53,562]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:00,443]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.opt.aig
	Report mapping result:
		klut_size()     :19944
		klut.num_gates():15896
		max delay       :27
		max area        :15815
	LUTs statics:
		LUT fanins:1	 numbers :11
		LUT fanins:2	 numbers :1743
		LUT fanins:3	 numbers :3556
		LUT fanins:4	 numbers :10586
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DSP_comb/DSP_comb.ifpga.v

[2021-07-19 08:49:00,444]mapper_test.py:195:[INFO]: area: 15896 level: 27
[2021-07-19 08:49:00,445]mapper_test.py:73:[INFO]: run case "s510_comb"
[2021-07-19 08:49:00,446]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:00,642]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.abc.v; print_gates; print_level".

Const        =        2      1.98 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       40     39.60 %
Or           =        0      0.00 %
Other        =       59     58.42 %
TOTAL        =      101    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    5.    53.3 %
Level =    4.  COs =    7.   100.0 %

[2021-07-19 08:49:00,643]mapper_test.py:135:[INFO]: area: 99 level: 4
[2021-07-19 08:49:00,643]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:00,686]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.opt.aig
	Report mapping result:
		klut_size()     :124
		klut.num_gates():97
		max delay       :5
		max area        :97
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :78
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s510_comb/s510_comb.ifpga.v

[2021-07-19 08:49:00,686]mapper_test.py:195:[INFO]: area: 97 level: 5
[2021-07-19 08:49:00,689]mapper_test.py:73:[INFO]: run case "ac97_ctrl_comb"
[2021-07-19 08:49:00,690]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:04,014]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.abc.v; print_gates; print_level".

Const        =        2      0.06 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      493     15.63 %
Or           =        0      0.00 %
Other        =     2659     84.31 %
TOTAL        =     3154    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  278.    18.1 %
Level =    2.  COs =  842.    72.5 %
Level =    3.  COs =   92.    78.5 %
Level =    4.  COs =  333.   100.0 %

[2021-07-19 08:49:04,027]mapper_test.py:135:[INFO]: area: 3152 level: 4
[2021-07-19 08:49:04,027]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:05,038]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :5370
		klut.num_gates():3223
		max delay       :6
		max area        :3223
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :392
		LUT fanins:3	 numbers :328
		LUT fanins:4	 numbers :2503
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ac97_ctrl_comb/ac97_ctrl_comb.ifpga.v

[2021-07-19 08:49:05,039]mapper_test.py:195:[INFO]: area: 3223 level: 6
[2021-07-19 08:49:05,041]mapper_test.py:73:[INFO]: run case "int2float"
[2021-07-19 08:49:05,041]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:05,229]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %

[2021-07-19 08:49:05,229]mapper_test.py:135:[INFO]: area: 88 level: 6
[2021-07-19 08:49:05,229]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:05,271]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :106
		klut.num_gates():93
		max delay       :7
		max area        :93
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :64
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v

[2021-07-19 08:49:05,272]mapper_test.py:195:[INFO]: area: 93 level: 7
[2021-07-19 08:49:05,273]mapper_test.py:73:[INFO]: run case "b15_comb"
[2021-07-19 08:49:05,274]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:12,067]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %

[2021-07-19 08:49:12,078]mapper_test.py:135:[INFO]: area: 3753 level: 12
[2021-07-19 08:49:12,078]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:13,606]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :4917
		klut.num_gates():4464
		max delay       :17
		max area        :4465
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :429
		LUT fanins:3	 numbers :727
		LUT fanins:4	 numbers :3308
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v

[2021-07-19 08:49:13,607]mapper_test.py:195:[INFO]: area: 4464 level: 17
[2021-07-19 08:49:13,609]mapper_test.py:73:[INFO]: run case "DMA_comb"
[2021-07-19 08:49:13,610]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:19,450]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %

[2021-07-19 08:49:19,463]mapper_test.py:135:[INFO]: area: 3896 level: 9
[2021-07-19 08:49:19,463]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:20,929]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :6581
		klut.num_gates():4352
		max delay       :13
		max area        :4332
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :419
		LUT fanins:3	 numbers :543
		LUT fanins:4	 numbers :3390
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v

[2021-07-19 08:49:20,929]mapper_test.py:195:[INFO]: area: 4352 level: 13
[2021-07-19 08:49:20,931]mapper_test.py:73:[INFO]: run case "b21_comb"
[2021-07-19 08:49:20,932]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:30,493]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.abc.v; print_gates; print_level".

Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1208     26.16 %
Or           =        0      0.00 %
Other        =     3406     73.77 %
TOTAL        =     4617    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    4.     4.2 %
Level =    5.  COs =   13.     7.0 %
Level =    6.  COs =   80.    24.6 %
Level =    7.  COs =   27.    30.5 %
Level =    8.  COs =   12.    33.2 %
Level =    9.  COs =    4.    34.1 %
Level =   10.  COs =    7.    35.6 %
Level =   11.  COs =   13.    38.5 %
Level =   12.  COs =   16.    42.0 %
Level =   13.  COs =   18.    45.9 %
Level =   14.  COs =   52.    57.4 %
Level =   15.  COs =  194.   100.0 %

[2021-07-19 08:49:30,506]mapper_test.py:135:[INFO]: area: 4615 level: 15
[2021-07-19 08:49:30,506]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:32,798]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.opt.aig
	Report mapping result:
		klut_size()     :6099
		klut.num_gates():5636
		max delay       :22
		max area        :5568
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1082
		LUT fanins:4	 numbers :3347
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_comb/b21_comb.ifpga.v

[2021-07-19 08:49:32,799]mapper_test.py:195:[INFO]: area: 5636 level: 22
[2021-07-19 08:49:32,800]mapper_test.py:73:[INFO]: run case "systemcdes_comb"
[2021-07-19 08:49:32,801]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:34,852]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.abc.v; print_gates; print_level".

Const        =        2      0.20 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      213     21.60 %
Or           =        0      0.00 %
Other        =      771     78.19 %
TOTAL        =      986    100.00 %
Level =    0.  COs =    2.     1.6 %
Level =    1.  COs =    3.     3.9 %
Level =    2.  COs =    2.     5.5 %
Level =    3.  COs =   33.    31.2 %
Level =    4.  COs =   29.    53.9 %
Level =    5.  COs =   27.    75.0 %
Level =    9.  COs =   32.   100.0 %

[2021-07-19 08:49:34,855]mapper_test.py:135:[INFO]: area: 984 level: 9
[2021-07-19 08:49:34,855]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:35,417]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.opt.aig
	Report mapping result:
		klut_size()     :1289
		klut.num_gates():1040
		max delay       :13
		max area        :1008
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :163
		LUT fanins:3	 numbers :172
		LUT fanins:4	 numbers :705
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcdes_comb/systemcdes_comb.ifpga.v

[2021-07-19 08:49:35,417]mapper_test.py:195:[INFO]: area: 1040 level: 13
[2021-07-19 08:49:35,419]mapper_test.py:73:[INFO]: run case "z4ml_comb"
[2021-07-19 08:49:35,419]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:35,525]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        6    100.00 %
TOTAL        =        6    100.00 %
Level =    1.  COs =    1.    25.0 %
Level =    2.  COs =    1.    50.0 %
Level =    3.  COs =    2.   100.0 %

[2021-07-19 08:49:35,525]mapper_test.py:135:[INFO]: area: 6 level: 3
[2021-07-19 08:49:35,525]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:35,541]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.opt.aig
	Report mapping result:
		klut_size()     :16
		klut.num_gates():7
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/z4ml_comb/z4ml_comb.ifpga.v

[2021-07-19 08:49:35,541]mapper_test.py:195:[INFO]: area: 7 level: 3
[2021-07-19 08:49:35,544]mapper_test.py:73:[INFO]: run case "CM162_comb"
[2021-07-19 08:49:35,544]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:35,651]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     37.50 %
Or           =        0      0.00 %
Other        =       10     62.50 %
TOTAL        =       16    100.00 %
Level =    2.  COs =    1.    20.0 %
Level =    3.  COs =    2.    60.0 %
Level =    4.  COs =    2.   100.0 %

[2021-07-19 08:49:35,652]mapper_test.py:135:[INFO]: area: 16 level: 4
[2021-07-19 08:49:35,652]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:35,670]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.opt.aig
	Report mapping result:
		klut_size()     :33
		klut.num_gates():17
		max delay       :5
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM162_comb/CM162_comb.ifpga.v

[2021-07-19 08:49:35,670]mapper_test.py:195:[INFO]: area: 17 level: 5
[2021-07-19 08:49:35,671]mapper_test.py:73:[INFO]: run case "cmb_comb"
[2021-07-19 08:49:35,672]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:35,778]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     53.33 %
Or           =        0      0.00 %
Other        =        7     46.67 %
TOTAL        =       15    100.00 %
Level =    2.  COs =    2.    50.0 %
Level =    3.  COs =    2.   100.0 %

[2021-07-19 08:49:35,778]mapper_test.py:135:[INFO]: area: 15 level: 3
[2021-07-19 08:49:35,779]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:35,794]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.opt.aig
	Report mapping result:
		klut_size()     :34
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cmb_comb/cmb_comb.ifpga.v

[2021-07-19 08:49:35,794]mapper_test.py:195:[INFO]: area: 16 level: 3
[2021-07-19 08:49:35,796]mapper_test.py:73:[INFO]: run case "priority"
[2021-07-19 08:49:35,796]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:36,185]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %

[2021-07-19 08:49:36,186]mapper_test.py:135:[INFO]: area: 206 level: 29
[2021-07-19 08:49:36,186]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:36,246]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :345
		klut.num_gates():215
		max delay       :30
		max area        :214
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :159
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v

[2021-07-19 08:49:36,246]mapper_test.py:195:[INFO]: area: 215 level: 30
[2021-07-19 08:49:36,248]mapper_test.py:73:[INFO]: run case "b04_comb"
[2021-07-19 08:49:36,248]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:36,569]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.abc.v; print_gates; print_level".

Const        =        2      1.12 %
Buffer       =        0      0.00 %
Inverter     =        1      0.56 %
And          =       25     13.97 %
Or           =        0      0.00 %
Other        =      151     84.36 %
TOTAL        =      179    100.00 %
Level =    0.  COs =    2.     2.9 %
Level =    1.  COs =   34.    52.9 %
Level =    2.  COs =    9.    66.2 %
Level =    3.  COs =    2.    69.1 %
Level =    4.  COs =    1.    70.6 %
Level =    5.  COs =    1.    72.1 %
Level =    6.  COs =   19.   100.0 %

[2021-07-19 08:49:36,570]mapper_test.py:135:[INFO]: area: 177 level: 6
[2021-07-19 08:49:36,570]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:36,647]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.opt.aig
	Report mapping result:
		klut_size()     :276
		klut.num_gates():197
		max delay       :7
		max area        :196
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :148
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b04_comb/b04_comb.ifpga.v

[2021-07-19 08:49:36,648]mapper_test.py:195:[INFO]: area: 197 level: 7
[2021-07-19 08:49:36,649]mapper_test.py:73:[INFO]: run case "CM163_comb"
[2021-07-19 08:49:36,650]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:36,757]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        7     53.85 %
Or           =        0      0.00 %
Other        =        6     46.15 %
TOTAL        =       13    100.00 %
Level =    2.  COs =    2.    40.0 %
Level =    3.  COs =    3.   100.0 %

[2021-07-19 08:49:36,757]mapper_test.py:135:[INFO]: area: 13 level: 3
[2021-07-19 08:49:36,757]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:36,774]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.opt.aig
	Report mapping result:
		klut_size()     :33
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM163_comb/CM163_comb.ifpga.v

[2021-07-19 08:49:36,774]mapper_test.py:195:[INFO]: area: 15 level: 3
[2021-07-19 08:49:36,776]mapper_test.py:73:[INFO]: run case "s35932_comb"
[2021-07-19 08:49:36,777]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:39,830]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %

[2021-07-19 08:49:39,838]mapper_test.py:135:[INFO]: area: 2546 level: 3
[2021-07-19 08:49:39,838]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:40,718]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :4055
		klut.num_gates():2546
		max delay       :4
		max area        :2546
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1298
		LUT fanins:3	 numbers :293
		LUT fanins:4	 numbers :955
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v

[2021-07-19 08:49:40,719]mapper_test.py:195:[INFO]: area: 2546 level: 4
[2021-07-19 08:49:40,720]mapper_test.py:73:[INFO]: run case "s13207_comb"
[2021-07-19 08:49:40,721]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:41,072]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.abc.v; print_gates; print_level".

Const        =        2      0.78 %
Buffer       =        0      0.00 %
Inverter     =        9      3.49 %
And          =       98     37.98 %
Or           =        0      0.00 %
Other        =      149     57.75 %
TOTAL        =      258    100.00 %
Level =    0.  COs =    2.     1.2 %
Level =    1.  COs =   71.    44.8 %
Level =    2.  COs =   24.    59.5 %
Level =    3.  COs =   30.    77.9 %
Level =    4.  COs =   36.   100.0 %

[2021-07-19 08:49:41,073]mapper_test.py:135:[INFO]: area: 256 level: 4
[2021-07-19 08:49:41,073]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:41,160]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.opt.aig
	Report mapping result:
		klut_size()     :451
		klut.num_gates():280
		max delay       :5
		max area        :271
	LUTs statics:
		LUT fanins:1	 numbers :9
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :75
		LUT fanins:4	 numbers :144
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s13207_comb/s13207_comb.ifpga.v

[2021-07-19 08:49:41,160]mapper_test.py:195:[INFO]: area: 280 level: 5
[2021-07-19 08:49:41,162]mapper_test.py:73:[INFO]: run case "tv80_comb"
[2021-07-19 08:49:41,162]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:45,909]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.abc.v; print_gates; print_level".

Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        2      0.07 %
And          =      804     29.13 %
Or           =        0      0.00 %
Other        =     1952     70.72 %
TOTAL        =     2760    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    6.     2.2 %
Level =    2.  COs =    1.     2.5 %
Level =    3.  COs =   10.     5.2 %
Level =    5.  COs =   19.    10.4 %
Level =    6.  COs =   23.    16.7 %
Level =    7.  COs =    4.    17.8 %
Level =    8.  COs =    8.    20.0 %
Level =    9.  COs =    8.    22.2 %
Level =   10.  COs =    8.    24.4 %
Level =   11.  COs =   24.    31.0 %
Level =   12.  COs =    9.    33.4 %
Level =   13.  COs =    9.    35.9 %
Level =   14.  COs =   32.    44.7 %
Level =   15.  COs =   45.    57.0 %
Level =   16.  COs =   37.    67.1 %
Level =   17.  COs =  120.   100.0 %

[2021-07-19 08:49:45,917]mapper_test.py:135:[INFO]: area: 2758 level: 17
[2021-07-19 08:49:45,918]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:47,073]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.opt.aig
	Report mapping result:
		klut_size()     :3769
		klut.num_gates():3400
		max delay       :22
		max area        :3383
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :330
		LUT fanins:3	 numbers :658
		LUT fanins:4	 numbers :2410
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tv80_comb/tv80_comb.ifpga.v

[2021-07-19 08:49:47,073]mapper_test.py:195:[INFO]: area: 3400 level: 22
[2021-07-19 08:49:47,075]mapper_test.py:73:[INFO]: run case "dec"
[2021-07-19 08:49:47,075]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:47,360]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      288    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =      288    100.00 %
Level =    2.  COs =  256.   100.0 %

[2021-07-19 08:49:47,361]mapper_test.py:135:[INFO]: area: 288 level: 2
[2021-07-19 08:49:47,361]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:47,414]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.opt.aig
	Report mapping result:
		klut_size()     :298
		klut.num_gates():288
		max delay       :2
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/dec/dec.ifpga.v

[2021-07-19 08:49:47,414]mapper_test.py:195:[INFO]: area: 288 level: 2
[2021-07-19 08:49:47,416]mapper_test.py:73:[INFO]: run case "s820_comb"
[2021-07-19 08:49:47,416]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:47,630]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.abc.v; print_gates; print_level".

Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       52     44.07 %
Or           =        0      0.00 %
Other        =       64     54.24 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    9.    76.0 %
Level =    5.  COs =    6.   100.0 %

[2021-07-19 08:49:47,630]mapper_test.py:135:[INFO]: area: 116 level: 5
[2021-07-19 08:49:47,630]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:47,676]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.opt.aig
	Report mapping result:
		klut_size()     :141
		klut.num_gates():116
		max delay       :6
		max area        :116
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s820_comb/s820_comb.ifpga.v

[2021-07-19 08:49:47,676]mapper_test.py:195:[INFO]: area: 116 level: 6
[2021-07-19 08:49:47,678]mapper_test.py:73:[INFO]: run case "arbiter"
[2021-07-19 08:49:47,678]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:49:55,605]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %

[2021-07-19 08:49:55,615]mapper_test.py:135:[INFO]: area: 4245 level: 30
[2021-07-19 08:49:55,615]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:49:57,126]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :3876
		klut.num_gates():3618
		max delay       :21
		max area        :3618
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :640
		LUT fanins:3	 numbers :128
		LUT fanins:4	 numbers :2850
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v

[2021-07-19 08:49:57,127]mapper_test.py:195:[INFO]: area: 3618 level: 21
[2021-07-19 08:49:57,128]mapper_test.py:73:[INFO]: run case "b20_comb"
[2021-07-19 08:49:57,129]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:07,579]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %

[2021-07-19 08:50:07,593]mapper_test.py:135:[INFO]: area: 5011 level: 15
[2021-07-19 08:50:07,593]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:10,079]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :6454
		klut.num_gates():5991
		max delay       :22
		max area        :5924
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1275
		LUT fanins:3	 numbers :1210
		LUT fanins:4	 numbers :3505
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v

[2021-07-19 08:50:10,079]mapper_test.py:195:[INFO]: area: 5991 level: 22
[2021-07-19 08:50:10,080]mapper_test.py:73:[INFO]: run case "b02_comb"
[2021-07-19 08:50:10,081]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:10,193]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.abc.v; print_gates; print_level".

Const        =        2     33.33 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     16.67 %
Or           =        0      0.00 %
Other        =        3     50.00 %
TOTAL        =        6    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    4.   100.0 %

[2021-07-19 08:50:10,194]mapper_test.py:135:[INFO]: area: 4 level: 1
[2021-07-19 08:50:10,194]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:10,213]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():4
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b02_comb/b02_comb.ifpga.v

[2021-07-19 08:50:10,213]mapper_test.py:195:[INFO]: area: 4 level: 1
[2021-07-19 08:50:10,215]mapper_test.py:73:[INFO]: run case "i2c"
[2021-07-19 08:50:10,216]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:10,792]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.abc.v; print_gates; print_level".

Const        =        1      0.23 %
Buffer       =       14      3.27 %
Inverter     =        0      0.00 %
And          =      166     38.79 %
Or           =        0      0.00 %
Other        =      247     57.71 %
TOTAL        =      428    100.00 %
Level =    0.  COs =    1.     0.7 %
Level =    1.  COs =   27.    19.7 %
Level =    2.  COs =   18.    32.4 %
Level =    3.  COs =   46.    64.8 %
Level =    4.  COs =    9.    71.1 %
Level =    5.  COs =   17.    83.1 %
Level =    6.  COs =   24.   100.0 %

[2021-07-19 08:50:10,793]mapper_test.py:135:[INFO]: area: 413 level: 6
[2021-07-19 08:50:10,793]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:10,939]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.opt.aig
	Report mapping result:
		klut_size()     :626
		klut.num_gates():477
		max delay       :7
		max area        :477
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :390
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/i2c/i2c.ifpga.v

[2021-07-19 08:50:10,939]mapper_test.py:195:[INFO]: area: 477 level: 7
[2021-07-19 08:50:10,941]mapper_test.py:73:[INFO]: run case "C17.iscas_comb"
[2021-07-19 08:50:10,941]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:11,040]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2    100.00 %
TOTAL        =        2    100.00 %
Level =    1.  COs =    2.   100.0 %

[2021-07-19 08:50:11,040]mapper_test.py:135:[INFO]: area: 2 level: 1
[2021-07-19 08:50:11,040]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:11,052]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :9
		klut.num_gates():2
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C17.iscas_comb/C17.iscas_comb.ifpga.v

[2021-07-19 08:50:11,052]mapper_test.py:195:[INFO]: area: 2 level: 1
[2021-07-19 08:50:11,054]mapper_test.py:73:[INFO]: run case "C1355.iscas_comb"
[2021-07-19 08:50:11,055]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:11,466]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     17.50 %
Or           =        0      0.00 %
Other        =       66     82.50 %
TOTAL        =       80    100.00 %
Level =    6.  COs =   32.   100.0 %

[2021-07-19 08:50:11,466]mapper_test.py:135:[INFO]: area: 80 level: 6
[2021-07-19 08:50:11,467]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:11,578]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :148
		klut.num_gates():105
		max delay       :7
		max area        :105
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :41
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1355.iscas_comb/C1355.iscas_comb.ifpga.v

[2021-07-19 08:50:11,578]mapper_test.py:195:[INFO]: area: 105 level: 7
[2021-07-19 08:50:11,580]mapper_test.py:73:[INFO]: run case "systemcaes_comb"
[2021-07-19 08:50:11,580]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:18,871]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.abc.v; print_gates; print_level".

Const        =        2      0.07 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      245      8.30 %
Or           =        0      0.00 %
Other        =     2706     91.64 %
TOTAL        =     2953    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    8.     1.5 %
Level =    2.  COs =   99.    16.2 %
Level =    3.  COs =    4.    16.8 %
Level =    4.  COs =   22.    20.1 %
Level =    5.  COs =   26.    24.0 %
Level =    7.  COs =   42.    30.2 %
Level =    8.  COs =   33.    35.1 %
Level =    9.  COs =   64.    44.6 %
Level =   10.  COs =  100.    59.5 %
Level =   11.  COs =  272.   100.0 %

[2021-07-19 08:50:18,880]mapper_test.py:135:[INFO]: area: 2951 level: 11
[2021-07-19 08:50:18,880]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:20,751]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.opt.aig
	Report mapping result:
		klut_size()     :4658
		klut.num_gates():3729
		max delay       :15
		max area        :3706
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :240
		LUT fanins:3	 numbers :989
		LUT fanins:4	 numbers :2500
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/systemcaes_comb/systemcaes_comb.ifpga.v

[2021-07-19 08:50:20,752]mapper_test.py:195:[INFO]: area: 3729 level: 15
[2021-07-19 08:50:20,753]mapper_test.py:73:[INFO]: run case "b9_comb"
[2021-07-19 08:50:20,754]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:20,935]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.33 %
And          =       17     39.53 %
Or           =        0      0.00 %
Other        =       25     58.14 %
TOTAL        =       43    100.00 %
Level =    1.  COs =    6.    28.6 %
Level =    2.  COs =    4.    47.6 %
Level =    3.  COs =   11.   100.0 %

[2021-07-19 08:50:20,936]mapper_test.py:135:[INFO]: area: 43 level: 3
[2021-07-19 08:50:20,936]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:20,959]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.opt.aig
	Report mapping result:
		klut_size()     :86
		klut.num_gates():43
		max delay       :4
		max area        :40
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b9_comb/b9_comb.ifpga.v

[2021-07-19 08:50:20,959]mapper_test.py:195:[INFO]: area: 43 level: 4
[2021-07-19 08:50:20,960]mapper_test.py:73:[INFO]: run case "b03_comb"
[2021-07-19 08:50:20,960]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:21,184]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %

[2021-07-19 08:50:21,184]mapper_test.py:135:[INFO]: area: 110 level: 4
[2021-07-19 08:50:21,185]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:21,232]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :158
		klut.num_gates():122
		max delay       :5
		max area        :121
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :96
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v

[2021-07-19 08:50:21,232]mapper_test.py:195:[INFO]: area: 122 level: 5
[2021-07-19 08:50:21,234]mapper_test.py:73:[INFO]: run case "C432.iscas_comb"
[2021-07-19 08:50:21,234]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:21,385]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %

[2021-07-19 08:50:21,386]mapper_test.py:135:[INFO]: area: 62 level: 11
[2021-07-19 08:50:21,386]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:21,419]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :99
		klut.num_gates():61
		max delay       :12
		max area        :60
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :45
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v

[2021-07-19 08:50:21,419]mapper_test.py:195:[INFO]: area: 61 level: 12
[2021-07-19 08:50:21,421]mapper_test.py:73:[INFO]: run case "C7552.iscas_comb"
[2021-07-19 08:50:21,421]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:22,696]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        1      0.22 %
Inverter     =        1      0.22 %
And          =       60     13.39 %
Or           =        0      0.00 %
Other        =      386     86.16 %
TOTAL        =      448    100.00 %
Level =    1.  COs =    9.    16.4 %
Level =    2.  COs =    2.    20.0 %
Level =    3.  COs =    1.    21.8 %
Level =    4.  COs =    1.    23.6 %
Level =    5.  COs =    6.    34.5 %
Level =    6.  COs =   12.    56.4 %
Level =    7.  COs =    7.    69.1 %
Level =    8.  COs =   10.    87.3 %
Level =    9.  COs =    7.   100.0 %

[2021-07-19 08:50:22,698]mapper_test.py:135:[INFO]: area: 447 level: 9
[2021-07-19 08:50:22,698]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:23,045]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :693
		klut.num_gates():485
		max delay       :13
		max area        :478
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :138
		LUT fanins:4	 numbers :310
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C7552.iscas_comb/C7552.iscas_comb.ifpga.v

[2021-07-19 08:50:23,045]mapper_test.py:195:[INFO]: area: 485 level: 13
[2021-07-19 08:50:23,047]mapper_test.py:73:[INFO]: run case "s386_comb"
[2021-07-19 08:50:23,047]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:23,198]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %

[2021-07-19 08:50:23,198]mapper_test.py:135:[INFO]: area: 63 level: 3
[2021-07-19 08:50:23,198]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:23,227]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :76
		klut.num_gates():61
		max delay       :4
		max area        :61
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v

[2021-07-19 08:50:23,228]mapper_test.py:195:[INFO]: area: 61 level: 4
[2021-07-19 08:50:23,229]mapper_test.py:73:[INFO]: run case "s420_1_comb"
[2021-07-19 08:50:23,230]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:23,372]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.abc.v; print_gates; print_level".

Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        6     11.11 %
And          =       23     42.59 %
Or           =        0      0.00 %
Other        =       23     42.59 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    9.    44.0 %
Level =    2.  COs =    3.    56.0 %
Level =    3.  COs =    6.    80.0 %
Level =    4.  COs =    5.   100.0 %

[2021-07-19 08:50:23,373]mapper_test.py:135:[INFO]: area: 52 level: 4
[2021-07-19 08:50:23,373]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:23,400]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.opt.aig
	Report mapping result:
		klut_size()     :89
		klut.num_gates():53
		max delay       :5
		max area        :47
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s420_1_comb/s420_1_comb.ifpga.v

[2021-07-19 08:50:23,400]mapper_test.py:195:[INFO]: area: 53 level: 5
[2021-07-19 08:50:23,402]mapper_test.py:73:[INFO]: run case "wb_conmax_comb"
[2021-07-19 08:50:23,403]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:47,069]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %

[2021-07-19 08:50:47,118]mapper_test.py:135:[INFO]: area: 14157 level: 9
[2021-07-19 08:50:47,118]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:52,761]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :20809
		klut.num_gates():18908
		max delay       :11
		max area        :18867
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :704
		LUT fanins:3	 numbers :5419
		LUT fanins:4	 numbers :12785
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v

[2021-07-19 08:50:52,761]mapper_test.py:195:[INFO]: area: 18908 level: 11
[2021-07-19 08:50:52,785]mapper_test.py:73:[INFO]: run case "CM138_comb"
[2021-07-19 08:50:52,785]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:52,891]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        2     20.00 %
Or           =        0      0.00 %
Other        =        8     80.00 %
TOTAL        =       10    100.00 %
Level =    2.  COs =    8.   100.0 %

[2021-07-19 08:50:52,891]mapper_test.py:135:[INFO]: area: 10 level: 2
[2021-07-19 08:50:52,891]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:52,905]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.opt.aig
	Report mapping result:
		klut_size()     :18
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM138_comb/CM138_comb.ifpga.v

[2021-07-19 08:50:52,905]mapper_test.py:195:[INFO]: area: 10 level: 2
[2021-07-19 08:50:52,907]mapper_test.py:73:[INFO]: run case "C1908.iscas_comb"
[2021-07-19 08:50:52,908]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:53,272]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %

[2021-07-19 08:50:53,273]mapper_test.py:135:[INFO]: area: 111 level: 9
[2021-07-19 08:50:53,273]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:53,383]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :163
		klut.num_gates():128
		max delay       :12
		max area        :128
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :70
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v

[2021-07-19 08:50:53,383]mapper_test.py:195:[INFO]: area: 128 level: 12
[2021-07-19 08:50:53,385]mapper_test.py:73:[INFO]: run case "b05_comb"
[2021-07-19 08:50:53,385]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:50:53,840]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.abc.v; print_gates; print_level".

Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       69     25.94 %
Or           =        0      0.00 %
Other        =      195     73.31 %
TOTAL        =      266    100.00 %
Level =    0.  COs =    2.     3.3 %
Level =    1.  COs =    3.     8.3 %
Level =    2.  COs =    2.    11.7 %
Level =    3.  COs =    7.    23.3 %
Level =    4.  COs =   16.    50.0 %
Level =    5.  COs =    5.    58.3 %
Level =    6.  COs =    3.    63.3 %
Level =    7.  COs =    1.    65.0 %
Level =    8.  COs =    1.    66.7 %
Level =    9.  COs =   20.   100.0 %

[2021-07-19 08:50:53,841]mapper_test.py:135:[INFO]: area: 264 level: 9
[2021-07-19 08:50:53,841]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:50:53,995]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.opt.aig
	Report mapping result:
		klut_size()     :347
		klut.num_gates():310
		max delay       :14
		max area        :310
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :204
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b05_comb/b05_comb.ifpga.v

[2021-07-19 08:50:53,995]mapper_test.py:195:[INFO]: area: 310 level: 14
[2021-07-19 08:50:53,997]mapper_test.py:73:[INFO]: run case "b21_1_comb"
[2021-07-19 08:50:53,998]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:51:04,311]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1246     25.39 %
Or           =        0      0.00 %
Other        =     3659     74.55 %
TOTAL        =     4908    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =    9.     6.3 %
Level =    6.  COs =   47.    16.6 %
Level =    7.  COs =   45.    26.5 %
Level =    8.  COs =   19.    30.6 %
Level =    9.  COs =   20.    35.0 %
Level =   10.  COs =   10.    37.2 %
Level =   11.  COs =    3.    37.9 %
Level =   12.  COs =    7.    39.4 %
Level =   13.  COs =   13.    42.2 %
Level =   14.  COs =   35.    49.9 %
Level =   15.  COs =   46.    60.0 %
Level =   16.  COs =  183.   100.0 %

[2021-07-19 08:51:04,324]mapper_test.py:135:[INFO]: area: 4906 level: 16
[2021-07-19 08:51:04,324]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:51:06,805]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.opt.aig
	Report mapping result:
		klut_size()     :6626
		klut.num_gates():6163
		max delay       :22
		max area        :6095
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1319
		LUT fanins:3	 numbers :1165
		LUT fanins:4	 numbers :3678
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b21_1_comb/b21_1_comb.ifpga.v

[2021-07-19 08:51:06,806]mapper_test.py:195:[INFO]: area: 6163 level: 22
[2021-07-19 08:51:06,807]mapper_test.py:73:[INFO]: run case "CM82_comb"
[2021-07-19 08:51:06,808]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:51:06,916]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        4    100.00 %
TOTAL        =        4    100.00 %
Level =    1.  COs =    1.    33.3 %
Level =    2.  COs =    2.   100.0 %

[2021-07-19 08:51:06,916]mapper_test.py:135:[INFO]: area: 4 level: 2
[2021-07-19 08:51:06,916]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:51:06,931]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.opt.aig
	Report mapping result:
		klut_size()     :12
		klut.num_gates():5
		max delay       :2
		max area        :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM82_comb/CM82_comb.ifpga.v

[2021-07-19 08:51:06,931]mapper_test.py:195:[INFO]: area: 5 level: 2
[2021-07-19 08:51:06,933]mapper_test.py:73:[INFO]: run case "f51m_comb"
[2021-07-19 08:51:06,934]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:51:07,088]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %

[2021-07-19 08:51:07,088]mapper_test.py:135:[INFO]: area: 37 level: 4
[2021-07-19 08:51:07,089]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:51:07,127]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :64
		klut.num_gates():54
		max delay       :7
		max area        :53
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :39
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v

[2021-07-19 08:51:07,127]mapper_test.py:195:[INFO]: area: 54 level: 7
[2021-07-19 08:51:07,128]mapper_test.py:73:[INFO]: run case "b07_comb"
[2021-07-19 08:51:07,129]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:51:07,453]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.abc.v; print_gates; print_level".

Const        =        2      1.23 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       39     23.93 %
Or           =        0      0.00 %
Other        =      122     74.85 %
TOTAL        =      163    100.00 %
Level =    0.  COs =    2.     4.7 %
Level =    2.  COs =    9.    25.6 %
Level =    3.  COs =    7.    41.9 %
Level =    4.  COs =    9.    62.8 %
Level =    5.  COs =   16.   100.0 %

[2021-07-19 08:51:07,454]mapper_test.py:135:[INFO]: area: 161 level: 5
[2021-07-19 08:51:07,454]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:51:07,545]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.opt.aig
	Report mapping result:
		klut_size()     :220
		klut.num_gates():176
		max delay       :6
		max area        :176
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :124
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b07_comb/b07_comb.ifpga.v

[2021-07-19 08:51:07,545]mapper_test.py:195:[INFO]: area: 176 level: 6
[2021-07-19 08:51:07,547]mapper_test.py:73:[INFO]: run case "mux_comb"
[2021-07-19 08:51:07,547]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:51:07,657]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %

[2021-07-19 08:51:07,657]mapper_test.py:135:[INFO]: area: 13 level: 4
[2021-07-19 08:51:07,657]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:51:07,675]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.opt.aig
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :12
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mux_comb/mux_comb.ifpga.v

[2021-07-19 08:51:07,675]mapper_test.py:195:[INFO]: area: 14 level: 4
[2021-07-19 08:51:07,677]mapper_test.py:73:[INFO]: run case "b08_comb"
[2021-07-19 08:51:07,677]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:51:07,831]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.abc.v; print_gates; print_level".

Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       11     20.37 %
Or           =        0      0.00 %
Other        =       41     75.93 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    8.    43.5 %
Level =    2.  COs =    4.    60.9 %
Level =    3.  COs =    5.    82.6 %
Level =    5.  COs =    4.   100.0 %

[2021-07-19 08:51:07,832]mapper_test.py:135:[INFO]: area: 52 level: 5
[2021-07-19 08:51:07,832]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:51:07,868]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.opt.aig
	Report mapping result:
		klut_size()     :83
		klut.num_gates():51
		max delay       :6
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b08_comb/b08_comb.ifpga.v

[2021-07-19 08:51:07,868]mapper_test.py:195:[INFO]: area: 51 level: 6
[2021-07-19 08:51:07,870]mapper_test.py:73:[INFO]: run case "s382_comb"
[2021-07-19 08:51:07,870]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:51:08,005]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.abc.v; print_gates; print_level".

Const        =        2      4.00 %
Buffer       =        0      0.00 %
Inverter     =        2      4.00 %
And          =       16     32.00 %
Or           =        0      0.00 %
Other        =       30     60.00 %
TOTAL        =       50    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =    4.    24.0 %
Level =    2.  COs =    2.    32.0 %
Level =    3.  COs =    7.    60.0 %
Level =    4.  COs =   10.   100.0 %

[2021-07-19 08:51:08,005]mapper_test.py:135:[INFO]: area: 48 level: 4
[2021-07-19 08:51:08,005]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:51:08,034]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.opt.aig
	Report mapping result:
		klut_size()     :74
		klut.num_gates():52
		max delay       :5
		max area        :50
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s382_comb/s382_comb.ifpga.v

[2021-07-19 08:51:08,035]mapper_test.py:195:[INFO]: area: 52 level: 5
[2021-07-19 08:51:08,036]mapper_test.py:73:[INFO]: run case "traffic_cl_comb"
[2021-07-19 08:51:08,037]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:51:08,139]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     33.33 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    2.  COs =    1.   100.0 %

[2021-07-19 08:51:08,139]mapper_test.py:135:[INFO]: area: 3 level: 2
[2021-07-19 08:51:08,139]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:51:08,151]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():3
		max delay       :2
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :2
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/traffic_cl_comb/traffic_cl_comb.ifpga.v

[2021-07-19 08:51:08,151]mapper_test.py:195:[INFO]: area: 3 level: 2
[2021-07-19 08:51:08,153]mapper_test.py:73:[INFO]: run case "decod_comb"
[2021-07-19 08:51:08,154]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:51:08,265]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %

[2021-07-19 08:51:08,266]mapper_test.py:135:[INFO]: area: 18 level: 2
[2021-07-19 08:51:08,266]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:51:08,279]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v

[2021-07-19 08:51:08,279]mapper_test.py:195:[INFO]: area: 18 level: 2
[2021-07-19 08:51:08,281]mapper_test.py:73:[INFO]: run case "ss_pcm_comb"
[2021-07-19 08:51:08,281]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:51:08,494]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %

[2021-07-19 08:51:08,494]mapper_test.py:135:[INFO]: area: 111 level: 3
[2021-07-19 08:51:08,494]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:51:08,542]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :233
		klut.num_gates():128
		max delay       :3
		max area        :128
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :98
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v

[2021-07-19 08:51:08,543]mapper_test.py:195:[INFO]: area: 128 level: 3
[2021-07-19 08:51:08,544]mapper_test.py:73:[INFO]: run case "s1196_comb"
[2021-07-19 08:51:08,545]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:51:08,867]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.abc.v; print_gates; print_level".

Const        =        2      0.97 %
Buffer       =        0      0.00 %
Inverter     =        1      0.48 %
And          =       83     40.10 %
Or           =        0      0.00 %
Other        =      121     58.45 %
TOTAL        =      207    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    5.    21.2 %
Level =    2.  COs =    3.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    1.    54.5 %
Level =    6.  COs =    4.    66.7 %
Level =    7.  COs =   11.   100.0 %

[2021-07-19 08:51:08,869]mapper_test.py:135:[INFO]: area: 205 level: 7
[2021-07-19 08:51:08,869]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:51:08,952]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.opt.aig
	Report mapping result:
		klut_size()     :250
		klut.num_gates():217
		max delay       :9
		max area        :216
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :150
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1196_comb/s1196_comb.ifpga.v

[2021-07-19 08:51:08,953]mapper_test.py:195:[INFO]: area: 217 level: 9
[2021-07-19 08:51:08,956]mapper_test.py:73:[INFO]: run case "des_perf_comb"
[2021-07-19 08:51:08,957]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:52:17,789]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.abc.v; print_gates; print_level".

Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     7011     26.62 %
Or           =        0      0.00 %
Other        =    19322     73.37 %
TOTAL        =    26335    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  112.     6.9 %
Level =    5.  COs =  251.    22.1 %
Level =    6.  COs = 1285.   100.0 %

[2021-07-19 08:52:17,873]mapper_test.py:135:[INFO]: area: 26333 level: 6
[2021-07-19 08:52:17,874]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:52:35,987]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.opt.aig
	Report mapping result:
		klut_size()     :32755
		klut.num_gates():26928
		max delay       :9
		max area        :26928
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3761
		LUT fanins:3	 numbers :2053
		LUT fanins:4	 numbers :21114
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/des_perf_comb/des_perf_comb.ifpga.v

[2021-07-19 08:52:35,987]mapper_test.py:195:[INFO]: area: 26928 level: 9
[2021-07-19 08:52:35,989]mapper_test.py:73:[INFO]: run case "cu_comb"
[2021-07-19 08:52:35,990]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:52:36,109]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      4.76 %
And          =       10     47.62 %
Or           =        0      0.00 %
Other        =       10     47.62 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    3.    27.3 %
Level =    2.  COs =    2.    45.5 %
Level =    3.  COs =    6.   100.0 %

[2021-07-19 08:52:36,109]mapper_test.py:135:[INFO]: area: 21 level: 3
[2021-07-19 08:52:36,110]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:52:36,127]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.opt.aig
	Report mapping result:
		klut_size()     :38
		klut.num_gates():22
		max delay       :4
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cu_comb/cu_comb.ifpga.v

[2021-07-19 08:52:36,127]mapper_test.py:195:[INFO]: area: 22 level: 4
[2021-07-19 08:52:36,130]mapper_test.py:73:[INFO]: run case "div"
[2021-07-19 08:52:36,130]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:53:23,005]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     2928     23.19 %
Or           =        0      0.00 %
Other        =     9699     76.81 %
TOTAL        =    12627    100.00 %
Level =    6.  COs =    1.     0.8 %
Level =    8.  COs =    2.     2.3 %
Level =   11.  COs =    1.     3.1 %
Level =   16.  COs =    1.     3.9 %
Level =   22.  COs =    1.     4.7 %
Level =   30.  COs =    1.     5.5 %
Level =   38.  COs =    1.     6.2 %
Level =   47.  COs =    1.     7.0 %
Level =   55.  COs =    1.     7.8 %
Level =   63.  COs =    1.     8.6 %
Level =   71.  COs =    1.     9.4 %
Level =   81.  COs =    1.    10.2 %
Level =   91.  COs =    1.    10.9 %
Level =  101.  COs =    1.    11.7 %
Level =  113.  COs =    1.    12.5 %
Level =  125.  COs =    1.    13.3 %
Level =  137.  COs =    1.    14.1 %
Level =  151.  COs =    1.    14.8 %
Level =  165.  COs =    1.    15.6 %
Level =  179.  COs =    1.    16.4 %
Level =  195.  COs =    1.    17.2 %
Level =  211.  COs =    1.    18.0 %
Level =  227.  COs =    1.    18.8 %
Level =  245.  COs =    1.    19.5 %
Level =  263.  COs =    1.    20.3 %
Level =  281.  COs =    1.    21.1 %
Level =  301.  COs =    1.    21.9 %
Level =  321.  COs =    1.    22.7 %
Level =  341.  COs =    1.    23.4 %
Level =  362.  COs =    1.    24.2 %
Level =  384.  COs =    1.    25.0 %
Level =  407.  COs =    1.    25.8 %
Level =  430.  COs =    1.    26.6 %
Level =  454.  COs =    1.    27.3 %
Level =  479.  COs =    1.    28.1 %
Level =  505.  COs =    1.    28.9 %
Level =  531.  COs =    1.    29.7 %
Level =  558.  COs =    1.    30.5 %
Level =  585.  COs =    1.    31.2 %
Level =  613.  COs =    1.    32.0 %
Level =  642.  COs =    1.    32.8 %
Level =  671.  COs =    1.    33.6 %
Level =  701.  COs =    1.    34.4 %
Level =  731.  COs =    1.    35.2 %
Level =  763.  COs =    1.    35.9 %
Level =  795.  COs =    1.    36.7 %
Level =  827.  COs =    1.    37.5 %
Level =  861.  COs =    1.    38.3 %
Level =  895.  COs =    1.    39.1 %
Level =  930.  COs =    1.    39.8 %
Level =  965.  COs =    1.    40.6 %
Level = 1001.  COs =    1.    41.4 %
Level = 1037.  COs =    1.    42.2 %
Level = 1075.  COs =    1.    43.0 %
Level = 1113.  COs =    1.    43.8 %
Level = 1151.  COs =    1.    44.5 %
Level = 1191.  COs =    1.    45.3 %
Level = 1231.  COs =    1.    46.1 %
Level = 1271.  COs =    1.    46.9 %
Level = 1313.  COs =    1.    47.7 %
Level = 1355.  COs =    1.    48.4 %
Level = 1397.  COs =    1.    49.2 %
Level = 1427.  COs =   65.   100.0 %

[2021-07-19 08:53:23,045]mapper_test.py:135:[INFO]: area: 12627 level: 1427
[2021-07-19 08:53:23,045]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:53:33,531]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.opt.aig
	Report mapping result:
		klut_size()     :23007
		klut.num_gates():22877
		max delay       :1534
		max area        :22852
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4825
		LUT fanins:3	 numbers :4223
		LUT fanins:4	 numbers :13829
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/div/div.ifpga.v

[2021-07-19 08:53:33,531]mapper_test.py:195:[INFO]: area: 22877 level: 1534
[2021-07-19 08:53:33,533]mapper_test.py:73:[INFO]: run case "aes_core_comb"
[2021-07-19 08:53:33,534]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:53:47,459]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.abc.v; print_gates; print_level".

Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3246     38.48 %
Or           =        0      0.00 %
Other        =     5187     61.49 %
TOTAL        =     8435    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    4.     1.5 %
Level =    2.  COs =   11.     4.2 %
Level =    3.  COs =    2.     4.7 %
Level =    6.  COs =   39.    14.4 %
Level =    7.  COs =  124.    45.2 %
Level =    8.  COs =  221.   100.0 %

[2021-07-19 08:53:47,484]mapper_test.py:135:[INFO]: area: 8433 level: 8
[2021-07-19 08:53:47,484]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:53:50,481]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.opt.aig
	Report mapping result:
		klut_size()     :9241
		klut.num_gates():8708
		max delay       :12
		max area        :8708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :939
		LUT fanins:3	 numbers :835
		LUT fanins:4	 numbers :6934
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/aes_core_comb/aes_core_comb.ifpga.v

[2021-07-19 08:53:50,481]mapper_test.py:195:[INFO]: area: 8708 level: 12
[2021-07-19 08:53:50,482]mapper_test.py:73:[INFO]: run case "s832_comb"
[2021-07-19 08:53:50,483]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:53:50,703]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %

[2021-07-19 08:53:50,703]mapper_test.py:135:[INFO]: area: 116 level: 5
[2021-07-19 08:53:50,704]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:53:50,752]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :145
		klut.num_gates():120
		max delay       :6
		max area        :120
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :88
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v

[2021-07-19 08:53:50,753]mapper_test.py:195:[INFO]: area: 120 level: 6
[2021-07-19 08:53:50,755]mapper_test.py:73:[INFO]: run case "cavlc"
[2021-07-19 08:53:50,755]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:53:51,160]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       79     27.34 %
Or           =        0      0.00 %
Other        =      210     72.66 %
TOTAL        =      289    100.00 %
Level =    3.  COs =    2.    18.2 %
Level =    4.  COs =    1.    27.3 %
Level =    6.  COs =    8.   100.0 %

[2021-07-19 08:53:51,161]mapper_test.py:135:[INFO]: area: 289 level: 6
[2021-07-19 08:53:51,161]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:53:51,257]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.opt.aig
	Report mapping result:
		klut_size()     :310
		klut.num_gates():298
		max delay       :8
		max area        :298
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cavlc/cavlc.ifpga.v

[2021-07-19 08:53:51,258]mapper_test.py:195:[INFO]: area: 298 level: 8
[2021-07-19 08:53:51,259]mapper_test.py:73:[INFO]: run case "s9234_1_comb"
[2021-07-19 08:53:51,260]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:53:51,695]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.75 %
Buffer       =        0      0.00 %
Inverter     =        4      1.50 %
And          =       89     33.33 %
Or           =        0      0.00 %
Other        =      172     64.42 %
TOTAL        =      267    100.00 %
Level =    0.  COs =    2.     2.3 %
Level =    1.  COs =   14.    18.2 %
Level =    2.  COs =    2.    20.5 %
Level =    3.  COs =   12.    34.1 %
Level =    4.  COs =    8.    43.2 %
Level =    5.  COs =   12.    56.8 %
Level =    6.  COs =   17.    76.1 %
Level =    7.  COs =    8.    85.2 %
Level =    8.  COs =   13.   100.0 %

[2021-07-19 08:53:51,696]mapper_test.py:135:[INFO]: area: 265 level: 8
[2021-07-19 08:53:51,696]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:53:51,816]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.opt.aig
	Report mapping result:
		klut_size()     :451
		klut.num_gates():303
		max delay       :10
		max area        :288
	LUTs statics:
		LUT fanins:1	 numbers :4
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :70
		LUT fanins:4	 numbers :183
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s9234_1_comb/s9234_1_comb.ifpga.v

[2021-07-19 08:53:51,816]mapper_test.py:195:[INFO]: area: 303 level: 10
[2021-07-19 08:53:51,818]mapper_test.py:73:[INFO]: run case "sqrt"
[2021-07-19 08:53:51,819]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:54:19,544]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1011     16.27 %
Or           =        0      0.00 %
Other        =     5201     83.73 %
TOTAL        =     6212    100.00 %
Level =    1.  COs =    2.     3.1 %
Level =    3.  COs =    1.     4.7 %
Level =    6.  COs =    1.     6.2 %
Level =    9.  COs =    1.     7.8 %
Level =   14.  COs =    1.     9.4 %
Level =   20.  COs =    1.    10.9 %
Level =   27.  COs =    1.    12.5 %
Level =   35.  COs =    1.    14.1 %
Level =   44.  COs =    1.    15.6 %
Level =   54.  COs =    1.    17.2 %
Level =   65.  COs =    1.    18.8 %
Level =   77.  COs =    1.    20.3 %
Level =   90.  COs =    1.    21.9 %
Level =  104.  COs =    1.    23.4 %
Level =  119.  COs =    1.    25.0 %
Level =  135.  COs =    1.    26.6 %
Level =  152.  COs =    1.    28.1 %
Level =  170.  COs =    1.    29.7 %
Level =  189.  COs =    1.    31.2 %
Level =  209.  COs =    1.    32.8 %
Level =  230.  COs =    1.    34.4 %
Level =  252.  COs =    1.    35.9 %
Level =  275.  COs =    1.    37.5 %
Level =  299.  COs =    1.    39.1 %
Level =  324.  COs =    1.    40.6 %
Level =  350.  COs =    1.    42.2 %
Level =  377.  COs =    1.    43.8 %
Level =  405.  COs =    1.    45.3 %
Level =  434.  COs =    1.    46.9 %
Level =  464.  COs =    1.    48.4 %
Level =  495.  COs =    1.    50.0 %
Level =  527.  COs =    1.    51.6 %
Level =  560.  COs =    1.    53.1 %
Level =  594.  COs =    1.    54.7 %
Level =  629.  COs =    1.    56.2 %
Level =  665.  COs =    1.    57.8 %
Level =  702.  COs =    1.    59.4 %
Level =  740.  COs =    1.    60.9 %
Level =  779.  COs =    1.    62.5 %
Level =  819.  COs =    1.    64.1 %
Level =  860.  COs =    1.    65.6 %
Level =  902.  COs =    1.    67.2 %
Level =  945.  COs =    1.    68.8 %
Level =  989.  COs =    1.    70.3 %
Level = 1034.  COs =    1.    71.9 %
Level = 1080.  COs =    1.    73.4 %
Level = 1127.  COs =    1.    75.0 %
Level = 1175.  COs =    1.    76.6 %
Level = 1224.  COs =    1.    78.1 %
Level = 1274.  COs =    1.    79.7 %
Level = 1325.  COs =    1.    81.2 %
Level = 1377.  COs =    1.    82.8 %
Level = 1430.  COs =    1.    84.4 %
Level = 1484.  COs =    1.    85.9 %
Level = 1539.  COs =    1.    87.5 %
Level = 1595.  COs =    1.    89.1 %
Level = 1652.  COs =    1.    90.6 %
Level = 1710.  COs =    1.    92.2 %
Level = 1769.  COs =    1.    93.8 %
Level = 1829.  COs =    1.    95.3 %
Level = 1890.  COs =    1.    96.9 %
Level = 1952.  COs =    1.    98.4 %
Level = 1975.  COs =    1.   100.0 %

[2021-07-19 08:54:19,563]mapper_test.py:135:[INFO]: area: 6212 level: 1975
[2021-07-19 08:54:19,564]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:54:24,527]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.opt.aig
	Report mapping result:
		klut_size()     :6947
		klut.num_gates():6817
		max delay       :2053
		max area        :6754
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :318
		LUT fanins:3	 numbers :506
		LUT fanins:4	 numbers :5993
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sqrt/sqrt.ifpga.v

[2021-07-19 08:54:24,527]mapper_test.py:195:[INFO]: area: 6817 level: 2053
[2021-07-19 08:54:24,529]mapper_test.py:73:[INFO]: run case "cc_comb"
[2021-07-19 08:54:24,530]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:54:24,644]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        2     10.53 %
And          =        7     36.84 %
Or           =        0      0.00 %
Other        =       10     52.63 %
TOTAL        =       19    100.00 %
Level =    1.  COs =    3.    20.0 %
Level =    2.  COs =   12.   100.0 %

[2021-07-19 08:54:24,644]mapper_test.py:135:[INFO]: area: 19 level: 2
[2021-07-19 08:54:24,644]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:54:24,662]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.opt.aig
	Report mapping result:
		klut_size()     :47
		klut.num_gates():24
		max delay       :3
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :18
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cc_comb/cc_comb.ifpga.v

[2021-07-19 08:54:24,663]mapper_test.py:195:[INFO]: area: 24 level: 3
[2021-07-19 08:54:24,665]mapper_test.py:73:[INFO]: run case "wb_dma_comb"
[2021-07-19 08:54:24,665]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:54:26,106]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.abc.v; print_gates; print_level".

Const        =        2      0.18 %
Buffer       =        0      0.00 %
Inverter     =        2      0.18 %
And          =      228     21.03 %
Or           =        0      0.00 %
Other        =      852     78.60 %
TOTAL        =     1084    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =   13.     2.6 %
Level =    2.  COs =   24.     6.9 %
Level =    3.  COs =  193.    40.8 %
Level =    4.  COs =   83.    55.4 %
Level =    5.  COs =   74.    68.4 %
Level =    6.  COs =  180.   100.0 %

[2021-07-19 08:54:26,110]mapper_test.py:135:[INFO]: area: 1082 level: 6
[2021-07-19 08:54:26,110]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:54:26,561]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.opt.aig
	Report mapping result:
		klut_size()     :2040
		klut.num_gates():1305
		max delay       :9
		max area        :1297
	LUTs statics:
		LUT fanins:1	 numbers :2
		LUT fanins:2	 numbers :75
		LUT fanins:3	 numbers :300
		LUT fanins:4	 numbers :928
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_dma_comb/wb_dma_comb.ifpga.v

[2021-07-19 08:54:26,561]mapper_test.py:195:[INFO]: area: 1305 level: 9
[2021-07-19 08:54:26,562]mapper_test.py:73:[INFO]: run case "cht_comb"
[2021-07-19 08:54:26,563]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:54:26,699]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      2.63 %
Or           =        0      0.00 %
Other        =       37     97.37 %
TOTAL        =       38    100.00 %
Level =    1.  COs =   27.    75.0 %
Level =    2.  COs =    9.   100.0 %

[2021-07-19 08:54:26,700]mapper_test.py:135:[INFO]: area: 38 level: 2
[2021-07-19 08:54:26,700]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:54:26,723]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.opt.aig
	Report mapping result:
		klut_size()     :87
		klut.num_gates():38
		max delay       :2
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :37
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cht_comb/cht_comb.ifpga.v

[2021-07-19 08:54:26,723]mapper_test.py:195:[INFO]: area: 38 level: 2
[2021-07-19 08:54:26,725]mapper_test.py:73:[INFO]: run case "s526_comb"
[2021-07-19 08:54:26,725]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:54:26,871]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.abc.v; print_gates; print_level".

Const        =        2      3.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     38.89 %
Or           =        0      0.00 %
Other        =       31     57.41 %
TOTAL        =       54    100.00 %
Level =    0.  COs =    2.     8.7 %
Level =    1.  COs =    4.    26.1 %
Level =    2.  COs =    1.    30.4 %
Level =    3.  COs =   11.    78.3 %
Level =    4.  COs =    5.   100.0 %

[2021-07-19 08:54:26,871]mapper_test.py:135:[INFO]: area: 52 level: 4
[2021-07-19 08:54:26,872]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:54:26,903]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.opt.aig
	Report mapping result:
		klut_size()     :84
		klut.num_gates():58
		max delay       :5
		max area        :58
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :36
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s526_comb/s526_comb.ifpga.v

[2021-07-19 08:54:26,904]mapper_test.py:195:[INFO]: area: 58 level: 5
[2021-07-19 08:54:26,907]mapper_test.py:73:[INFO]: run case "b18_1_comb"
[2021-07-19 08:54:26,908]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:55:24,135]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %

[2021-07-19 08:55:24,209]mapper_test.py:135:[INFO]: area: 24156 level: 18
[2021-07-19 08:55:24,209]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:55:36,678]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :31941
		klut.num_gates():29133
		max delay       :25
		max area        :29102
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2851
		LUT fanins:3	 numbers :5299
		LUT fanins:4	 numbers :20982
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v

[2021-07-19 08:55:36,678]mapper_test.py:195:[INFO]: area: 29133 level: 25
[2021-07-19 08:55:36,680]mapper_test.py:73:[INFO]: run case "log2"
[2021-07-19 08:55:36,681]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:56:17,316]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     3428     33.58 %
Or           =        0      0.00 %
Other        =     6781     66.42 %
TOTAL        =    10209    100.00 %
Level =   90.  COs =    2.     6.2 %
Level =   91.  COs =    1.     9.4 %
Level =   92.  COs =    1.    12.5 %
Level =   93.  COs =    2.    18.8 %
Level =   94.  COs =    1.    21.9 %
Level =   95.  COs =    1.    25.0 %
Level =   96.  COs =    1.    28.1 %
Level =   97.  COs =    1.    31.2 %
Level =   98.  COs =    1.    34.4 %
Level =   99.  COs =    1.    37.5 %
Level =  100.  COs =    2.    43.8 %
Level =  101.  COs =    1.    46.9 %
Level =  102.  COs =    1.    50.0 %
Level =  103.  COs =    2.    56.2 %
Level =  104.  COs =    1.    59.4 %
Level =  105.  COs =    2.    65.6 %
Level =  106.  COs =    2.    71.9 %
Level =  107.  COs =    1.    75.0 %
Level =  108.  COs =    2.    81.2 %
Level =  109.  COs =    1.    84.4 %
Level =  110.  COs =    2.    90.6 %
Level =  111.  COs =    1.    93.8 %
Level =  112.  COs =    1.    96.9 %
Level =  113.  COs =    1.   100.0 %

[2021-07-19 08:56:17,343]mapper_test.py:135:[INFO]: area: 10209 level: 113
[2021-07-19 08:56:17,343]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:56:25,644]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.opt.aig
	Report mapping result:
		klut_size()     :13435
		klut.num_gates():13401
		max delay       :172
		max area        :13401
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2484
		LUT fanins:3	 numbers :4050
		LUT fanins:4	 numbers :6867
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/log2/log2.ifpga.v

[2021-07-19 08:56:25,645]mapper_test.py:195:[INFO]: area: 13401 level: 172
[2021-07-19 08:56:25,646]mapper_test.py:73:[INFO]: run case "C6288.iscas_comb"
[2021-07-19 08:56:25,647]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:56:28,597]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %

[2021-07-19 08:56:28,600]mapper_test.py:135:[INFO]: area: 525 level: 26
[2021-07-19 08:56:28,600]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:56:29,190]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :745
		klut.num_gates():711
		max delay       :28
		max area        :711
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :241
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :446
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v

[2021-07-19 08:56:29,190]mapper_test.py:195:[INFO]: area: 711 level: 28
[2021-07-19 08:56:29,192]mapper_test.py:73:[INFO]: run case "x2_comb"
[2021-07-19 08:56:29,192]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:56:29,304]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    1.  COs =    4.    57.1 %
Level =    2.  COs =    1.    71.4 %
Level =    3.  COs =    2.   100.0 %

[2021-07-19 08:56:29,304]mapper_test.py:135:[INFO]: area: 16 level: 3
[2021-07-19 08:56:29,304]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:56:29,321]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.opt.aig
	Report mapping result:
		klut_size()     :31
		klut.num_gates():19
		max delay       :3
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x2_comb/x2_comb.ifpga.v

[2021-07-19 08:56:29,321]mapper_test.py:195:[INFO]: area: 19 level: 3
[2021-07-19 08:56:29,323]mapper_test.py:73:[INFO]: run case "b06_comb"
[2021-07-19 08:56:29,323]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:56:29,434]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.abc.v; print_gates; print_level".

Const        =        2     16.67 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      8.33 %
Or           =        0      0.00 %
Other        =        9     75.00 %
TOTAL        =       12    100.00 %
Level =    0.  COs =    2.    20.0 %
Level =    1.  COs =    7.    90.0 %
Level =    2.  COs =    1.   100.0 %

[2021-07-19 08:56:29,435]mapper_test.py:135:[INFO]: area: 10 level: 2
[2021-07-19 08:56:29,435]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:56:29,456]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.opt.aig
	Report mapping result:
		klut_size()     :17
		klut.num_gates():10
		max delay       :2
		max area        :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b06_comb/b06_comb.ifpga.v

[2021-07-19 08:56:29,457]mapper_test.py:195:[INFO]: area: 10 level: 2
[2021-07-19 08:56:29,458]mapper_test.py:73:[INFO]: run case "b22_1_comb"
[2021-07-19 08:56:29,459]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:56:45,196]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %

[2021-07-19 08:56:45,216]mapper_test.py:135:[INFO]: area: 7167 level: 16
[2021-07-19 08:56:45,216]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:56:48,853]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :9235
		klut.num_gates():8590
		max delay       :22
		max area        :8520
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1750
		LUT fanins:3	 numbers :1632
		LUT fanins:4	 numbers :5207
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v

[2021-07-19 08:56:48,854]mapper_test.py:195:[INFO]: area: 8590 level: 22
[2021-07-19 08:56:48,856]mapper_test.py:73:[INFO]: run case "b17_1_comb"
[2021-07-19 08:56:48,857]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:10,661]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.02 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     2431     21.59 %
Or           =        0      0.00 %
Other        =     8826     78.38 %
TOTAL        =    11260    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =    6.     0.6 %
Level =    2.  COs =   70.     5.9 %
Level =    3.  COs =    9.     6.6 %
Level =    4.  COs =   23.     8.4 %
Level =    5.  COs =   19.     9.8 %
Level =    6.  COs =  131.    19.8 %
Level =    7.  COs =   17.    21.0 %
Level =    8.  COs =   74.    26.7 %
Level =    9.  COs =  195.    41.5 %
Level =   10.  COs =  238.    59.6 %
Level =   11.  COs =  117.    68.5 %
Level =   12.  COs =  415.   100.0 %

[2021-07-19 08:57:10,693]mapper_test.py:135:[INFO]: area: 11258 level: 12
[2021-07-19 08:57:10,693]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:15,436]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.opt.aig
	Report mapping result:
		klut_size()     :14514
		klut.num_gates():13164
		max delay       :18
		max area        :13163
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1152
		LUT fanins:3	 numbers :2264
		LUT fanins:4	 numbers :9748
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b17_1_comb/b17_1_comb.ifpga.v

[2021-07-19 08:57:15,436]mapper_test.py:195:[INFO]: area: 13164 level: 18
[2021-07-19 08:57:15,438]mapper_test.py:73:[INFO]: run case "b09_comb"
[2021-07-19 08:57:15,438]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:15,631]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.abc.v; print_gates; print_level".

Const        =        2      2.70 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       21     28.38 %
Or           =        0      0.00 %
Other        =       51     68.92 %
TOTAL        =       74    100.00 %
Level =    0.  COs =    2.     6.7 %
Level =    1.  COs =    1.    10.0 %
Level =    2.  COs =   16.    63.3 %
Level =    3.  COs =    2.    70.0 %
Level =    4.  COs =    9.   100.0 %

[2021-07-19 08:57:15,632]mapper_test.py:135:[INFO]: area: 72 level: 4
[2021-07-19 08:57:15,632]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:15,670]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.opt.aig
	Report mapping result:
		klut_size()     :109
		klut.num_gates():78
		max delay       :4
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :72
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b09_comb/b09_comb.ifpga.v

[2021-07-19 08:57:15,671]mapper_test.py:195:[INFO]: area: 78 level: 4
[2021-07-19 08:57:15,673]mapper_test.py:73:[INFO]: run case "pci_conf_cyc_addr_dec_comb"
[2021-07-19 08:57:15,673]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:15,801]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       12     36.36 %
Or           =        0      0.00 %
Other        =       21     63.64 %
TOTAL        =       33    100.00 %
Level =    2.  COs =   21.   100.0 %

[2021-07-19 08:57:15,801]mapper_test.py:135:[INFO]: area: 33 level: 2
[2021-07-19 08:57:15,802]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:15,822]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.opt.aig
	Report mapping result:
		klut_size()     :58
		klut.num_gates():34
		max delay       :3
		max area        :34
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :31
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_conf_cyc_addr_dec_comb/pci_conf_cyc_addr_dec_comb.ifpga.v

[2021-07-19 08:57:15,823]mapper_test.py:195:[INFO]: area: 34 level: 3
[2021-07-19 08:57:15,825]mapper_test.py:73:[INFO]: run case "router"
[2021-07-19 08:57:15,825]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:16,014]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.abc.v; print_gates; print_level".

Const        =       27     29.03 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       34     36.56 %
Or           =        0      0.00 %
Other        =       32     34.41 %
TOTAL        =       93    100.00 %
Level =    0.  COs =   27.    90.0 %
Level =    8.  COs =    1.    93.3 %
Level =    9.  COs =    2.   100.0 %

[2021-07-19 08:57:16,015]mapper_test.py:135:[INFO]: area: 66 level: 9
[2021-07-19 08:57:16,015]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:16,049]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.opt.aig
	Report mapping result:
		klut_size()     :142
		klut.num_gates():80
		max delay       :11
		max area        :79
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/router/router.ifpga.v

[2021-07-19 08:57:16,050]mapper_test.py:195:[INFO]: area: 80 level: 11
[2021-07-19 08:57:16,052]mapper_test.py:73:[INFO]: run case "s641_comb"
[2021-07-19 08:57:16,053]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:16,187]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.abc.v; print_gates; print_level".

Const        =        2      3.17 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     44.44 %
Or           =        0      0.00 %
Other        =       33     52.38 %
TOTAL        =       63    100.00 %
Level =    0.  COs =    2.     5.9 %
Level =    1.  COs =    5.    20.6 %
Level =    2.  COs =    5.    35.3 %
Level =    3.  COs =    4.    47.1 %
Level =    4.  COs =    9.    73.5 %
Level =    5.  COs =    9.   100.0 %

[2021-07-19 08:57:16,187]mapper_test.py:135:[INFO]: area: 61 level: 5
[2021-07-19 08:57:16,187]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:16,214]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.opt.aig
	Report mapping result:
		klut_size()     :111
		klut.num_gates():66
		max delay       :7
		max area        :63
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :37
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s641_comb/s641_comb.ifpga.v

[2021-07-19 08:57:16,215]mapper_test.py:195:[INFO]: area: 66 level: 7
[2021-07-19 08:57:16,216]mapper_test.py:73:[INFO]: run case "pair_comb"
[2021-07-19 08:57:16,217]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:17,014]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %

[2021-07-19 08:57:17,016]mapper_test.py:135:[INFO]: area: 479 level: 7
[2021-07-19 08:57:17,016]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:17,210]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :754
		klut.num_gates():580
		max delay       :10
		max area        :578
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :89
		LUT fanins:3	 numbers :112
		LUT fanins:4	 numbers :379
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v

[2021-07-19 08:57:17,210]mapper_test.py:195:[INFO]: area: 580 level: 10
[2021-07-19 08:57:17,212]mapper_test.py:73:[INFO]: run case "b20_1_comb"
[2021-07-19 08:57:17,212]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:27,944]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1304     25.33 %
Or           =        0      0.00 %
Other        =     3841     74.61 %
TOTAL        =     5148    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    5.     3.3 %
Level =    4.  COs =    5.     4.4 %
Level =    5.  COs =   24.     9.6 %
Level =    6.  COs =   67.    24.3 %
Level =    7.  COs =   23.    29.4 %
Level =    8.  COs =   19.    33.6 %
Level =    9.  COs =    7.    35.1 %
Level =   10.  COs =    9.    37.1 %
Level =   11.  COs =   11.    39.5 %
Level =   12.  COs =   14.    42.5 %
Level =   13.  COs =   25.    48.0 %
Level =   14.  COs =   40.    56.8 %
Level =   15.  COs =  197.   100.0 %

[2021-07-19 08:57:27,958]mapper_test.py:135:[INFO]: area: 5146 level: 15
[2021-07-19 08:57:27,958]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:30,552]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.opt.aig
	Report mapping result:
		klut_size()     :6755
		klut.num_gates():6292
		max delay       :22
		max area        :6222
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1233
		LUT fanins:3	 numbers :1236
		LUT fanins:4	 numbers :3822
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_1_comb/b20_1_comb.ifpga.v

[2021-07-19 08:57:30,553]mapper_test.py:195:[INFO]: area: 6292 level: 22
[2021-07-19 08:57:30,555]mapper_test.py:73:[INFO]: run case "pcler8_cl_comb"
[2021-07-19 08:57:30,555]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:30,697]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       13     38.24 %
Or           =        0      0.00 %
Other        =       21     61.76 %
TOTAL        =       34    100.00 %
Level =    1.  COs =    8.    47.1 %
Level =    3.  COs =    1.    52.9 %
Level =    4.  COs =    8.   100.0 %

[2021-07-19 08:57:30,697]mapper_test.py:135:[INFO]: area: 34 level: 4
[2021-07-19 08:57:30,697]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:30,720]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :67
		klut.num_gates():38
		max delay       :5
		max area        :38
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :23
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcler8_cl_comb/pcler8_cl_comb.ifpga.v

[2021-07-19 08:57:30,720]mapper_test.py:195:[INFO]: area: 38 level: 5
[2021-07-19 08:57:30,722]mapper_test.py:73:[INFO]: run case "b15_1_comb"
[2021-07-19 08:57:30,722]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:37,636]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %

[2021-07-19 08:57:37,647]mapper_test.py:135:[INFO]: area: 3741 level: 12
[2021-07-19 08:57:37,647]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:39,191]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :4924
		klut.num_gates():4471
		max delay       :16
		max area        :4472
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :397
		LUT fanins:3	 numbers :769
		LUT fanins:4	 numbers :3305
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v

[2021-07-19 08:57:39,191]mapper_test.py:195:[INFO]: area: 4471 level: 16
[2021-07-19 08:57:39,193]mapper_test.py:73:[INFO]: run case "s38417_comb"
[2021-07-19 08:57:39,193]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:42,255]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.abc.v; print_gates; print_level".

Const        =        2      0.09 %
Buffer       =        0      0.00 %
Inverter     =       74      3.21 %
And          =      513     22.28 %
Or           =        0      0.00 %
Other        =     1714     74.42 %
TOTAL        =     2303    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  113.    15.0 %
Level =    2.  COs =  205.    41.7 %
Level =    3.  COs =   49.    48.0 %
Level =    4.  COs =   54.    55.1 %
Level =    5.  COs =   69.    64.1 %
Level =    6.  COs =   66.    72.7 %
Level =    7.  COs =   58.    80.2 %
Level =    8.  COs =   33.    84.5 %
Level =    9.  COs =  119.   100.0 %

[2021-07-19 08:57:42,261]mapper_test.py:135:[INFO]: area: 2301 level: 9
[2021-07-19 08:57:42,261]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:43,170]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.opt.aig
	Report mapping result:
		klut_size()     :3681
		klut.num_gates():2500
		max delay       :12
		max area        :2389
	LUTs statics:
		LUT fanins:1	 numbers :69
		LUT fanins:2	 numbers :252
		LUT fanins:3	 numbers :772
		LUT fanins:4	 numbers :1407
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38417_comb/s38417_comb.ifpga.v

[2021-07-19 08:57:43,170]mapper_test.py:195:[INFO]: area: 2500 level: 12
[2021-07-19 08:57:43,172]mapper_test.py:73:[INFO]: run case "usb_phy_comb"
[2021-07-19 08:57:43,173]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:43,403]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.abc.v; print_gates; print_level".

Const        =        2      1.34 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     36.91 %
Or           =        0      0.00 %
Other        =       92     61.74 %
TOTAL        =      149    100.00 %
Level =    0.  COs =    2.     2.7 %
Level =    1.  COs =   14.    21.3 %
Level =    2.  COs =   31.    62.7 %
Level =    3.  COs =   28.   100.0 %

[2021-07-19 08:57:43,404]mapper_test.py:135:[INFO]: area: 147 level: 3
[2021-07-19 08:57:43,404]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:43,461]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.opt.aig
	Report mapping result:
		klut_size()     :253
		klut.num_gates():153
		max delay       :4
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :20
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_phy_comb/usb_phy_comb.ifpga.v

[2021-07-19 08:57:43,462]mapper_test.py:195:[INFO]: area: 153 level: 4
[2021-07-19 08:57:43,463]mapper_test.py:73:[INFO]: run case "s38584_comb"
[2021-07-19 08:57:43,464]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:45,658]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.abc.v; print_gates; print_level".

Const        =        2      0.12 %
Buffer       =        0      0.00 %
Inverter     =        6      0.36 %
And          =      464     27.93 %
Or           =        0      0.00 %
Other        =     1189     71.58 %
TOTAL        =     1661    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =  129.    19.4 %
Level =    2.  COs =   62.    28.6 %
Level =    3.  COs =   86.    41.3 %
Level =    4.  COs =  139.    61.8 %
Level =    5.  COs =  124.    80.2 %
Level =    6.  COs =  134.   100.0 %

[2021-07-19 08:57:45,664]mapper_test.py:135:[INFO]: area: 1659 level: 6
[2021-07-19 08:57:45,664]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:46,232]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.opt.aig
	Report mapping result:
		klut_size()     :2730
		klut.num_gates():1955
		max delay       :7
		max area        :1947
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :276
		LUT fanins:3	 numbers :408
		LUT fanins:4	 numbers :1265
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s38584_comb/s38584_comb.ifpga.v

[2021-07-19 08:57:46,233]mapper_test.py:195:[INFO]: area: 1955 level: 7
[2021-07-19 08:57:46,234]mapper_test.py:73:[INFO]: run case "tcon_comb"
[2021-07-19 08:57:46,235]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:46,339]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        8    100.00 %
TOTAL        =        8    100.00 %
Level =    1.  COs =    8.   100.0 %

[2021-07-19 08:57:46,339]mapper_test.py:135:[INFO]: area: 8 level: 1
[2021-07-19 08:57:46,339]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:46,352]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():8
		max delay       :1
		max area        :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/tcon_comb/tcon_comb.ifpga.v

[2021-07-19 08:57:46,352]mapper_test.py:195:[INFO]: area: 8 level: 1
[2021-07-19 08:57:46,354]mapper_test.py:73:[INFO]: run case "x4_comb"
[2021-07-19 08:57:46,355]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:46,614]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      4.96 %
And          =       37     30.58 %
Or           =        0      0.00 %
Other        =       78     64.46 %
TOTAL        =      121    100.00 %
Level =    1.  COs =   21.    29.6 %
Level =    2.  COs =    3.    33.8 %
Level =    3.  COs =   39.    88.7 %
Level =    4.  COs =    8.   100.0 %

[2021-07-19 08:57:46,615]mapper_test.py:135:[INFO]: area: 121 level: 4
[2021-07-19 08:57:46,615]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:46,671]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.opt.aig
	Report mapping result:
		klut_size()     :249
		klut.num_gates():153
		max delay       :4
		max area        :147
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :111
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/x4_comb/x4_comb.ifpga.v

[2021-07-19 08:57:46,672]mapper_test.py:195:[INFO]: area: 153 level: 4
[2021-07-19 08:57:46,673]mapper_test.py:73:[INFO]: run case "spi_comb"
[2021-07-19 08:57:46,674]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:48,568]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.abc.v; print_gates; print_level".

Const        =        2      0.16 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      319     25.08 %
Or           =        0      0.00 %
Other        =      951     74.76 %
TOTAL        =     1272    100.00 %
Level =    0.  COs =    2.     0.8 %
Level =    1.  COs =   10.     5.0 %
Level =    2.  COs =    1.     5.4 %
Level =    3.  COs =   68.    33.9 %
Level =    4.  COs =    6.    36.4 %
Level =    5.  COs =   18.    43.9 %
Level =    6.  COs =    5.    46.0 %
Level =   10.  COs =  129.   100.0 %

[2021-07-19 08:57:48,572]mapper_test.py:135:[INFO]: area: 1270 level: 10
[2021-07-19 08:57:48,572]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:49,096]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.opt.aig
	Report mapping result:
		klut_size()     :1645
		klut.num_gates():1403
		max delay       :13
		max area        :1403
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :241
		LUT fanins:4	 numbers :1063
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/spi_comb/spi_comb.ifpga.v

[2021-07-19 08:57:49,096]mapper_test.py:195:[INFO]: area: 1403 level: 13
[2021-07-19 08:57:49,098]mapper_test.py:73:[INFO]: run case "pcle_cl_comb"
[2021-07-19 08:57:49,099]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:49,234]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        8     38.10 %
Or           =        0      0.00 %
Other        =       13     61.90 %
TOTAL        =       21    100.00 %
Level =    2.  COs =    1.    11.1 %
Level =    3.  COs =    8.   100.0 %

[2021-07-19 08:57:49,234]mapper_test.py:135:[INFO]: area: 21 level: 3
[2021-07-19 08:57:49,234]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:49,254]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.opt.aig
	Report mapping result:
		klut_size()     :47
		klut.num_gates():26
		max delay       :4
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pcle_cl_comb/pcle_cl_comb.ifpga.v

[2021-07-19 08:57:49,255]mapper_test.py:195:[INFO]: area: 26 level: 4
[2021-07-19 08:57:49,256]mapper_test.py:73:[INFO]: run case "steppermotordrive_comb"
[2021-07-19 08:57:49,257]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:57:49,423]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %

[2021-07-19 08:57:49,423]mapper_test.py:135:[INFO]: area: 59 level: 4
[2021-07-19 08:57:49,423]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:57:49,459]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :89
		klut.num_gates():59
		max delay       :5
		max area        :59
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :42
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v

[2021-07-19 08:57:49,460]mapper_test.py:195:[INFO]: area: 59 level: 5
[2021-07-19 08:57:49,463]mapper_test.py:73:[INFO]: run case "b18_comb"
[2021-07-19 08:57:49,464]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:58:46,752]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %

[2021-07-19 08:58:46,823]mapper_test.py:135:[INFO]: area: 24202 level: 18
[2021-07-19 08:58:46,824]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:58:58,934]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :32158
		klut.num_gates():29367
		max delay       :26
		max area        :29336
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2815
		LUT fanins:3	 numbers :5123
		LUT fanins:4	 numbers :21428
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v

[2021-07-19 08:58:58,934]mapper_test.py:195:[INFO]: area: 29367 level: 26
[2021-07-19 08:58:58,936]mapper_test.py:73:[INFO]: run case "s344_comb"
[2021-07-19 08:58:58,936]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:58:59,092]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.abc.v; print_gates; print_level".

Const        =        2      4.17 %
Buffer       =        0      0.00 %
Inverter     =        9     18.75 %
And          =        7     14.58 %
Or           =        0      0.00 %
Other        =       30     62.50 %
TOTAL        =       48    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    1.  COs =   13.    60.0 %
Level =    2.  COs =    2.    68.0 %
Level =    3.  COs =    4.    84.0 %
Level =    4.  COs =    4.   100.0 %

[2021-07-19 08:58:59,093]mapper_test.py:135:[INFO]: area: 46 level: 4
[2021-07-19 08:58:59,093]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:58:59,126]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.opt.aig
	Report mapping result:
		klut_size()     :75
		klut.num_gates():53
		max delay       :5
		max area        :44
	LUTs statics:
		LUT fanins:1	 numbers :8
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s344_comb/s344_comb.ifpga.v

[2021-07-19 08:58:59,126]mapper_test.py:195:[INFO]: area: 53 level: 5
[2021-07-19 08:58:59,128]mapper_test.py:73:[INFO]: run case "CM151_comb"
[2021-07-19 08:58:59,128]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:58:59,237]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        7    100.00 %
TOTAL        =        7    100.00 %
Level =    3.  COs =    2.   100.0 %

[2021-07-19 08:58:59,238]mapper_test.py:135:[INFO]: area: 7 level: 3
[2021-07-19 08:58:59,238]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:58:59,254]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.opt.aig
	Report mapping result:
		klut_size()     :22
		klut.num_gates():8
		max delay       :3
		max area        :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :6
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM151_comb/CM151_comb.ifpga.v

[2021-07-19 08:58:59,254]mapper_test.py:195:[INFO]: area: 8 level: 3
[2021-07-19 08:58:59,256]mapper_test.py:73:[INFO]: run case "s27_comb"
[2021-07-19 08:58:59,256]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:58:59,360]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.abc.v; print_gates; print_level".

Const        =        2     28.57 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1     14.29 %
Or           =        0      0.00 %
Other        =        4     57.14 %
TOTAL        =        7    100.00 %
Level =    0.  COs =    2.    33.3 %
Level =    1.  COs =    1.    50.0 %
Level =    2.  COs =    3.   100.0 %

[2021-07-19 08:58:59,361]mapper_test.py:135:[INFO]: area: 5 level: 2
[2021-07-19 08:58:59,361]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:58:59,374]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.opt.aig
	Report mapping result:
		klut_size()     :14
		klut.num_gates():5
		max delay       :3
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :3
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s27_comb/s27_comb.ifpga.v

[2021-07-19 08:58:59,374]mapper_test.py:195:[INFO]: area: 5 level: 3
[2021-07-19 08:58:59,378]mapper_test.py:73:[INFO]: run case "mem_ctrl"
[2021-07-19 08:58:59,379]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:59:31,744]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %

[2021-07-19 08:59:31,785]mapper_test.py:135:[INFO]: area: 16385 level: 37
[2021-07-19 08:59:31,785]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:59:38,100]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :22388
		klut.num_gates():21182
		max delay       :49
		max area        :21147
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1845
		LUT fanins:3	 numbers :3466
		LUT fanins:4	 numbers :15832
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v

[2021-07-19 08:59:38,100]mapper_test.py:195:[INFO]: area: 21182 level: 49
[2021-07-19 08:59:38,102]mapper_test.py:73:[INFO]: run case "voter"
[2021-07-19 08:59:38,103]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:59:51,687]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      264      9.63 %
Or           =        0      0.00 %
Other        =     2478     90.37 %
TOTAL        =     2742    100.00 %
Level =   18.  COs =    1.   100.0 %

[2021-07-19 08:59:51,695]mapper_test.py:135:[INFO]: area: 2742 level: 18
[2021-07-19 08:59:51,695]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:59:54,225]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.opt.aig
	Report mapping result:
		klut_size()     :4019
		klut.num_gates():3016
		max delay       :27
		max area        :3016
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :695
		LUT fanins:3	 numbers :1175
		LUT fanins:4	 numbers :1146
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/voter/voter.ifpga.v

[2021-07-19 08:59:54,225]mapper_test.py:195:[INFO]: area: 3016 level: 27
[2021-07-19 08:59:54,228]mapper_test.py:73:[INFO]: run case "cordic_comb"
[2021-07-19 08:59:54,228]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:59:54,349]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.abc.v; print_gates; print_level".

Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     31.25 %
Or           =        0      0.00 %
Other        =       11     68.75 %
TOTAL        =       16    100.00 %
Level =    4.  COs =    2.   100.0 %

[2021-07-19 08:59:54,350]mapper_test.py:135:[INFO]: area: 16 level: 4
[2021-07-19 08:59:54,350]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:59:54,373]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.opt.aig
	Report mapping result:
		klut_size()     :40
		klut.num_gates():15
		max delay       :5
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/cordic_comb/cordic_comb.ifpga.v

[2021-07-19 08:59:54,373]mapper_test.py:195:[INFO]: area: 15 level: 5
[2021-07-19 08:59:54,377]mapper_test.py:73:[INFO]: run case "s1238_comb"
[2021-07-19 08:59:54,378]mapper_test.py:87:[INFO]: run ABC flow...
[2021-07-19 08:59:54,739]mapper_test.py:49:[DEBUG]: ABC command line: "read /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/chfeng/pcl/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -K 4; sweep;write_verilog /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %

[2021-07-19 08:59:54,740]mapper_test.py:135:[INFO]: area: 228 level: 7
[2021-07-19 08:59:54,740]mapper_test.py:171:[INFO]: run iFPGA flow...
[2021-07-19 08:59:54,820]mapper_test.py:49:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :268
		klut.num_gates():235
		max delay       :9
		max area        :234
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :175
	INFO: generate the lut file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/chfeng/pcl/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v

[2021-07-19 08:59:54,821]mapper_test.py:195:[INFO]: area: 235 level: 9
[2021-07-19 08:59:54,821]mapper_test.py:251:[INFO]: case results:
case_name                  abc_lut1 abc_lut2 abc_lut3 abc_lut4 abc_area abc_level ifpga_lut1 ifpga_lut2 ifpga_lut3 ifpga_lut4 ifpga_area ifpga_level score 
PARITYFDS_comb             0        0        0        5        5        2         0          0          0          5          5          2           100.00
vga_lcd_comb               1        634      8919     20440    29994    7         1          913        8044       21622      30580      9           83.87 
s349_comb                  9        3        17       13       42       4         8          2          14         25         49         5           81.71 
s1423_comb                 1        41       59       78       179      10        1          34         47         134        216        12          83.19 
b14_1_comb                 1        456      412      1214     2083     15        1          361        524        1602       2488       21          75.12 
s838_1_comb                3        31       33       51       118      5         3          15         28         71         117        6           88.59 
s713_comb                  0        22       19       21       62       5         0          13         14         38         65         7           78.62 
dalu_comb                  0        64       58       264      386      10        0          60         67         332        459        13          79.07 
apex7_comb                 0        18       17       39       74       5         0          7          17         51         75         6           87.93 
usb_funct_comb             5        432      1371     2653     4461     9         5          556        714        4223       5498       11          81.61 
ttt2_comb                  0        15       13       30       58       4         0          8          13         39         60         5           85.00 
x3.blif_comb               0        22       51       136      209      5         0          21         38         175        234        5           96.79 
b10_comb                   0        5        28       49       82       4         0          8          12         64         84         5           85.29 
pci_bridge32_comb          10       385      746      2605     3746     9         3          382        583        2939       3907       12          81.26 
b14_comb                   1        408      449      1279     2137     15        1          406        562        1645       2614       21          74.53 
term1_comb                 1        4        15       34       54       5         1          8          8          41         58         7           77.93 
multiplier                 0        559      2856     4016     7431     87        0          1037       5614       3951       10602      106         78.48 
s1488_comb                 0        31       64       164      259      5         0          46         13         206        265        7           79.32 
b22_comb                   1        1655     1490     4445     7591     16        1          1901       1706       5606       9214       23          73.41 
s208_1_comb                1        5        5        13       24       3         1          3          3          16         23         4           83.80 
b17_comb                   1        1461     2693     7073     11228    12        0          1210       2188       9605       13003      18          72.57 
sct_comb                   0        2        9        10       21       3         0          3          6          13         22         3           98.64 
s15850_comb                0        54       35       67       156      5         0          50         27         93         170        6           85.86 
square                     0        399      2808     2356     5563     83        0          837        2126       3115       6078       87          94.24 
des_area_comb              0        111      963      939      2013     10        0          298        98         1692       2088       13          82.77 
b12_comb                   1        82       140      278      501      6         1          51         89         396        537        8           80.49 
C880.iscas_comb            0        19       40       55       114      9         0          21         33         88         142        10          87.08 
s1494_comb                 0        42       59       162      263      5         0          44         13         207        264        7           79.89 
C2670.iscas_comb           12       34       37       104      187      7         8          42         21         135        206        10          76.23 
count_comb                 0        5        6        26       37       6         0          1          14         27         42         6           96.43 
C499.iscas_comb            0        10       36       32       78       6         0          40         14         51         105        7           82.29 
adder                      0        85       126      128      339      85        0          127        43         170        340        86          99.10 
CM150_comb                 0        0        1        12       13       4         0          1          0          13         14         4           97.86 
s298_comb                  0        8        16       10       34       4         0          5          6          23         34         4           100.00
sasc_comb                  0        30       15       73       118      3         0          27         11         82         120        4           82.00 
comp_comb                  0        6        4        25       35       4         0          5          2          27         34         6           77.55 
b13_comb                   0        10       23       38       71       3         0          11         17         48         76         4           80.53 
ethernet_comb              1        654      2035     7625     10315    10        1          612        1688       8638       10939      13          82.13 
s400_comb                  2        6        16       20       44       4         2          9          11         34         56         5           79.57 
s444_comb                  2        13       14       19       48       4         2          10         10         29         51         5           84.24 
ADDERFDS_comb              0        10       17       15       42       11        0          15         8          20         43         12          93.47 
b01_comb                   0        4        5        8        17       3         0          3          5          9          17         4           82.50 
sin                        0        369      693      912      1974     55        0          597        583        1186       2366       78          74.39 
C5315.iscas_comb           11       57       97       269      434      9         11         65         70         356        502        11          83.21 
pm1_comb                   3        2        6        7        18       3         3          3          3          11         20         3           97.00 
bar                        0        132      447      770      1349     6         0          233        171        870        1274       7           91.77 
mem_ctrl_comb              2        313      713      1234     2262     11        2          237        412        2129       2780       15          75.74 
lal_comb                   0        6        10       12       28       3         0          8          7          16         31         4           79.60 
s526n_comb                 0        12       19       22       53       4         0          9          12         37         58         5           83.41 
max                        0        116      258      644      1018     51        0          88         489        489        1066       89          68.76 
i1_comb                    0        9        6        5        20       3         0          4          5          8          17         4           87.79 
C3540.iscas_comb           0        46       62       237      345      12        0          79         50         295        424        17          73.82 
pci_spoci_ctrl_comb        0        38       96       182      316      7         0          29         73         272        374        9           79.79 
ctrl                       0        7        15       29       51       3         0          10         6          38         54         4           80.83 
c8_comb                    0        4        13       22       39       3         0          3          12         25         40         3           99.25 
unreg_comb                 0        16       0        32       48       2         0          1          16         16         33         3           90.30 
simple_spi_comb            0        27       51       115      193      4         0          19         39         153        211        6           74.11 
b1_comb                    1        1        1        0        3        1         1          1          1          0          3          1           100.00
mux_cl_comb                0        1        0        5        6        3         0          0          1          5          6          3           100.00
s5378_comb                 48       71       116      187      422      6         48         64         122        277        511        8           77.27 
b11_comb                   0        31       72       133      236      6         0          34         35         208        277        8           78.06 
CM42_comb                  0        0        0        10       10       1         0          0          0          10         10         1           100.00
i2c_comb                   0        77       69       212      358      5         0          37         41         341        419        8           69.38 
CM85_comb                  0        1        4        8        13       3         0          1          3          9          13         3           100.00
frg2_comb                  6        37       50       159      252      5         6          29         61         229        325        6           81.59 
hyp                        0        4700     30467    27343    62510    8245      0          14454      20181      47385      82020      8499        90.77 
DSP_comb                   16       1800     5209     6090     13115    18        11         1743       3556       10586      15896      27          71.42 
s510_comb                  0        13       34       52       99       4         0          8          11         78         97         5           86.62 
ac97_ctrl_comb             0        479      1078     1595     3152     4         0          392        328        2503       3223       6           76.01 
int2float                  0        16       18       54       88       6         0          17         12         64         93         7           88.39 
b15_comb                   0        487      674      2592     3753     12        0          429        727        3308       4464       17          74.63 
DMA_comb                   0        466      1217     2213     3896     9         0          419        543        3390       4352       13          75.32 
b21_comb                   1        1024     970      2620     4615     15        1          1206       1082       3347       5636       22          72.29 
systemcdes_comb            0        129      330      525      984      9         0          163        172        705        1040       13          76.85 
z4ml_comb                  2        4        0        0        6        3         0          1          4          2          7          3           95.71 
CM162_comb                 0        5        6        5        16       4         0          3          5          9          17         5           84.24 
cmb_comb                   0        0        4        11       15       3         0          0          8          8          16         3           98.12 
priority                   0        60       38       108      206      29        0          37         19         159        215        30          96.41 
b04_comb                   1        24       24       128      177      6         0          29         20         148        197        7           86.95 
CM163_comb                 0        1        6        6        13       3         0          2          4          9          15         3           96.00 
s35932_comb                0        1186     629      731      2546     3         0          1298       293        955        2546       4           82.50 
s13207_comb                9        65       70       112      256      4         9          52         75         144        280        5           83.43 
tv80_comb                  2        407      823      1526     2758     17        2          330        658        2410       3400       22          78.43 
dec                        0        256      0        32       288      2         0          256        0          32         288        2           100.00
s820_comb                  0        18       33       65       116      5         0          13         13         90         116        6           88.33 
arbiter                    0        128      128      3989     4245     30        0          640        128        2850       3618       21          135.20
b20_comb                   1        1046     981      2983     5011     15        1          1275       1210       3505       5991       22          72.82 
b02_comb                   0        0        1        3        4        1         0          0          1          3          4          1           100.00
i2c                        0        61       79       273      413      6         0          37         50         390        477        7           85.97 
C17.iscas_comb             0        0        0        2        2        1         0          0          0          2          2          1           100.00
C1355.iscas_comb           0        7        46       27       80       6         0          41         12         52         105        7           82.86 
systemcaes_comb            0        349      1319     1283     2951     11        0          240        989        2500       3729       15          75.07 
b9_comb                    1        10       9        23       43       3         0          8          6          29         43         4           82.50 
b03_comb                   1        12       13       84       110      4         1          12         13         96         122        5           83.05 
C432.iscas_comb            0        5        14       43       62       11        0          10         6          45         61         12          94.66 
C7552.iscas_comb           1        87       167      192      447      9         1          36         138        310        485        13          76.11 
s386_comb                  0        10       16       37       63       3         0          10         5          46         61         4           83.48 
s420_1_comb                6        8        14       24       52       4         6          5          12         30         53         5           85.43 
wb_conmax_comb             15       1131     2318     10693    14157    9         0          704        5419       12785      18908      11          79.73 
CM138_comb                 0        0        8        2        10       2         0          0          8          2          10         2           100.00
C1908.iscas_comb           0        33       27       51       111      9         0          35         23         70         128        12          78.52 
b05_comb                   0        54       51       159      264      9         0          52         54         204        310        14          70.55 
b21_1_comb                 1        1043     956      2906     4906     16        1          1319       1165       3678       6163       22          74.79 
CM82_comb                  0        0        4        0        4        2         0          1          2          2          5          2           94.00 
f51m_comb                  14       7        9        7        37       4         1          8          6          39         54         7           60.56 
b07_comb                   0        28       43       90       161      5         0          19         33         124        176        6           85.78 
mux_comb                   0        0        1        12       13       4         0          0          2          12         14         4           97.86 
b08_comb                   0        9        11       32       52       5         0          4          4          43         51         6           88.92 
s382_comb                  2        12       19       15       48       4         2          11         13         26         52         5           83.69 
traffic_cl_comb            0        1        1        1        3        2         0          1          0          2          3          2           100.00
decod_comb                 0        2        0        16       18       2         0          2          0          16         18         2           100.00
ss_pcm_comb                0        5        32       74       111      3         0          2          28         98         128        3           96.02 
s1196_comb                 1        37       57       110      205      7         1          31         35         150        217        9           82.79 
des_perf_comb              0        2946     5148     18239    26333    6         0          3761       2053       21114      26928      9           76.00 
cu_comb                    1        2        10       8        21       3         0          3          3          16         22         4           81.14 
div                        0        4045     1715     6867     12627    1427      0          4825       4223       13829      22877      1534        81.68 
aes_core_comb              0        1612     2034     4787     8433     8         0          939        835        6934       8708       12          75.72 
s832_comb                  0        20       35       61       116      5         0          11         21         88         120        6           87.33 
cavlc                      0        39       71       179      289      6         0          46         32         220        298        8           81.59 
s9234_1_comb               4        60       71       130      265      8         4          46         70         183        303        10          82.24 
sqrt                       0        1699     1247     3266     6212     1975      0          318        506        5993       6817       2053        94.68 
cc_comb                    2        4        2        11       19       2         1          4          1          18         24         3           70.42 
wb_dma_comb                2        157      612      311      1082     6         2          75         300        928        1305       9           71.54 
cht_comb                   0        1        0        37       38       2         0          1          0          37         38         2           100.00
s526_comb                  0        10       14       28       52       4         0          8          14         36         58         5           82.90 
b18_1_comb                 4        3099     6139     14914    24156    18        1          2851       5299       20982      29133      25          75.27 
log2                       0        1231     3561     5417     10209    113       0          2484       4050       6867       13401      172         68.84 
C6288.iscas_comb           0        49       23       453      525      26        0          241        24         446        711        28          87.15 
x2_comb                    0        2        6        8        16       3         0          3          5          11         19         3           95.26 
b06_comb                   0        1        0        9        10       2         0          0          2          8          10         2           100.00
b22_1_comb                 1        1592     1488     4086     7167     16        1          1750       1632       5207       8590       22          75.94 
b17_1_comb                 1        1349     2797     7111     11258    12        0          1152       2264       9748       13164      18          72.32 
b09_comb                   0        9        16       47       72       4         0          3          3          72         78         4           97.69 
pci_conf_cyc_addr_dec_comb 0        1        1        31       33       2         0          2          1          31         34         3           75.78 
router                     0        8        12       46       66       9         0          13         18         49         80         11          82.02 
s641_comb                  0        24       17       20       61       5         0          13         16         37         66         7           77.73 
pair_comb                  0        72       134      273      479      7         0          89         112        379        580        10          73.78 
b20_1_comb                 1        1034     949      3162     5146     15        1          1233       1236       3822       6292       22          72.26 
pcler8_cl_comb             0        11       13       10       34       4         0          10         5          23         38         5           82.84 
b15_1_comb                 0        471      723      2547     3741     12        0          397        769        3305       4471       16          77.60 
s38417_comb                74       349      900      978      2301     9         69         252        772        1407       2500       12          80.11 
usb_phy_comb               0        30       37       80       147      3         0          21         20         112        153        4           81.32 
s38584_comb                6        285      687      681      1659     6         6          276        408        1265       1955       7           85.46 
tcon_comb                  0        0        8        0        8        1         0          0          8          0          8          1           100.00
x4_comb                    6        21       44       50       121      4         6          19         17         111        153        4           93.73 
spi_comb                   0        223      210      837      1270     10        0          99         241        1063       1403       13          81.00 
pcle_cl_comb               0        2        12       7        21       3         0          3          8          15         26         4           76.73 
steppermotordrive_comb     0        15       19       25       59       4         0          9          8          42         59         5           86.00 
b18_comb                   4        3228     5625     15345    24202    18        1          2815       5123       21428      29367      26          73.19 
s344_comb                  9        1        21       15       46       4         8          2          15         28         53         5           82.04 
CM151_comb                 0        0        0        7        7        3         0          2          0          6          8          3           96.25 
s27_comb                   0        0        3        2        5        2         0          1          1          3          5          3           76.67 
mem_ctrl                   39       2224     4677     9445     16385    37        39         1845       3466       15832      21182      49          76.06 
voter                      0        580      1222     940      2742     18        0          695        1175       1146       3016       27          73.94 
cordic_comb                0        4        5        7        16       4         0          1          6          8          15         5           88.00 
s1238_comb                 1        50       59       118      228      7         1          37         22         175        235        9           83.55 
[2021-07-19 08:59:54,822]mapper_test.py:252:[INFO]: worse cases: vga_lcd_comb, s349_comb, s1423_comb, b14_1_comb, s713_comb, dalu_comb, apex7_comb, usb_funct_comb, ttt2_comb, b10_comb, pci_bridge32_comb, b14_comb, term1_comb, multiplier, s1488_comb, b22_comb, b17_comb, s15850_comb, square, des_area_comb, b12_comb, C880.iscas_comb, s1494_comb, C2670.iscas_comb, C499.iscas_comb, adder, sasc_comb, b13_comb, ethernet_comb, s400_comb, s444_comb, ADDERFDS_comb, sin, C5315.iscas_comb, mem_ctrl_comb, lal_comb, s526n_comb, max, C3540.iscas_comb, pci_spoci_ctrl_comb, ctrl, simple_spi_comb, s5378_comb, b11_comb, i2c_comb, frg2_comb, hyp, DSP_comb, ac97_ctrl_comb, int2float, b15_comb, DMA_comb, b21_comb, systemcdes_comb, CM162_comb, priority, b04_comb, s13207_comb, tv80_comb, b20_comb, i2c, C1355.iscas_comb, systemcaes_comb, b03_comb, C7552.iscas_comb, s420_1_comb, wb_conmax_comb, C1908.iscas_comb, b05_comb, b21_1_comb, f51m_comb, b07_comb, s382_comb, s1196_comb, des_perf_comb, cu_comb, div, aes_core_comb, s832_comb, cavlc, s9234_1_comb, sqrt, cc_comb, wb_dma_comb, s526_comb, b18_1_comb, log2, C6288.iscas_comb, b22_1_comb, b17_1_comb, pci_conf_cyc_addr_dec_comb, router, s641_comb, pair_comb, b20_1_comb, pcler8_cl_comb, b15_1_comb, s38417_comb, usb_phy_comb, s38584_comb, spi_comb, pcle_cl_comb, b18_comb, s344_comb, mem_ctrl, voter, s1238_comb
[2021-07-19 08:59:54,822]mapper_test.py:253:[INFO]: worse rate: 0.6858974358974359
[2021-07-19 08:59:54,822]mapper_test.py:254:[INFO]: better cases: PARITYFDS_comb, s298_comb, b1_comb, mux_cl_comb, CM42_comb, CM85_comb, dec, arbiter, b02_comb, C17.iscas_comb, CM138_comb, traffic_cl_comb, decod_comb, cht_comb, b06_comb, tcon_comb
[2021-07-19 08:59:54,822]mapper_test.py:255:[INFO]: better rate: 0.10256410256410256
[2021-07-19 08:59:54,822]mapper_test.py:256:[INFO]: evaluation score: 84.51
[2021-07-19 08:59:54,823]mapper_test.py:262:[INFO]: Generating result file: output/result-with-resyn-resyn2-x10s/test.csv
[2021-07-19 08:59:54,823]mapper_test.py:264:[INFO]: Finished to run all cases, see 'output/result-with-resyn-resyn2-x10s' for details.
