|DSO
ADC_CONVS <= AD_ctr:DSO_AD_ctr.ADC_CONVS
50Mclk => PLL:DSO_PLL.refclk
50Mclk => vga_ctr:DSO_VGA.vga_clk
rst => DSO_rstn.IN0
ADC_DOUT => AD_ctr:DSO_AD_ctr.ADC_DOUT
hscan_switch => AD_ctr:DSO_AD_ctr.hscan_switch
hscan_switch => vga_ctr:DSO_VGA.f_div_select
hscan_switch => measuring:DSO_meas.hscan_switch
ADC_DIN <= AD_ctr:DSO_AD_ctr.ADC_DIN
ADC_SCLK <= AD_ctr:DSO_AD_ctr.ADC_SCLK
vga_hs <= vga_ctr:DSO_VGA.vga_hs
vga_left => vga_ctr:DSO_VGA.shift_l
vga_right => vga_ctr:DSO_VGA.shift_r
vga_vol_switch => vga_ctr:DSO_VGA.V_div_select
model_sel => biplexers:DSO_biplexers.sel
save => biplexers:DSO_biplexers.save_in
save => RAM_ctr:DSO_RAM_ctr.save_in
trigvol_switch => trigger_sec:DSO_trigger_sec.trigger_switch
pause => RAM_ctr:DSO_RAM_ctr.pause
pause => measuring:DSO_meas.pause
vga_vs <= vga_ctr:DSO_VGA.vga_vs
vga_blank_n <= vga_ctr:DSO_VGA.blank_n
vga_sync <= vga_ctr:DSO_VGA.sync_n
25Mclk_vga <= vga_ctr:DSO_VGA.clk_25M
color_data[0] <= vga_ctr:DSO_VGA.color_data[0]
color_data[1] <= vga_ctr:DSO_VGA.color_data[1]
color_data[2] <= vga_ctr:DSO_VGA.color_data[2]
color_data[3] <= vga_ctr:DSO_VGA.color_data[3]
color_data[4] <= vga_ctr:DSO_VGA.color_data[4]
color_data[5] <= vga_ctr:DSO_VGA.color_data[5]
color_data[6] <= vga_ctr:DSO_VGA.color_data[6]
color_data[7] <= vga_ctr:DSO_VGA.color_data[7]
color_data[8] <= vga_ctr:DSO_VGA.color_data[8]
color_data[9] <= vga_ctr:DSO_VGA.color_data[9]
color_data[10] <= vga_ctr:DSO_VGA.color_data[10]
color_data[11] <= vga_ctr:DSO_VGA.color_data[11]
color_data[12] <= vga_ctr:DSO_VGA.color_data[12]
color_data[13] <= vga_ctr:DSO_VGA.color_data[13]
color_data[14] <= vga_ctr:DSO_VGA.color_data[14]
color_data[15] <= vga_ctr:DSO_VGA.color_data[15]
color_data[16] <= vga_ctr:DSO_VGA.color_data[16]
color_data[17] <= vga_ctr:DSO_VGA.color_data[17]
color_data[18] <= vga_ctr:DSO_VGA.color_data[18]
color_data[19] <= vga_ctr:DSO_VGA.color_data[19]
color_data[20] <= vga_ctr:DSO_VGA.color_data[20]
color_data[21] <= vga_ctr:DSO_VGA.color_data[21]
color_data[22] <= vga_ctr:DSO_VGA.color_data[22]
color_data[23] <= vga_ctr:DSO_VGA.color_data[23]


|DSO|AD_ctr:DSO_AD_ctr
clk => loopnum[7].CLK
clk => loopnum[6].CLK
clk => loopnum[5].CLK
clk => loopnum[4].CLK
clk => loopnum[3].CLK
clk => loopnum[2].CLK
clk => loopnum[1].CLK
clk => loopnum[0].CLK
clk => counter[6].CLK
clk => counter[5].CLK
clk => counter[4].CLK
clk => counter[3].CLK
clk => counter[2].CLK
clk => counter[1].CLK
clk => counter[0].CLK
clk => Selector7.IN4
clk => isInit.CLK
clk => state~1.DATAIN
clk => data[9].CLK
clk => data[8].CLK
clk => data[7].CLK
clk => data[6].CLK
clk => data[5].CLK
clk => data[4].CLK
clk => data[3].CLK
clk => data[2].CLK
clk => data[1].CLK
clk => data[0].CLK
clk => Selector7.IN1
reset => counter[6].ACLR
reset => counter[5].ACLR
reset => counter[4].ACLR
reset => counter[3].ACLR
reset => counter[2].ACLR
reset => counter[1].ACLR
reset => counter[0].ACLR
reset => isInit.ACLR
reset => state~3.DATAIN
reset => loopnum[7].ENA
reset => loopnum[0].ENA
reset => loopnum[1].ENA
reset => loopnum[2].ENA
reset => loopnum[3].ENA
reset => loopnum[4].ENA
reset => loopnum[5].ENA
reset => loopnum[6].ENA
ADC_DOUT => data.DATAB
ADC_DOUT => data.DATAB
ADC_DOUT => data.DATAB
ADC_DOUT => data.DATAB
ADC_DOUT => data.DATAB
ADC_DOUT => data.DATAB
ADC_DOUT => data.DATAB
ADC_DOUT => data.DATAB
ADC_DOUT => data.DATAB
ADC_DOUT => data.DATAB
hscan_switch => state.DATAB
hscan_switch => state.DATAB
ADC_CONVS <= ADC_CONVS$latch.DB_MAX_OUTPUT_PORT_TYPE
ADC_DIN <= <VCC>
ADC_SCLK <= ADC_SCLK$latch.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|DSO|PLL:DSO_PLL
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= PLL_0002:pll_inst.outclk_0
outclk_1 <= PLL_0002:pll_inst.outclk_1
outclk_2 <= PLL_0002:pll_inst.outclk_2


|DSO|PLL:DSO_PLL|PLL_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|DSO|PLL:DSO_PLL|PLL_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
zdbfbclk <> <GND>


|DSO|vga_ctr:DSO_VGA
vga_clk => clk_25M~reg0.CLK
vga_rst_n => color_data[0]~reg0.ACLR
vga_rst_n => color_data[1]~reg0.ACLR
vga_rst_n => color_data[2]~reg0.ACLR
vga_rst_n => color_data[3]~reg0.ACLR
vga_rst_n => color_data[4]~reg0.ACLR
vga_rst_n => color_data[5]~reg0.ACLR
vga_rst_n => color_data[6]~reg0.ACLR
vga_rst_n => color_data[7]~reg0.ACLR
vga_rst_n => color_data[8]~reg0.ACLR
vga_rst_n => color_data[9]~reg0.ACLR
vga_rst_n => color_data[10]~reg0.ACLR
vga_rst_n => color_data[11]~reg0.ACLR
vga_rst_n => color_data[12]~reg0.ACLR
vga_rst_n => color_data[13]~reg0.ACLR
vga_rst_n => color_data[14]~reg0.ACLR
vga_rst_n => color_data[15]~reg0.ACLR
vga_rst_n => color_data[16]~reg0.ACLR
vga_rst_n => color_data[17]~reg0.ACLR
vga_rst_n => color_data[18]~reg0.ACLR
vga_rst_n => color_data[19]~reg0.ACLR
vga_rst_n => color_data[20]~reg0.ACLR
vga_rst_n => color_data[21]~reg0.ACLR
vga_rst_n => color_data[22]~reg0.ACLR
vga_rst_n => color_data[23]~reg0.ACLR
vga_rst_n => cnt_vs[0].ACLR
vga_rst_n => cnt_vs[1].ACLR
vga_rst_n => cnt_vs[2].ACLR
vga_rst_n => cnt_vs[3].ACLR
vga_rst_n => cnt_vs[4].ACLR
vga_rst_n => cnt_vs[5].ACLR
vga_rst_n => cnt_vs[6].ACLR
vga_rst_n => cnt_vs[7].ACLR
vga_rst_n => cnt_vs[8].ACLR
vga_rst_n => cnt_vs[9].ACLR
vga_rst_n => cnt_vs[10].ACLR
vga_rst_n => cnt_vs[11].ACLR
vga_rst_n => cnt_hs[0].ACLR
vga_rst_n => cnt_hs[1].ACLR
vga_rst_n => cnt_hs[2].ACLR
vga_rst_n => cnt_hs[3].ACLR
vga_rst_n => cnt_hs[4].ACLR
vga_rst_n => cnt_hs[5].ACLR
vga_rst_n => cnt_hs[6].ACLR
vga_rst_n => cnt_hs[7].ACLR
vga_rst_n => cnt_hs[8].ACLR
vga_rst_n => cnt_hs[9].ACLR
vga_rst_n => cnt_hs[10].ACLR
vga_rst_n => cnt_hs[11].ACLR
vga_rst_n => divider_25hz[0].ACLR
vga_rst_n => divider_25hz[1].ACLR
vga_rst_n => divider_25hz[2].ACLR
vga_rst_n => divider_25hz[3].ACLR
vga_rst_n => divider_25hz[4].ACLR
vga_rst_n => divider_25hz[5].ACLR
vga_rst_n => divider_25hz[6].ACLR
vga_rst_n => divider_25hz[7].ACLR
vga_rst_n => divider_25hz[8].ACLR
vga_rst_n => divider_25hz[9].ACLR
vga_rst_n => divider_25hz[10].ACLR
vga_rst_n => divider_25hz[11].ACLR
vga_rst_n => divider_25hz[12].ACLR
vga_rst_n => divider_25hz[13].ACLR
vga_rst_n => divider_25hz[14].ACLR
vga_rst_n => divider_25hz[15].ACLR
vga_rst_n => divider_25hz[16].ACLR
vga_rst_n => divider_25hz[17].ACLR
vga_rst_n => divider_25hz[18].ACLR
vga_rst_n => divider_25hz[19].ACLR
vga_rst_n => clk_25hz.ACLR
vga_rst_n => clk_25M~reg0.ACLR
vga_rst_n => position_Y[0].ENA
vga_rst_n => position_X[11].ENA
vga_rst_n => position_X[10].ENA
vga_rst_n => position_X[9].ENA
vga_rst_n => position_X[8].ENA
vga_rst_n => position_X[7].ENA
vga_rst_n => position_X[6].ENA
vga_rst_n => position_X[5].ENA
vga_rst_n => position_X[4].ENA
vga_rst_n => position_X[3].ENA
vga_rst_n => position_X[2].ENA
vga_rst_n => position_X[1].ENA
vga_rst_n => position_X[0].ENA
vga_rst_n => position_Y[11].ENA
vga_rst_n => position_Y[10].ENA
vga_rst_n => position_Y[9].ENA
vga_rst_n => position_Y[8].ENA
vga_rst_n => position_Y[7].ENA
vga_rst_n => position_Y[6].ENA
vga_rst_n => position_Y[5].ENA
vga_rst_n => position_Y[4].ENA
vga_rst_n => position_Y[3].ENA
vga_rst_n => position_Y[2].ENA
vga_rst_n => position_Y[1].ENA
shift_l => Equal1.IN1
shift_l => Equal2.IN0
shift_r => Equal1.IN0
shift_r => Equal2.IN1
i_data[0] => Mult0.IN13
i_data[1] => Mult0.IN12
i_data[2] => Mult0.IN11
i_data[3] => Mult0.IN10
i_data[4] => Mult0.IN9
i_data[5] => Mult0.IN8
i_data[6] => Mult0.IN7
i_data[7] => Mult0.IN6
i_data[8] => Mult0.IN5
i_data[9] => Mult0.IN4
v_num_data[0] => Mux2.IN19
v_num_data[1] => Mux2.IN18
v_num_data[2] => Mux2.IN17
v_num_data[3] => Mux2.IN16
v_num_data[4] => Mux1.IN19
v_num_data[5] => Mux1.IN18
v_num_data[6] => Mux1.IN17
v_num_data[7] => Mux1.IN16
v_num_data[8] => Mux0.IN19
v_num_data[9] => Mux0.IN18
v_num_data[10] => Mux0.IN17
v_num_data[11] => Mux0.IN16
f_num_data[0] => Mux8.IN19
f_num_data[1] => Mux8.IN18
f_num_data[2] => Mux8.IN17
f_num_data[3] => Mux8.IN16
f_num_data[4] => Mux7.IN19
f_num_data[5] => Mux7.IN18
f_num_data[6] => Mux7.IN17
f_num_data[7] => Mux7.IN16
f_num_data[8] => Mux6.IN19
f_num_data[9] => Mux6.IN18
f_num_data[10] => Mux6.IN17
f_num_data[11] => Mux6.IN16
f_num_data[12] => Mux5.IN19
f_num_data[12] => LessThan100.IN24
f_num_data[13] => Mux5.IN18
f_num_data[13] => LessThan100.IN23
f_num_data[14] => Mux5.IN17
f_num_data[14] => LessThan100.IN22
f_num_data[15] => Mux5.IN16
f_num_data[15] => LessThan100.IN21
f_num_data[16] => Mux4.IN19
f_num_data[16] => LessThan100.IN20
f_num_data[17] => Mux4.IN18
f_num_data[17] => LessThan100.IN19
f_num_data[18] => Mux4.IN17
f_num_data[18] => LessThan100.IN18
f_num_data[19] => Mux4.IN16
f_num_data[19] => LessThan100.IN17
f_num_data[20] => Mux3.IN19
f_num_data[20] => LessThan100.IN16
f_num_data[21] => Mux3.IN18
f_num_data[21] => LessThan100.IN15
f_num_data[22] => Mux3.IN17
f_num_data[22] => LessThan100.IN14
f_num_data[23] => Mux3.IN16
f_num_data[23] => LessThan100.IN13
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
f_div_select => color_data.OUTPUTSELECT
V_div_select => i_temp.OUTPUTSELECT
V_div_select => i_temp.OUTPUTSELECT
V_div_select => i_temp.OUTPUTSELECT
V_div_select => i_temp.OUTPUTSELECT
V_div_select => i_temp.OUTPUTSELECT
V_div_select => i_temp.OUTPUTSELECT
V_div_select => i_temp.OUTPUTSELECT
V_div_select => i_temp.OUTPUTSELECT
V_div_select => i_temp.OUTPUTSELECT
V_div_select => i_temp.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.OUTPUTSELECT
V_div_select => color_data.DATAB
V_div_select => color_data.DATAB
V_div_select => color_data.DATAB
V_div_select => color_data.DATAB
V_div_select => color_data.DATAB
V_div_select => color_data.DATAB
V_div_select => color_data.DATAB
V_div_select => color_data.DATAB
V_div_select => color_data.DATAB
V_div_select => color_data.DATAB
V_div_select => color_data.DATAB
V_div_select => color_data.DATAB
vga_rst => shift_h[0].ACLR
vga_rst => shift_h[1].ACLR
vga_rst => shift_h[2].ACLR
vga_rst => shift_h[3].ACLR
vga_rst => shift_h[4].ACLR
vga_rst => shift_h[5].ACLR
vga_rst => shift_h[6].ACLR
vga_rst => shift_h[7].ACLR
vga_rst => shift_h[8].ACLR
vga_rst => shift_h[9].ACLR
vga_rst => shift_h[10].ACLR
vga_rst => shift_h[11].ACLR
o_address[0] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
o_address[1] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
o_address[2] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
o_address[3] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
o_address[4] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
o_address[5] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
o_address[6] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
o_address[7] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
o_address[8] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
o_address[9] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
o_address[10] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
o_address[11] <= o_address.DB_MAX_OUTPUT_PORT_TYPE
color_data[0] <= color_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[1] <= color_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[2] <= color_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[3] <= color_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[4] <= color_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[5] <= color_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[6] <= color_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[7] <= color_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[8] <= color_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[9] <= color_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[10] <= color_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[11] <= color_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[12] <= color_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[13] <= color_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[14] <= color_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[15] <= color_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[16] <= color_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[17] <= color_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[18] <= color_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[19] <= color_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[20] <= color_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[21] <= color_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[22] <= color_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_data[23] <= color_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_hs <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
clk_25M <= clk_25M~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_n <= lcd_request.DB_MAX_OUTPUT_PORT_TYPE
sync_n <= <GND>


|DSO|biplexers:DSO_biplexers
clk => state.CLK
reset => state.ACLR
vol_timely[0] => vol.DATAB
vol_timely[0] => vol_saved[0].DATAIN
vol_timely[1] => vol.DATAB
vol_timely[1] => vol_saved[1].DATAIN
vol_timely[2] => vol.DATAB
vol_timely[2] => vol_saved[2].DATAIN
vol_timely[3] => vol.DATAB
vol_timely[3] => vol_saved[3].DATAIN
vol_timely[4] => vol.DATAB
vol_timely[4] => vol_saved[4].DATAIN
vol_timely[5] => vol.DATAB
vol_timely[5] => vol_saved[5].DATAIN
vol_timely[6] => vol.DATAB
vol_timely[6] => vol_saved[6].DATAIN
vol_timely[7] => vol.DATAB
vol_timely[7] => vol_saved[7].DATAIN
vol_timely[8] => vol.DATAB
vol_timely[8] => vol_saved[8].DATAIN
vol_timely[9] => vol.DATAB
vol_timely[9] => vol_saved[9].DATAIN
vol_timely[10] => vol.DATAB
vol_timely[10] => vol_saved[10].DATAIN
vol_timely[11] => vol.DATAB
vol_timely[11] => vol_saved[11].DATAIN
freq_timely[0] => freq.DATAB
freq_timely[0] => freq_saved[0].DATAIN
freq_timely[1] => freq.DATAB
freq_timely[1] => freq_saved[1].DATAIN
freq_timely[2] => freq.DATAB
freq_timely[2] => freq_saved[2].DATAIN
freq_timely[3] => freq.DATAB
freq_timely[3] => freq_saved[3].DATAIN
freq_timely[4] => freq.DATAB
freq_timely[4] => freq_saved[4].DATAIN
freq_timely[5] => freq.DATAB
freq_timely[5] => freq_saved[5].DATAIN
freq_timely[6] => freq.DATAB
freq_timely[6] => freq_saved[6].DATAIN
freq_timely[7] => freq.DATAB
freq_timely[7] => freq_saved[7].DATAIN
freq_timely[8] => freq.DATAB
freq_timely[8] => freq_saved[8].DATAIN
freq_timely[9] => freq.DATAB
freq_timely[9] => freq_saved[9].DATAIN
freq_timely[10] => freq.DATAB
freq_timely[10] => freq_saved[10].DATAIN
freq_timely[11] => freq.DATAB
freq_timely[11] => freq_saved[11].DATAIN
freq_timely[12] => freq.DATAB
freq_timely[12] => freq_saved[12].DATAIN
freq_timely[13] => freq.DATAB
freq_timely[13] => freq_saved[13].DATAIN
freq_timely[14] => freq.DATAB
freq_timely[14] => freq_saved[14].DATAIN
freq_timely[15] => freq.DATAB
freq_timely[15] => freq_saved[15].DATAIN
freq_timely[16] => freq.DATAB
freq_timely[16] => freq_saved[16].DATAIN
freq_timely[17] => freq.DATAB
freq_timely[17] => freq_saved[17].DATAIN
freq_timely[18] => freq.DATAB
freq_timely[18] => freq_saved[18].DATAIN
freq_timely[19] => freq.DATAB
freq_timely[19] => freq_saved[19].DATAIN
freq_timely[20] => freq.DATAB
freq_timely[20] => freq_saved[20].DATAIN
freq_timely[21] => freq.DATAB
freq_timely[21] => freq_saved[21].DATAIN
freq_timely[22] => freq.DATAB
freq_timely[22] => freq_saved[22].DATAIN
freq_timely[23] => freq.DATAB
freq_timely[23] => freq_saved[23].DATAIN
data_timely[0] => q.DATAB
data_timely[1] => q.DATAB
data_timely[2] => q.DATAB
data_timely[3] => q.DATAB
data_timely[4] => q.DATAB
data_timely[5] => q.DATAB
data_timely[6] => q.DATAB
data_timely[7] => q.DATAB
data_timely[8] => q.DATAB
data_timely[9] => q.DATAB
data_saved[0] => q.DATAA
data_saved[1] => q.DATAA
data_saved[2] => q.DATAA
data_saved[3] => q.DATAA
data_saved[4] => q.DATAA
data_saved[5] => q.DATAA
data_saved[6] => q.DATAA
data_saved[7] => q.DATAA
data_saved[8] => q.DATAA
data_saved[9] => q.DATAA
sel => state.DATAIN
save_in => freq_saved[0].LATCH_ENABLE
save_in => freq_saved[1].LATCH_ENABLE
save_in => freq_saved[2].LATCH_ENABLE
save_in => freq_saved[3].LATCH_ENABLE
save_in => freq_saved[4].LATCH_ENABLE
save_in => freq_saved[5].LATCH_ENABLE
save_in => freq_saved[6].LATCH_ENABLE
save_in => freq_saved[7].LATCH_ENABLE
save_in => freq_saved[8].LATCH_ENABLE
save_in => freq_saved[9].LATCH_ENABLE
save_in => freq_saved[10].LATCH_ENABLE
save_in => freq_saved[11].LATCH_ENABLE
save_in => freq_saved[12].LATCH_ENABLE
save_in => freq_saved[13].LATCH_ENABLE
save_in => freq_saved[14].LATCH_ENABLE
save_in => freq_saved[15].LATCH_ENABLE
save_in => freq_saved[16].LATCH_ENABLE
save_in => freq_saved[17].LATCH_ENABLE
save_in => freq_saved[18].LATCH_ENABLE
save_in => freq_saved[19].LATCH_ENABLE
save_in => freq_saved[20].LATCH_ENABLE
save_in => freq_saved[21].LATCH_ENABLE
save_in => freq_saved[22].LATCH_ENABLE
save_in => freq_saved[23].LATCH_ENABLE
save_in => vol_saved[0].LATCH_ENABLE
save_in => vol_saved[1].LATCH_ENABLE
save_in => vol_saved[2].LATCH_ENABLE
save_in => vol_saved[3].LATCH_ENABLE
save_in => vol_saved[4].LATCH_ENABLE
save_in => vol_saved[5].LATCH_ENABLE
save_in => vol_saved[6].LATCH_ENABLE
save_in => vol_saved[7].LATCH_ENABLE
save_in => vol_saved[8].LATCH_ENABLE
save_in => vol_saved[9].LATCH_ENABLE
save_in => vol_saved[10].LATCH_ENABLE
save_in => vol_saved[11].LATCH_ENABLE
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
vol[0] <= vol.DB_MAX_OUTPUT_PORT_TYPE
vol[1] <= vol.DB_MAX_OUTPUT_PORT_TYPE
vol[2] <= vol.DB_MAX_OUTPUT_PORT_TYPE
vol[3] <= vol.DB_MAX_OUTPUT_PORT_TYPE
vol[4] <= vol.DB_MAX_OUTPUT_PORT_TYPE
vol[5] <= vol.DB_MAX_OUTPUT_PORT_TYPE
vol[6] <= vol.DB_MAX_OUTPUT_PORT_TYPE
vol[7] <= vol.DB_MAX_OUTPUT_PORT_TYPE
vol[8] <= vol.DB_MAX_OUTPUT_PORT_TYPE
vol[9] <= vol.DB_MAX_OUTPUT_PORT_TYPE
vol[10] <= vol.DB_MAX_OUTPUT_PORT_TYPE
vol[11] <= vol.DB_MAX_OUTPUT_PORT_TYPE
freq[0] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[1] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[2] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[3] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[4] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[5] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[6] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[7] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[8] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[9] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[10] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[11] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[12] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[13] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[14] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[15] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[16] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[17] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[18] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[19] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[20] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[21] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[22] <= freq.DB_MAX_OUTPUT_PORT_TYPE
freq[23] <= freq.DB_MAX_OUTPUT_PORT_TYPE


|DSO|RAM_save:inst8
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|DSO|RAM_save:inst8|altsyncram:altsyncram_component
wren_a => altsyncram_7ht1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_7ht1:auto_generated.rden_b
data_a[0] => altsyncram_7ht1:auto_generated.data_a[0]
data_a[1] => altsyncram_7ht1:auto_generated.data_a[1]
data_a[2] => altsyncram_7ht1:auto_generated.data_a[2]
data_a[3] => altsyncram_7ht1:auto_generated.data_a[3]
data_a[4] => altsyncram_7ht1:auto_generated.data_a[4]
data_a[5] => altsyncram_7ht1:auto_generated.data_a[5]
data_a[6] => altsyncram_7ht1:auto_generated.data_a[6]
data_a[7] => altsyncram_7ht1:auto_generated.data_a[7]
data_a[8] => altsyncram_7ht1:auto_generated.data_a[8]
data_a[9] => altsyncram_7ht1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_7ht1:auto_generated.address_a[0]
address_a[1] => altsyncram_7ht1:auto_generated.address_a[1]
address_a[2] => altsyncram_7ht1:auto_generated.address_a[2]
address_a[3] => altsyncram_7ht1:auto_generated.address_a[3]
address_a[4] => altsyncram_7ht1:auto_generated.address_a[4]
address_a[5] => altsyncram_7ht1:auto_generated.address_a[5]
address_a[6] => altsyncram_7ht1:auto_generated.address_a[6]
address_a[7] => altsyncram_7ht1:auto_generated.address_a[7]
address_a[8] => altsyncram_7ht1:auto_generated.address_a[8]
address_a[9] => altsyncram_7ht1:auto_generated.address_a[9]
address_a[10] => altsyncram_7ht1:auto_generated.address_a[10]
address_a[11] => altsyncram_7ht1:auto_generated.address_a[11]
address_b[0] => altsyncram_7ht1:auto_generated.address_b[0]
address_b[1] => altsyncram_7ht1:auto_generated.address_b[1]
address_b[2] => altsyncram_7ht1:auto_generated.address_b[2]
address_b[3] => altsyncram_7ht1:auto_generated.address_b[3]
address_b[4] => altsyncram_7ht1:auto_generated.address_b[4]
address_b[5] => altsyncram_7ht1:auto_generated.address_b[5]
address_b[6] => altsyncram_7ht1:auto_generated.address_b[6]
address_b[7] => altsyncram_7ht1:auto_generated.address_b[7]
address_b[8] => altsyncram_7ht1:auto_generated.address_b[8]
address_b[9] => altsyncram_7ht1:auto_generated.address_b[9]
address_b[10] => altsyncram_7ht1:auto_generated.address_b[10]
address_b[11] => altsyncram_7ht1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7ht1:auto_generated.clock0
clock1 => altsyncram_7ht1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_7ht1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_7ht1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7ht1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7ht1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7ht1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7ht1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7ht1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7ht1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7ht1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7ht1:auto_generated.q_b[8]
q_b[9] <= altsyncram_7ht1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DSO|RAM_save:inst8|altsyncram:altsyncram_component|altsyncram_7ht1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
rden_b => ram_block1a8.ENA1
rden_b => ram_block1a9.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|DSO|RAM_ctr:DSO_RAM_ctr
clk => state~1.DATAIN
reset => state~3.DATAIN
trigger_ready => state.OUTPUTSELECT
trigger_ready => state.OUTPUTSELECT
trigger_ready => state.OUTPUTSELECT
trigger_ready => state.OUTPUTSELECT
trigger_ready => Selector0.IN0
RAMWCO => state.DATAA
RAMWCO => state.DATAA
RAMRCO => ~NO_FANOUT~
save_in => state.DATAB
save_in => state.DATAB
pause => NRAMWen.DATAA
pause => Selector3.IN1
RAMWen <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
RAMRen <= <VCC>
NRAMWen <= NRAMWen.DB_MAX_OUTPUT_PORT_TYPE
NRAMRen <= <GND>
Flashen <= Flashen.DB_MAX_OUTPUT_PORT_TYPE


|DSO|trigger_sec:DSO_trigger_sec
clk => re[0].CLK
clk => re[1].CLK
clk => re[2].CLK
clk => re[3].CLK
clk => re[4].CLK
clk => re[5].CLK
clk => re[6].CLK
clk => re[7].CLK
clk => re[8].CLK
clk => re[9].CLK
clk => mid[0].CLK
clk => mid[1].CLK
clk => mid[2].CLK
clk => mid[3].CLK
clk => mid[4].CLK
clk => mid[5].CLK
clk => mid[6].CLK
clk => mid[7].CLK
clk => mid[8].CLK
clk => mid[9].CLK
clk => pre[0].CLK
clk => pre[1].CLK
clk => pre[2].CLK
clk => pre[3].CLK
clk => pre[4].CLK
clk => pre[5].CLK
clk => pre[6].CLK
clk => pre[7].CLK
clk => pre[8].CLK
clk => pre[9].CLK
clk => trigger_FIFOR~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => state~6.DATAIN
reset => state~8.DATAIN
reset => counter[2].ENA
reset => counter[1].ENA
reset => counter[0].ENA
reset => trigger_FIFOR~reg0.ENA
reset => pre[9].ENA
reset => pre[8].ENA
reset => pre[7].ENA
reset => pre[6].ENA
reset => pre[5].ENA
reset => pre[4].ENA
reset => pre[3].ENA
reset => pre[2].ENA
reset => pre[1].ENA
reset => pre[0].ENA
reset => mid[9].ENA
reset => mid[8].ENA
reset => mid[7].ENA
reset => mid[6].ENA
reset => mid[5].ENA
reset => mid[4].ENA
reset => mid[3].ENA
reset => mid[2].ENA
reset => mid[1].ENA
reset => mid[0].ENA
reset => re[9].ENA
reset => re[8].ENA
reset => re[7].ENA
reset => re[6].ENA
reset => re[5].ENA
reset => re[4].ENA
reset => re[3].ENA
reset => re[2].ENA
reset => re[1].ENA
reset => re[0].ENA
start => trigger_FIFOR.OUTPUTSELECT
start => Selector5.IN3
start => Selector7.IN3
start => Selector8.IN4
start => Selector6.IN1
start => Selector10.IN1
suspend => Selector10.IN4
suspend => pre.OUTPUTSELECT
suspend => pre.OUTPUTSELECT
suspend => pre.OUTPUTSELECT
suspend => pre.OUTPUTSELECT
suspend => pre.OUTPUTSELECT
suspend => pre.OUTPUTSELECT
suspend => pre.OUTPUTSELECT
suspend => pre.OUTPUTSELECT
suspend => pre.OUTPUTSELECT
suspend => pre.OUTPUTSELECT
suspend => mid.OUTPUTSELECT
suspend => mid.OUTPUTSELECT
suspend => mid.OUTPUTSELECT
suspend => mid.OUTPUTSELECT
suspend => mid.OUTPUTSELECT
suspend => mid.OUTPUTSELECT
suspend => mid.OUTPUTSELECT
suspend => mid.OUTPUTSELECT
suspend => mid.OUTPUTSELECT
suspend => mid.OUTPUTSELECT
suspend => re.OUTPUTSELECT
suspend => re.OUTPUTSELECT
suspend => re.OUTPUTSELECT
suspend => re.OUTPUTSELECT
suspend => re.OUTPUTSELECT
suspend => re.OUTPUTSELECT
suspend => re.OUTPUTSELECT
suspend => re.OUTPUTSELECT
suspend => re.OUTPUTSELECT
suspend => re.OUTPUTSELECT
suspend => counter.OUTPUTSELECT
suspend => counter.OUTPUTSELECT
suspend => counter.OUTPUTSELECT
suspend => state.OUTPUTSELECT
suspend => state.OUTPUTSELECT
suspend => state.OUTPUTSELECT
suspend => state.OUTPUTSELECT
suspend => state.OUTPUTSELECT
suspend => state.OUTPUTSELECT
suspend => state.OUTPUTSELECT
suspend => trigger_FIFOR.OUTPUTSELECT
suspend => counter.OUTPUTSELECT
suspend => counter.OUTPUTSELECT
suspend => counter.OUTPUTSELECT
stop => Selector6.IN4
stop => Selector5.IN1
stop => Selector9.IN3
FIFO_data[0] => pre.DATAB
FIFO_data[1] => pre.DATAB
FIFO_data[2] => pre.DATAB
FIFO_data[3] => pre.DATAB
FIFO_data[4] => pre.DATAB
FIFO_data[5] => pre.DATAB
FIFO_data[6] => pre.DATAB
FIFO_data[7] => pre.DATAB
FIFO_data[8] => pre.DATAB
FIFO_data[9] => pre.DATAB
trigger_switch => LessThan0.IN20
trigger_switch => LessThan1.IN20
RAM_data[0] <= RAM_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_data[1] <= RAM_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_data[2] <= RAM_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_data[3] <= RAM_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_data[4] <= RAM_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_data[5] <= RAM_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_data[6] <= RAM_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_data[7] <= RAM_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_data[8] <= RAM_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
RAM_data[9] <= RAM_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
trigger_FIFOR <= trigger_FIFOR~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_ready <= trigger_ready$latch.DB_MAX_OUTPUT_PORT_TYPE


|DSO|FIFO:DSO_FIFO
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component
data[0] => dcfifo_p3r1:auto_generated.data[0]
data[1] => dcfifo_p3r1:auto_generated.data[1]
data[2] => dcfifo_p3r1:auto_generated.data[2]
data[3] => dcfifo_p3r1:auto_generated.data[3]
data[4] => dcfifo_p3r1:auto_generated.data[4]
data[5] => dcfifo_p3r1:auto_generated.data[5]
data[6] => dcfifo_p3r1:auto_generated.data[6]
data[7] => dcfifo_p3r1:auto_generated.data[7]
data[8] => dcfifo_p3r1:auto_generated.data[8]
data[9] => dcfifo_p3r1:auto_generated.data[9]
q[0] <= dcfifo_p3r1:auto_generated.q[0]
q[1] <= dcfifo_p3r1:auto_generated.q[1]
q[2] <= dcfifo_p3r1:auto_generated.q[2]
q[3] <= dcfifo_p3r1:auto_generated.q[3]
q[4] <= dcfifo_p3r1:auto_generated.q[4]
q[5] <= dcfifo_p3r1:auto_generated.q[5]
q[6] <= dcfifo_p3r1:auto_generated.q[6]
q[7] <= dcfifo_p3r1:auto_generated.q[7]
q[8] <= dcfifo_p3r1:auto_generated.q[8]
q[9] <= dcfifo_p3r1:auto_generated.q[9]
rdclk => dcfifo_p3r1:auto_generated.rdclk
rdreq => dcfifo_p3r1:auto_generated.rdreq
wrclk => dcfifo_p3r1:auto_generated.wrclk
wrreq => dcfifo_p3r1:auto_generated.wrreq
aclr => dcfifo_p3r1:auto_generated.aclr
rdempty <= dcfifo_p3r1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_p3r1:auto_generated.wrfull
rdusedw[0] <= dcfifo_p3r1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_p3r1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_p3r1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_p3r1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_p3r1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_p3r1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_p3r1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_p3r1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_p3r1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_p3r1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_p3r1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_p3r1:auto_generated.rdusedw[11]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated
aclr => a_graycounter_qv6:rdptr_g1p.aclr
aclr => a_graycounter_mdc:wrptr_g1p.aclr
aclr => altsyncram_ms91:fifo_ram.aclr1
aclr => delayed_wrptr_g[12].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[12].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[12].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ms91:fifo_ram.data_a[0]
data[1] => altsyncram_ms91:fifo_ram.data_a[1]
data[2] => altsyncram_ms91:fifo_ram.data_a[2]
data[3] => altsyncram_ms91:fifo_ram.data_a[3]
data[4] => altsyncram_ms91:fifo_ram.data_a[4]
data[5] => altsyncram_ms91:fifo_ram.data_a[5]
data[6] => altsyncram_ms91:fifo_ram.data_a[6]
data[7] => altsyncram_ms91:fifo_ram.data_a[7]
data[8] => altsyncram_ms91:fifo_ram.data_a[8]
data[9] => altsyncram_ms91:fifo_ram.data_a[9]
q[0] <= altsyncram_ms91:fifo_ram.q_b[0]
q[1] <= altsyncram_ms91:fifo_ram.q_b[1]
q[2] <= altsyncram_ms91:fifo_ram.q_b[2]
q[3] <= altsyncram_ms91:fifo_ram.q_b[3]
q[4] <= altsyncram_ms91:fifo_ram.q_b[4]
q[5] <= altsyncram_ms91:fifo_ram.q_b[5]
q[6] <= altsyncram_ms91:fifo_ram.q_b[6]
q[7] <= altsyncram_ms91:fifo_ram.q_b[7]
q[8] <= altsyncram_ms91:fifo_ram.q_b[8]
q[9] <= altsyncram_ms91:fifo_ram.q_b[9]
rdclk => a_graycounter_qv6:rdptr_g1p.clock
rdclk => altsyncram_ms91:fifo_ram.clock1
rdclk => dffpipe_se9:rs_brp.clock
rdclk => dffpipe_se9:rs_bwp.clock
rdclk => alt_synch_pipe_1e8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_mdc:wrptr_g1p.clock
wrclk => altsyncram_ms91:fifo_ram.clock0
wrclk => alt_synch_pipe_1e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_gray2bin_rab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_gray2bin_rab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_qv6:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => counter3a11.CLK
clock => counter3a12.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter3a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter3a12.DB_MAX_OUTPUT_PORT_TYPE


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|a_graycounter_mdc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => counter6a11.CLK
clock => counter6a12.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter6a12.DB_MAX_OUTPUT_PORT_TYPE


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|altsyncram_ms91:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[10] => ram_block9a0.PORTAADDR10
address_a[10] => ram_block9a1.PORTAADDR10
address_a[10] => ram_block9a2.PORTAADDR10
address_a[10] => ram_block9a3.PORTAADDR10
address_a[10] => ram_block9a4.PORTAADDR10
address_a[10] => ram_block9a5.PORTAADDR10
address_a[10] => ram_block9a6.PORTAADDR10
address_a[10] => ram_block9a7.PORTAADDR10
address_a[10] => ram_block9a8.PORTAADDR10
address_a[10] => ram_block9a9.PORTAADDR10
address_a[11] => ram_block9a0.PORTAADDR11
address_a[11] => ram_block9a1.PORTAADDR11
address_a[11] => ram_block9a2.PORTAADDR11
address_a[11] => ram_block9a3.PORTAADDR11
address_a[11] => ram_block9a4.PORTAADDR11
address_a[11] => ram_block9a5.PORTAADDR11
address_a[11] => ram_block9a6.PORTAADDR11
address_a[11] => ram_block9a7.PORTAADDR11
address_a[11] => ram_block9a8.PORTAADDR11
address_a[11] => ram_block9a9.PORTAADDR11
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[10] => ram_block9a0.PORTBADDR10
address_b[10] => ram_block9a1.PORTBADDR10
address_b[10] => ram_block9a2.PORTBADDR10
address_b[10] => ram_block9a3.PORTBADDR10
address_b[10] => ram_block9a4.PORTBADDR10
address_b[10] => ram_block9a5.PORTBADDR10
address_b[10] => ram_block9a6.PORTBADDR10
address_b[10] => ram_block9a7.PORTBADDR10
address_b[10] => ram_block9a8.PORTBADDR10
address_b[10] => ram_block9a9.PORTBADDR10
address_b[11] => ram_block9a0.PORTBADDR11
address_b[11] => ram_block9a1.PORTBADDR11
address_b[11] => ram_block9a2.PORTBADDR11
address_b[11] => ram_block9a3.PORTBADDR11
address_b[11] => ram_block9a4.PORTBADDR11
address_b[11] => ram_block9a5.PORTBADDR11
address_b[11] => ram_block9a6.PORTBADDR11
address_b[11] => ram_block9a7.PORTBADDR11
address_b[11] => ram_block9a8.PORTBADDR11
address_b[11] => ram_block9a9.PORTBADDR11
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|dffpipe_se9:rs_brp
clock => dffe10a[12].CLK
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[12].ACLR
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
d[12] => dffe10a[12].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe10a[12].DB_MAX_OUTPUT_PORT_TYPE


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|dffpipe_se9:rs_bwp
clock => dffe10a[12].CLK
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[12].ACLR
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
d[11] => dffe10a[11].IN0
d[12] => dffe10a[12].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe10a[12].DB_MAX_OUTPUT_PORT_TYPE


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
clock => dffpipe_te9:dffpipe11.clock
clrn => dffpipe_te9:dffpipe11.clrn
d[0] => dffpipe_te9:dffpipe11.d[0]
d[1] => dffpipe_te9:dffpipe11.d[1]
d[2] => dffpipe_te9:dffpipe11.d[2]
d[3] => dffpipe_te9:dffpipe11.d[3]
d[4] => dffpipe_te9:dffpipe11.d[4]
d[5] => dffpipe_te9:dffpipe11.d[5]
d[6] => dffpipe_te9:dffpipe11.d[6]
d[7] => dffpipe_te9:dffpipe11.d[7]
d[8] => dffpipe_te9:dffpipe11.d[8]
d[9] => dffpipe_te9:dffpipe11.d[9]
d[10] => dffpipe_te9:dffpipe11.d[10]
d[11] => dffpipe_te9:dffpipe11.d[11]
d[12] => dffpipe_te9:dffpipe11.d[12]
q[0] <= dffpipe_te9:dffpipe11.q[0]
q[1] <= dffpipe_te9:dffpipe11.q[1]
q[2] <= dffpipe_te9:dffpipe11.q[2]
q[3] <= dffpipe_te9:dffpipe11.q[3]
q[4] <= dffpipe_te9:dffpipe11.q[4]
q[5] <= dffpipe_te9:dffpipe11.q[5]
q[6] <= dffpipe_te9:dffpipe11.q[6]
q[7] <= dffpipe_te9:dffpipe11.q[7]
q[8] <= dffpipe_te9:dffpipe11.q[8]
q[9] <= dffpipe_te9:dffpipe11.q[9]
q[10] <= dffpipe_te9:dffpipe11.q[10]
q[11] <= dffpipe_te9:dffpipe11.q[11]
q[12] <= dffpipe_te9:dffpipe11.q[12]


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_te9:dffpipe11
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
clock => dffpipe_te9:dffpipe11.clock
clrn => dffpipe_te9:dffpipe11.clrn
d[0] => dffpipe_te9:dffpipe11.d[0]
d[1] => dffpipe_te9:dffpipe11.d[1]
d[2] => dffpipe_te9:dffpipe11.d[2]
d[3] => dffpipe_te9:dffpipe11.d[3]
d[4] => dffpipe_te9:dffpipe11.d[4]
d[5] => dffpipe_te9:dffpipe11.d[5]
d[6] => dffpipe_te9:dffpipe11.d[6]
d[7] => dffpipe_te9:dffpipe11.d[7]
d[8] => dffpipe_te9:dffpipe11.d[8]
d[9] => dffpipe_te9:dffpipe11.d[9]
d[10] => dffpipe_te9:dffpipe11.d[10]
d[11] => dffpipe_te9:dffpipe11.d[11]
d[12] => dffpipe_te9:dffpipe11.d[12]
q[0] <= dffpipe_te9:dffpipe11.q[0]
q[1] <= dffpipe_te9:dffpipe11.q[1]
q[2] <= dffpipe_te9:dffpipe11.q[2]
q[3] <= dffpipe_te9:dffpipe11.q[3]
q[4] <= dffpipe_te9:dffpipe11.q[4]
q[5] <= dffpipe_te9:dffpipe11.q[5]
q[6] <= dffpipe_te9:dffpipe11.q[6]
q[7] <= dffpipe_te9:dffpipe11.q[7]
q[8] <= dffpipe_te9:dffpipe11.q[8]
q[9] <= dffpipe_te9:dffpipe11.q[9]
q[10] <= dffpipe_te9:dffpipe11.q[10]
q[11] <= dffpipe_te9:dffpipe11.q[11]
q[12] <= dffpipe_te9:dffpipe11.q[12]


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe11
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|cmpr_vu5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|cmpr_uu5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|cmpr_vu5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|cmpr_uu5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|cmpr_vu5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|cmpr_uu5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|cmpr_vu5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|cmpr_uu5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DSO|FIFO:DSO_FIFO|dcfifo:dcfifo_component|dcfifo_p3r1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|DSO|FIFO_ctr:DSO_FIFO_ctr
clk => FIFORen~reg0.CLK
clk => FIFOWen~reg0.CLK
reset => FIFORen~reg0.ACLR
reset => FIFOWen~reg0.ACLR
FIFOWFull => FIFORen.OUTPUTSELECT
FIFOWFull => FIFOWen~reg0.DATAIN
FIFOREmpty => FIFORen.OUTPUTSELECT
trigger_FIFOR => FIFORen.DATAA
FIFOWen <= FIFOWen~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIFORen <= FIFORen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DSO|addr_counter:DSO_addr_counter
clk => state.CLK
clk => RAMWcounter[0].CLK
clk => RAMWcounter[1].CLK
clk => RAMWcounter[2].CLK
clk => RAMWcounter[3].CLK
clk => RAMWcounter[4].CLK
clk => RAMWcounter[5].CLK
clk => RAMWcounter[6].CLK
clk => RAMWcounter[7].CLK
clk => RAMWcounter[8].CLK
clk => RAMWcounter[9].CLK
clk => RAMWcounter[10].CLK
clk => RAMWcounter[11].CLK
reset => state.ACLR
reset => RAMWcounter[0].ACLR
reset => RAMWcounter[1].ACLR
reset => RAMWcounter[2].ACLR
reset => RAMWcounter[3].ACLR
reset => RAMWcounter[4].ACLR
reset => RAMWcounter[5].ACLR
reset => RAMWcounter[6].ACLR
reset => RAMWcounter[7].ACLR
reset => RAMWcounter[8].ACLR
reset => RAMWcounter[9].ACLR
reset => RAMWcounter[10].ACLR
reset => RAMWcounter[11].ACLR
RAMWCten => state.DATAIN
vga_R_addr[0] => Equal1.IN23
vga_R_addr[0] => RAMRaddress[0].DATAIN
vga_R_addr[1] => Equal1.IN22
vga_R_addr[1] => RAMRaddress[1].DATAIN
vga_R_addr[2] => Equal1.IN21
vga_R_addr[2] => RAMRaddress[2].DATAIN
vga_R_addr[3] => Equal1.IN20
vga_R_addr[3] => RAMRaddress[3].DATAIN
vga_R_addr[4] => Equal1.IN19
vga_R_addr[4] => RAMRaddress[4].DATAIN
vga_R_addr[5] => Equal1.IN18
vga_R_addr[5] => RAMRaddress[5].DATAIN
vga_R_addr[6] => Equal1.IN17
vga_R_addr[6] => RAMRaddress[6].DATAIN
vga_R_addr[7] => Equal1.IN16
vga_R_addr[7] => RAMRaddress[7].DATAIN
vga_R_addr[8] => Equal1.IN15
vga_R_addr[8] => RAMRaddress[8].DATAIN
vga_R_addr[9] => Equal1.IN14
vga_R_addr[9] => RAMRaddress[9].DATAIN
vga_R_addr[10] => Equal1.IN13
vga_R_addr[10] => RAMRaddress[10].DATAIN
vga_R_addr[11] => Equal1.IN12
vga_R_addr[11] => RAMRaddress[11].DATAIN
RAMWaddress[0] <= RAMWcounter[0].DB_MAX_OUTPUT_PORT_TYPE
RAMWaddress[1] <= RAMWcounter[1].DB_MAX_OUTPUT_PORT_TYPE
RAMWaddress[2] <= RAMWcounter[2].DB_MAX_OUTPUT_PORT_TYPE
RAMWaddress[3] <= RAMWcounter[3].DB_MAX_OUTPUT_PORT_TYPE
RAMWaddress[4] <= RAMWcounter[4].DB_MAX_OUTPUT_PORT_TYPE
RAMWaddress[5] <= RAMWcounter[5].DB_MAX_OUTPUT_PORT_TYPE
RAMWaddress[6] <= RAMWcounter[6].DB_MAX_OUTPUT_PORT_TYPE
RAMWaddress[7] <= RAMWcounter[7].DB_MAX_OUTPUT_PORT_TYPE
RAMWaddress[8] <= RAMWcounter[8].DB_MAX_OUTPUT_PORT_TYPE
RAMWaddress[9] <= RAMWcounter[9].DB_MAX_OUTPUT_PORT_TYPE
RAMWaddress[10] <= RAMWcounter[10].DB_MAX_OUTPUT_PORT_TYPE
RAMWaddress[11] <= RAMWcounter[11].DB_MAX_OUTPUT_PORT_TYPE
RAMWCO <= RAMWCO.DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[0] <= vga_R_addr[0].DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[1] <= vga_R_addr[1].DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[2] <= vga_R_addr[2].DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[3] <= vga_R_addr[3].DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[4] <= vga_R_addr[4].DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[5] <= vga_R_addr[5].DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[6] <= vga_R_addr[6].DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[7] <= vga_R_addr[7].DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[8] <= vga_R_addr[8].DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[9] <= vga_R_addr[9].DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[10] <= vga_R_addr[10].DB_MAX_OUTPUT_PORT_TYPE
RAMRaddress[11] <= vga_R_addr[11].DB_MAX_OUTPUT_PORT_TYPE
RAMRCO <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|DSO|RAM:DSO_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|DSO|RAM:DSO_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_7ht1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_7ht1:auto_generated.rden_b
data_a[0] => altsyncram_7ht1:auto_generated.data_a[0]
data_a[1] => altsyncram_7ht1:auto_generated.data_a[1]
data_a[2] => altsyncram_7ht1:auto_generated.data_a[2]
data_a[3] => altsyncram_7ht1:auto_generated.data_a[3]
data_a[4] => altsyncram_7ht1:auto_generated.data_a[4]
data_a[5] => altsyncram_7ht1:auto_generated.data_a[5]
data_a[6] => altsyncram_7ht1:auto_generated.data_a[6]
data_a[7] => altsyncram_7ht1:auto_generated.data_a[7]
data_a[8] => altsyncram_7ht1:auto_generated.data_a[8]
data_a[9] => altsyncram_7ht1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_7ht1:auto_generated.address_a[0]
address_a[1] => altsyncram_7ht1:auto_generated.address_a[1]
address_a[2] => altsyncram_7ht1:auto_generated.address_a[2]
address_a[3] => altsyncram_7ht1:auto_generated.address_a[3]
address_a[4] => altsyncram_7ht1:auto_generated.address_a[4]
address_a[5] => altsyncram_7ht1:auto_generated.address_a[5]
address_a[6] => altsyncram_7ht1:auto_generated.address_a[6]
address_a[7] => altsyncram_7ht1:auto_generated.address_a[7]
address_a[8] => altsyncram_7ht1:auto_generated.address_a[8]
address_a[9] => altsyncram_7ht1:auto_generated.address_a[9]
address_a[10] => altsyncram_7ht1:auto_generated.address_a[10]
address_a[11] => altsyncram_7ht1:auto_generated.address_a[11]
address_b[0] => altsyncram_7ht1:auto_generated.address_b[0]
address_b[1] => altsyncram_7ht1:auto_generated.address_b[1]
address_b[2] => altsyncram_7ht1:auto_generated.address_b[2]
address_b[3] => altsyncram_7ht1:auto_generated.address_b[3]
address_b[4] => altsyncram_7ht1:auto_generated.address_b[4]
address_b[5] => altsyncram_7ht1:auto_generated.address_b[5]
address_b[6] => altsyncram_7ht1:auto_generated.address_b[6]
address_b[7] => altsyncram_7ht1:auto_generated.address_b[7]
address_b[8] => altsyncram_7ht1:auto_generated.address_b[8]
address_b[9] => altsyncram_7ht1:auto_generated.address_b[9]
address_b[10] => altsyncram_7ht1:auto_generated.address_b[10]
address_b[11] => altsyncram_7ht1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7ht1:auto_generated.clock0
clock1 => altsyncram_7ht1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_7ht1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_7ht1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7ht1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7ht1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7ht1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7ht1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7ht1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7ht1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7ht1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7ht1:auto_generated.q_b[8]
q_b[9] <= altsyncram_7ht1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DSO|RAM:DSO_RAM|altsyncram:altsyncram_component|altsyncram_7ht1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
rden_b => ram_block1a0.ENA1
rden_b => ram_block1a1.ENA1
rden_b => ram_block1a2.ENA1
rden_b => ram_block1a3.ENA1
rden_b => ram_block1a4.ENA1
rden_b => ram_block1a5.ENA1
rden_b => ram_block1a6.ENA1
rden_b => ram_block1a7.ENA1
rden_b => ram_block1a8.ENA1
rden_b => ram_block1a9.ENA1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|DSO|measuring:DSO_meas
clk => freqout[0]~reg0.CLK
clk => freqout[1]~reg0.CLK
clk => freqout[2]~reg0.CLK
clk => freqout[3]~reg0.CLK
clk => freqout[4]~reg0.CLK
clk => freqout[5]~reg0.CLK
clk => freqout[6]~reg0.CLK
clk => freqout[7]~reg0.CLK
clk => freqout[8]~reg0.CLK
clk => freqout[9]~reg0.CLK
clk => freqout[10]~reg0.CLK
clk => freqout[11]~reg0.CLK
clk => freqout[12]~reg0.CLK
clk => freqout[13]~reg0.CLK
clk => freqout[14]~reg0.CLK
clk => freqout[15]~reg0.CLK
clk => freqout[16]~reg0.CLK
clk => freqout[17]~reg0.CLK
clk => freqout[18]~reg0.CLK
clk => freqout[19]~reg0.CLK
clk => freqout[20]~reg0.CLK
clk => freqout[21]~reg0.CLK
clk => freqout[22]~reg0.CLK
clk => freqout[23]~reg0.CLK
clk => volout[0]~reg0.CLK
clk => volout[1]~reg0.CLK
clk => volout[2]~reg0.CLK
clk => volout[3]~reg0.CLK
clk => volout[4]~reg0.CLK
clk => volout[5]~reg0.CLK
clk => volout[6]~reg0.CLK
clk => volout[7]~reg0.CLK
clk => volout[8]~reg0.CLK
clk => volout[9]~reg0.CLK
clk => volout[10]~reg0.CLK
clk => volout[11]~reg0.CLK
clk => outcount[0].CLK
clk => outcount[1].CLK
clk => outcount[2].CLK
clk => outcount[3].CLK
clk => outcount[4].CLK
clk => outcount[5].CLK
clk => outcount[6].CLK
clk => outcount[7].CLK
clk => outcount[8].CLK
clk => outcount[9].CLK
clk => outcount[10].CLK
clk => outcount[11].CLK
clk => outcount[12].CLK
clk => outcount[13].CLK
clk => outcount[14].CLK
clk => outcount[15].CLK
clk => outcount[16].CLK
clk => outcount[17].CLK
clk => outcount[18].CLK
clk => outcount[19].CLK
clk => outcount[20].CLK
clk => outcount[21].CLK
clk => outcount[22].CLK
clk => outcount[23].CLK
clk => outcount[24].CLK
clk => outcount[25].CLK
clk => outcount[26].CLK
clk => outcount[27].CLK
clk => outcount[28].CLK
clk => outcount[29].CLK
clk => outcount[30].CLK
clk => outcount[31].CLK
clk => trigger_count[0].CLK
clk => trigger_count[1].CLK
clk => trigger_count[2].CLK
clk => trigger_count[3].CLK
clk => trigger_count[4].CLK
clk => trigger_count[5].CLK
clk => trigger_count[6].CLK
clk => trigger_count[7].CLK
clk => trigger_count[8].CLK
clk => trigger_count[9].CLK
clk => trigger_count[10].CLK
clk => trigger_count[11].CLK
clk => trigger_count[12].CLK
clk => trigger_count[13].CLK
clk => trigger_count[14].CLK
clk => trigger_count[15].CLK
clk => trigger_count[16].CLK
clk => trigger_count[17].CLK
clk => trigger_count[18].CLK
clk => trigger_count[19].CLK
clk => trigger_count[20].CLK
clk => trigger_count[21].CLK
clk => trigger_count[22].CLK
clk => trigger_count[23].CLK
clk => trigger_count[24].CLK
clk => trigger_count[25].CLK
clk => trigger_count[26].CLK
clk => trigger_count[27].CLK
clk => trigger_count[28].CLK
clk => trigger_count[29].CLK
clk => trigger_count[30].CLK
clk => trigger_count[31].CLK
clk => freqBi[0].CLK
clk => freqBi[1].CLK
clk => freqBi[2].CLK
clk => freqBi[3].CLK
clk => freqBi[4].CLK
clk => freqBi[5].CLK
clk => freqBi[6].CLK
clk => freqBi[7].CLK
clk => freqBi[8].CLK
clk => freqBi[9].CLK
clk => freqBi[10].CLK
clk => freqBi[11].CLK
clk => freqBi[12].CLK
clk => freqBi[13].CLK
clk => freqBi[14].CLK
clk => freqBi[15].CLK
clk => freqBi[16].CLK
clk => freqBi[17].CLK
clk => freqBi[18].CLK
clk => freqBi[19].CLK
clk => precount[0].CLK
clk => precount[1].CLK
clk => precount[2].CLK
clk => precount[3].CLK
clk => precount[4].CLK
clk => precount[5].CLK
clk => precount[6].CLK
clk => precount[7].CLK
clk => precount[8].CLK
clk => precount[9].CLK
clk => precount[10].CLK
clk => precount[11].CLK
clk => precount[12].CLK
clk => precount[13].CLK
clk => precount[14].CLK
clk => precount[15].CLK
clk => precount[16].CLK
clk => precount[17].CLK
clk => precount[18].CLK
clk => precount[19].CLK
clk => precount[20].CLK
clk => precount[21].CLK
clk => precount[22].CLK
clk => precount[23].CLK
clk => precount[24].CLK
clk => precount[25].CLK
clk => precount[26].CLK
clk => precount[27].CLK
clk => precount[28].CLK
clk => precount[29].CLK
clk => precount[30].CLK
clk => precount[31].CLK
clk => precheck.CLK
clk => maxvol[0].CLK
clk => maxvol[1].CLK
clk => maxvol[2].CLK
clk => maxvol[3].CLK
clk => maxvol[4].CLK
clk => maxvol[5].CLK
clk => maxvol[6].CLK
clk => maxvol[7].CLK
clk => maxvol[8].CLK
clk => maxvol[9].CLK
clk => volrela[0].CLK
clk => volrela[1].CLK
clk => volrela[2].CLK
clk => volrela[3].CLK
clk => volrela[4].CLK
clk => volrela[5].CLK
clk => volrela[6].CLK
clk => volrela[7].CLK
clk => volrela[8].CLK
clk => volrela[9].CLK
clk => re[0].CLK
clk => re[1].CLK
clk => re[2].CLK
clk => re[3].CLK
clk => re[4].CLK
clk => re[5].CLK
clk => re[6].CLK
clk => re[7].CLK
clk => re[8].CLK
clk => re[9].CLK
clk => mid[0].CLK
clk => mid[1].CLK
clk => mid[2].CLK
clk => mid[3].CLK
clk => mid[4].CLK
clk => mid[5].CLK
clk => mid[6].CLK
clk => mid[7].CLK
clk => mid[8].CLK
clk => mid[9].CLK
clk => pre[0].CLK
clk => pre[1].CLK
clk => pre[2].CLK
clk => pre[3].CLK
clk => pre[4].CLK
clk => pre[5].CLK
clk => pre[6].CLK
clk => pre[7].CLK
clk => pre[8].CLK
clk => pre[9].CLK
clk => state.CLK
reset => state.ACLR
hscan_switch => precheck.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => volout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => freqout.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => outcount.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => freqBi.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
hscan_switch => trigger_count.OUTPUTSELECT
pause => freqout[3]~reg0.ENA
pause => freqout[2]~reg0.ENA
pause => freqout[1]~reg0.ENA
pause => freqout[0]~reg0.ENA
pause => freqout[4]~reg0.ENA
pause => freqout[5]~reg0.ENA
pause => freqout[6]~reg0.ENA
pause => freqout[7]~reg0.ENA
pause => freqout[8]~reg0.ENA
pause => freqout[9]~reg0.ENA
pause => freqout[10]~reg0.ENA
pause => freqout[11]~reg0.ENA
pause => freqout[12]~reg0.ENA
pause => freqout[13]~reg0.ENA
pause => freqout[14]~reg0.ENA
pause => freqout[15]~reg0.ENA
pause => freqout[16]~reg0.ENA
pause => freqout[17]~reg0.ENA
pause => freqout[18]~reg0.ENA
pause => freqout[19]~reg0.ENA
pause => freqout[20]~reg0.ENA
pause => freqout[21]~reg0.ENA
pause => freqout[22]~reg0.ENA
pause => freqout[23]~reg0.ENA
pause => volout[0]~reg0.ENA
pause => volout[1]~reg0.ENA
pause => volout[2]~reg0.ENA
pause => volout[3]~reg0.ENA
pause => volout[4]~reg0.ENA
pause => volout[5]~reg0.ENA
pause => volout[6]~reg0.ENA
pause => volout[7]~reg0.ENA
pause => volout[8]~reg0.ENA
pause => volout[9]~reg0.ENA
pause => volout[10]~reg0.ENA
pause => volout[11]~reg0.ENA
pause => outcount[0].ENA
pause => outcount[1].ENA
pause => outcount[2].ENA
pause => outcount[3].ENA
pause => outcount[4].ENA
pause => outcount[5].ENA
pause => outcount[6].ENA
pause => outcount[7].ENA
pause => outcount[8].ENA
pause => outcount[9].ENA
pause => outcount[10].ENA
pause => outcount[11].ENA
pause => outcount[12].ENA
pause => outcount[13].ENA
pause => outcount[14].ENA
pause => outcount[15].ENA
pause => outcount[16].ENA
pause => outcount[17].ENA
pause => outcount[18].ENA
pause => outcount[19].ENA
pause => outcount[20].ENA
pause => outcount[21].ENA
pause => outcount[22].ENA
pause => outcount[23].ENA
pause => outcount[24].ENA
pause => outcount[25].ENA
pause => outcount[26].ENA
pause => outcount[27].ENA
pause => outcount[28].ENA
pause => outcount[29].ENA
pause => outcount[30].ENA
pause => outcount[31].ENA
data[0] => pre[0].DATAIN
data[1] => pre[1].DATAIN
data[2] => pre[2].DATAIN
data[3] => pre[3].DATAIN
data[4] => pre[4].DATAIN
data[5] => pre[5].DATAIN
data[6] => pre[6].DATAIN
data[7] => pre[7].DATAIN
data[8] => pre[8].DATAIN
data[9] => pre[9].DATAIN
freqout[0] <= freqout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[1] <= freqout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[2] <= freqout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[3] <= freqout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[4] <= freqout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[5] <= freqout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[6] <= freqout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[7] <= freqout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[8] <= freqout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[9] <= freqout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[10] <= freqout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[11] <= freqout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[12] <= freqout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[13] <= freqout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[14] <= freqout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[15] <= freqout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[16] <= freqout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[17] <= freqout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[18] <= freqout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[19] <= freqout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[20] <= freqout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[21] <= freqout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[22] <= freqout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freqout[23] <= freqout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[0] <= volout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[1] <= volout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[2] <= volout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[3] <= volout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[4] <= volout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[5] <= volout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[6] <= volout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[7] <= volout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[8] <= volout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[9] <= volout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[10] <= volout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
volout[11] <= volout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


