{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561960804741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561960804749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 01 08:00:04 2019 " "Processing started: Mon Jul 01 08:00:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561960804749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561960804749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561960804749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561960805490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561960805491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synthesizer-arch " "Found design unit 1: Synthesizer-arch" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561960820000 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synthesizer " "Found entity 1: Synthesizer" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561960820000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561960820000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Synthesizer " "Elaborating entity \"Synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561960820052 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led8 Synthesizer.vhd(16) " "VHDL Signal Declaration warning at Synthesizer.vhd(16): used implicit default value for signal \"led8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960820053 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led1 Synthesizer.vhd(17) " "VHDL Signal Declaration warning at Synthesizer.vhd(17): used implicit default value for signal \"led1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960820054 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led2 Synthesizer.vhd(18) " "VHDL Signal Declaration warning at Synthesizer.vhd(18): used implicit default value for signal \"led2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960820054 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led3 Synthesizer.vhd(19) " "VHDL Signal Declaration warning at Synthesizer.vhd(19): used implicit default value for signal \"led3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960820054 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led4 Synthesizer.vhd(20) " "VHDL Signal Declaration warning at Synthesizer.vhd(20): used implicit default value for signal \"led4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960820054 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led5 Synthesizer.vhd(21) " "VHDL Signal Declaration warning at Synthesizer.vhd(21): used implicit default value for signal \"led5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960820054 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led6 Synthesizer.vhd(22) " "VHDL Signal Declaration warning at Synthesizer.vhd(22): used implicit default value for signal \"led6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960820054 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led7 Synthesizer.vhd(23) " "VHDL Signal Declaration warning at Synthesizer.vhd(23): used implicit default value for signal \"led7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960820054 "|Synthesizer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "master_clk Synthesizer.vhd(31) " "VHDL Signal Declaration warning at Synthesizer.vhd(31): used implicit default value for signal \"master_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561960820055 "|Synthesizer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l_data_rx Synthesizer.vhd(34) " "Verilog HDL or VHDL warning at Synthesizer.vhd(34): object \"l_data_rx\" assigned a value but never read" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561960820055 "|Synthesizer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_data_rx Synthesizer.vhd(35) " "Verilog HDL or VHDL warning at Synthesizer.vhd(35): object \"r_data_rx\" assigned a value but never read" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561960820055 "|Synthesizer"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 24 Synthesizer.vhd(75) " "VHDL expression error at Synthesizer.vhd(75): expression has 16 elements, but must have 24 elements" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 75 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1561960820055 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "l_data_tx Synthesizer.vhd(72) " "VHDL error at Synthesizer.vhd(72): formal port or parameter \"l_data_tx\" must have actual or default value" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 72 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1561960820055 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "r_data_tx Synthesizer.vhd(72) " "VHDL error at Synthesizer.vhd(72): formal port or parameter \"r_data_tx\" must have actual or default value" {  } { { "Synthesizer.vhd" "" { Text "C:/Users/Peter/Documents/FPGA/Synthesizer/Synthesizer.vhd" 72 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1561960820055 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561960820056 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561960820226 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 01 08:00:20 2019 " "Processing ended: Mon Jul 01 08:00:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561960820226 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561960820226 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561960820226 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561960820226 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561960820917 ""}
