# FPGA-Based NN Acceleratot


### [REQ-YOLO: A Resource-Aware, Efficient Quantization Framework for Object Detection on FPGAso](https://arxiv.org/abs/1909.13396)


### [Efficient and Effective Sparse LSTM on FPGA with Bank-Balanced Sparsity](https://www.microsoft.com/en-us/research/uploads/prod/2019/05/FPGA2019_final.pdf)

### [Cloud-DNN: An Open Framework for Mapping DNN Models to Cloud FPGAs](https://www.researchgate.net/publication/331294325_Cloud-DNN_An_Open_Framework_for_Mapping_DNN_Models_to_Cloud_FPGAs/link/5d9ae479a6fdccfd0e7efebf/download)

### [Algorithm-Hardware Co-Design of Single Shot Detector for Fast Object Detection on FPGAs](://srv2.freepaper.me/n/HaQFVEL4vpDkp3zblKDiDA/PDF/91/9145c3362dee9a59280ed817d9d46b93.pdf)lgorithm-Hardware Co-Design of

### [VIBNN: Hardware Acceleration of Bayesian Neural Networks](https://arxiv.org/pdf/1802.00822.pdf)

### [A Configurable Cloud-Scale DNN Processor for Real-Time AI](https://www.microsoft.com/en-us/research/uploads/prod/2018/06/ISCA18-Brainwave-CameraReady.pdf)

### [FBNA: A Fully Binarized Neural Network Accelerator](http://kalman.mee.tcd.ie/fpl2018/content/pdfs/FPL2018-43iDzVTplcpussvbfIaaHz/40ktQvKBJbJ4H6l6mTML04/6AJHnlQf9pKYlEi5B7Rh7v.pdf)

### [RNA: An Accurate Residual Network Accelerator for Quantized and Reconstructed Deep Neural Networks](https://sci-hub.tw/10.1109/FPL.2018.00018)

### [Design Flow of Accelerating Hybrid Extremely Low Bit-width Neural Network in Embedded FPGA](https://arxiv.org/pdf/1808.04311.pdf) 
