Classic Timing Analyzer report for RadarSingalProcess
Mon Jun 11 09:15:16 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL:Pll_U|altpll:altpll_component|_clk0'
  7. Clock Setup: 'PLL:Pll_U|altpll:altpll_component|_clk1'
  8. Clock Setup: 'Clk_25'
  9. Clock Setup: 'altera_internal_jtag~TCKUTAP'
 10. Clock Setup: 'auto_stp_external_clock_1'
 11. Clock Hold: 'PLL:Pll_U|altpll:altpll_component|_clk0'
 12. Clock Hold: 'PLL:Pll_U|altpll:altpll_component|_clk1'
 13. Clock Hold: 'Clk_25'
 14. tsu
 15. tco
 16. tpd
 17. th
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Type                                                   ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                                                   ; To                                                                                                                                                                                                                                           ; From Clock                              ; To Clock                                ; Failed Paths ;
+--------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Worst-case tsu                                         ; N/A       ; None                             ; 3.224 ns                         ; altera_internal_jtag~TMSUTAP                                                                                                                                                           ; sld_hub:auto_hub|shadow_irf_reg[2][7]                                                                                                                                                                                                        ; --                                      ; altera_internal_jtag~TCKUTAP            ; 0            ;
; Worst-case tco                                         ; N/A       ; None                             ; 0.348 ns                         ; PLL:Pll_U|altpll:altpll_component|_clk1                                                                                                                                                ; Da1_clk                                                                                                                                                                                                                                      ; Clk_25                                  ; --                                      ; 0            ;
; Worst-case tpd                                         ; N/A       ; None                             ; 2.267 ns                         ; altera_internal_jtag~TDO                                                                                                                                                               ; altera_reserved_tdo                                                                                                                                                                                                                          ; --                                      ; --                                      ; 0            ;
; Worst-case th                                          ; N/A       ; None                             ; 1.321 ns                         ; altera_internal_jtag~TDIUTAP                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] ; --                                      ; altera_internal_jtag~TCKUTAP            ; 0            ;
; Clock Setup: 'PLL:Pll_U|altpll:altpll_component|_clk1' ; -3.909 ns ; 40.00 MHz ( period = 25.000 ns ) ; N/A                              ; Rst                                                                                                                                                                                    ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19]                                                                                                                     ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 6012         ;
; Clock Setup: 'PLL:Pll_U|altpll:altpll_component|_clk0' ; -1.250 ns ; 160.00 MHz ( period = 6.250 ns ) ; N/A                              ; Rst                                                                                                                                                                                    ; ddc:ddc_u|Data_in_buffer[1][7]                                                                                                                                                                                                               ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 83           ;
; Clock Setup: 'Clk_25'                                  ; 37.167 ns ; 25.00 MHz ( period = 40.000 ns ) ; 352.98 MHz ( period = 2.833 ns ) ; Rst_cont[0]                                                                                                                                                                            ; Rst                                                                                                                                                                                                                                          ; Clk_25                                  ; Clk_25                                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'            ; N/A       ; None                             ; 64.74 MHz ( period = 15.446 ns ) ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP            ; altera_internal_jtag~TCKUTAP            ; 0            ;
; Clock Setup: 'auto_stp_external_clock_1'               ; N/A       ; None                             ; 251.00 MHz ( period = 3.984 ns ) ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                   ; auto_stp_external_clock_1               ; auto_stp_external_clock_1               ; 0            ;
; Clock Hold: 'PLL:Pll_U|altpll:altpll_component|_clk0'  ; 0.393 ns  ; 160.00 MHz ( period = 6.250 ns ) ; N/A                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                            ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'PLL:Pll_U|altpll:altpll_component|_clk1'  ; 0.393 ns  ; 40.00 MHz ( period = 25.000 ns ) ; N/A                              ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af                                                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'Clk_25'                                   ; 0.393 ns  ; 25.00 MHz ( period = 40.000 ns ) ; N/A                              ; Rst_cont[2]                                                                                                                                                                            ; Rst_cont[2]                                                                                                                                                                                                                                  ; Clk_25                                  ; Clk_25                                  ; 0            ;
; Total number of failed paths                           ;           ;                                  ;                                  ;                                                                                                                                                                                        ;                                                                                                                                                                                                                                              ;                                         ;                                         ; 6095         ;
+--------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S90F1020I4      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 100                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                          ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                         ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; PLL:Pll_U|altpll:altpll_component|_clk0 ;                    ; PLL output ; 160.0 MHz        ; 0.000 ns      ; 0.000 ns     ; Clk_25   ; 32                    ; 5                   ; -3.500 ns ;              ;
; PLL:Pll_U|altpll:altpll_component|_clk1 ;                    ; PLL output ; 40.0 MHz         ; 0.000 ns      ; 0.000 ns     ; Clk_25   ; 8                     ; 5                   ; -3.500 ns ;              ;
; PLL:Pll_U|altpll:altpll_component|_clk2 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; Clk_25   ; 4                     ; 1                   ; -3.500 ns ;              ;
; Clk_25                                  ;                    ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP            ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; auto_stp_external_clock_1               ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:Pll_U|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                  ; To                                                                                                                                                                                     ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; -1.250 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][7]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.231 ns                  ; 1.481 ns                ;
; -1.245 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][4]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.231 ns                  ; 1.476 ns                ;
; -1.245 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][3]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.231 ns                  ; 1.476 ns                ;
; -1.099 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][11]                                                                                                                                                        ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.247 ns                  ; 1.346 ns                ;
; -1.099 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][5]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.247 ns                  ; 1.346 ns                ;
; -1.099 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][2]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.247 ns                  ; 1.346 ns                ;
; -1.099 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][1]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.247 ns                  ; 1.346 ns                ;
; -1.099 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][2]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.247 ns                  ; 1.346 ns                ;
; -1.099 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][1]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.247 ns                  ; 1.346 ns                ;
; -1.099 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][11]                                                                                                                                                        ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.247 ns                  ; 1.346 ns                ;
; -1.099 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][5]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.247 ns                  ; 1.346 ns                ;
; -1.099 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][2]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.247 ns                  ; 1.346 ns                ;
; -1.099 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][1]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.247 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[11]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[10]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[9]                                                                                                                                                                                 ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[8]                                                                                                                                                                                 ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[7]                                                                                                                                                                                 ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[6]                                                                                                                                                                                 ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[5]                                                                                                                                                                                 ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[4]                                                                                                                                                                                 ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[3]                                                                                                                                                                                 ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[2]                                                                                                                                                                                 ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[1]                                                                                                                                                                                 ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.097 ns                               ; None                                                ; Rst                                                                                                   ; Add[0]                                                                                                                                                                                 ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.249 ns                  ; 1.346 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][3]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; COnt[0]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; COnt[6]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; COnt[4]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; COnt[5]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; COnt[3]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; COnt[1]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; COnt[7]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; COnt[2]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; COnt[8]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; COnt[9]                                                                                                                                                                                ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.080 ns                               ; None                                                ; Rst                                                                                                   ; COnt[10]                                                                                                                                                                               ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.246 ns                  ; 1.326 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[10]                                                                                                                                                                            ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[8]                                                                                                                                                                             ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[6]                                                                                                                                                                             ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[4]                                                                                                                                                                             ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[3]                                                                                                                                                                             ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[2]                                                                                                                                                                             ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[1]                                                                                                                                                                             ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[11]                                                                                                                                                                            ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[9]                                                                                                                                                                             ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[7]                                                                                                                                                                             ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[5]                                                                                                                                                                             ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.027 ns                               ; None                                                ; Rst                                                                                                   ; Data_in[0]                                                                                                                                                                             ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.272 ns                ;
; -1.000 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][9]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.229 ns                  ; 1.229 ns                ;
; -1.000 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][7]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.229 ns                  ; 1.229 ns                ;
; -1.000 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][6]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.229 ns                  ; 1.229 ns                ;
; -1.000 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][3]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.229 ns                  ; 1.229 ns                ;
; -1.000 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][0]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.229 ns                  ; 1.229 ns                ;
; -1.000 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][6]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.229 ns                  ; 1.229 ns                ;
; -1.000 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][0]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.229 ns                  ; 1.229 ns                ;
; -1.000 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][9]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.229 ns                  ; 1.229 ns                ;
; -1.000 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][7]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.229 ns                  ; 1.229 ns                ;
; -1.000 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][0]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.229 ns                  ; 1.229 ns                ;
; -1.000 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][9]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.229 ns                  ; 1.229 ns                ;
; -0.989 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][8]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.232 ns                  ; 1.221 ns                ;
; -0.989 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][10]                                                                                                                                                        ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.232 ns                  ; 1.221 ns                ;
; -0.989 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[3][4]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.232 ns                  ; 1.221 ns                ;
; -0.989 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][11]                                                                                                                                                        ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.232 ns                  ; 1.221 ns                ;
; -0.989 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][10]                                                                                                                                                        ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.232 ns                  ; 1.221 ns                ;
; -0.989 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][8]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.232 ns                  ; 1.221 ns                ;
; -0.989 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[1][5]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.232 ns                  ; 1.221 ns                ;
; -0.989 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][10]                                                                                                                                                        ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.232 ns                  ; 1.221 ns                ;
; -0.989 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][8]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.232 ns                  ; 1.221 ns                ;
; -0.989 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][6]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.232 ns                  ; 1.221 ns                ;
; -0.989 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[2][4]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.232 ns                  ; 1.221 ns                ;
; -0.961 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][8]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.248 ns                  ; 1.209 ns                ;
; -0.927 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][6]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.245 ns                  ; 1.172 ns                ;
; -0.489 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][10]                                                                                                                                                        ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.243 ns                  ; 0.732 ns                ;
; -0.489 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][4]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.243 ns                  ; 0.732 ns                ;
; -0.489 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][3]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.243 ns                  ; 0.732 ns                ;
; -0.489 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][2]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.243 ns                  ; 0.732 ns                ;
; -0.489 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][1]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.243 ns                  ; 0.732 ns                ;
; -0.489 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][11]                                                                                                                                                        ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.243 ns                  ; 0.732 ns                ;
; -0.489 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][9]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.243 ns                  ; 0.732 ns                ;
; -0.489 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][7]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.243 ns                  ; 0.732 ns                ;
; -0.489 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][5]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.243 ns                  ; 0.732 ns                ;
; -0.489 ns                               ; None                                                ; Rst                                                                                                   ; ddc:ddc_u|Data_in_buffer[0][0]                                                                                                                                                         ; Clk_25                                  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.250 ns                    ; 0.243 ns                  ; 0.732 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg11 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg10 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg9  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg8  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg7  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg6  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg5  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg4  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg3  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg2  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg1  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg0  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_datain_reg0   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.074 ns                                ; 193.20 MHz ( period = 5.176 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_we_reg        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.831 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg11 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg10 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg9  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg8  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg7  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg6  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg5  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg4  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg3  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg2  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg1  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg0  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_datain_reg0   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.082 ns                                ; 193.50 MHz ( period = 5.168 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_we_reg        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.819 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg11 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg10 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg9  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg8  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg7  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg6  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg5  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg4  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg3  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg2  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg1  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_address_reg0  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_datain_reg0   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.101 ns                                ; 194.21 MHz ( period = 5.149 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a238~porta_we_reg        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.897 ns                  ; 4.796 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg11 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg10 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg9  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg8  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg7  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg6  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg5  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg4  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg3  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg2  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg1  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_address_reg0  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_datain_reg0   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.303 ns                                ; 202.14 MHz ( period = 4.947 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a259~porta_we_reg        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.912 ns                  ; 4.609 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg11 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg10 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg9  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg8  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg7  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg6  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg5  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg4  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg3  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg2  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg1  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_address_reg0  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_datain_reg0   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.355 ns                                ; 204.29 MHz ( period = 4.895 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a223~porta_we_reg        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.908 ns                  ; 4.553 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg11 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg10 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg9  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg8  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg7  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg6  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg5  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg4  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg3  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg2  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg1  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_address_reg0  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_datain_reg0   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.360 ns                                ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a302~porta_we_reg        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.889 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg11  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg10  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg9   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg8   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg7   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg6   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg5   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg4   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg3   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg2   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg1   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_address_reg0   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_datain_reg0    ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.363 ns                                ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a45~porta_we_reg         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.892 ns                  ; 4.529 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg11 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg10 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg9  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg8  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg7  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg6  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg5  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg4  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg3  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg2  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg1  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_address_reg0  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_datain_reg0   ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.366 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a240~porta_we_reg        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.905 ns                  ; 4.539 ns                ;
; 1.374 ns                                ; 205.09 MHz ( period = 4.876 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg11 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.527 ns                ;
; 1.374 ns                                ; 205.09 MHz ( period = 4.876 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg10 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.527 ns                ;
; 1.374 ns                                ; 205.09 MHz ( period = 4.876 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg9  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.527 ns                ;
; 1.374 ns                                ; 205.09 MHz ( period = 4.876 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg8  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.527 ns                ;
; 1.374 ns                                ; 205.09 MHz ( period = 4.876 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a234~porta_address_reg7  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 6.250 ns                    ; 5.901 ns                  ; 4.527 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                       ;                                                                                                                                                                                        ;                                         ;                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:Pll_U|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From ; To                                                                                                                       ; From Clock ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; -3.909 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.425 ns                  ; 5.334 ns                ;
; -3.909 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[12]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.425 ns                  ; 5.334 ns                ;
; -3.909 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[0]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.425 ns                  ; 5.334 ns                ;
; -3.909 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[0]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.425 ns                  ; 5.334 ns                ;
; -3.812 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.445 ns                  ; 5.257 ns                ;
; -3.812 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[9]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.445 ns                  ; 5.257 ns                ;
; -3.812 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc32n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.445 ns                  ; 5.257 ns                ;
; -3.812 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.445 ns                  ; 5.257 ns                ;
; -3.812 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc34n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.445 ns                  ; 5.257 ns                ;
; -3.812 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.445 ns                  ; 5.257 ns                ;
; -3.799 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[15] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.442 ns                  ; 5.241 ns                ;
; -3.799 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc24n|data_out[15] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.442 ns                  ; 5.241 ns                ;
; -3.799 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc26n|data_out[14] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.442 ns                  ; 5.241 ns                ;
; -3.799 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[14] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.442 ns                  ; 5.241 ns                ;
; -3.793 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc63n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.419 ns                  ; 5.212 ns                ;
; -3.793 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc61n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.419 ns                  ; 5.212 ns                ;
; -3.793 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc63n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.419 ns                  ; 5.212 ns                ;
; -3.793 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc62n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.419 ns                  ; 5.212 ns                ;
; -3.768 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc49n|data_out[3]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.480 ns                  ; 5.248 ns                ;
; -3.768 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc50n|data_out[3]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.480 ns                  ; 5.248 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc32n|data_out[9]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc37n|data_out[9]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[9]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[9]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[9]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc32n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc37n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc34n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.765 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[7]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.213 ns                ;
; -3.761 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc4n|data_out[11]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.500 ns                  ; 5.261 ns                ;
; -3.761 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[11]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.500 ns                  ; 5.261 ns                ;
; -3.761 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc6n|data_out[11]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.500 ns                  ; 5.261 ns                ;
; -3.761 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc7n|data_out[11]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.500 ns                  ; 5.261 ns                ;
; -3.761 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc7n|data_out[10]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.500 ns                  ; 5.261 ns                ;
; -3.761 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[10]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.500 ns                  ; 5.261 ns                ;
; -3.761 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc8n|data_out[10]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.500 ns                  ; 5.261 ns                ;
; -3.761 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc9n|data_out[10]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.500 ns                  ; 5.261 ns                ;
; -3.760 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc37n|data_out[13] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.468 ns                  ; 5.228 ns                ;
; -3.760 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[13] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.468 ns                  ; 5.228 ns                ;
; -3.755 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc27n|data_out[3]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.203 ns                ;
; -3.755 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc26n|data_out[3]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.203 ns                ;
; -3.755 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc27n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.203 ns                ;
; -3.755 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc28n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.203 ns                ;
; -3.755 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc25n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.203 ns                ;
; -3.755 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.203 ns                ;
; -3.755 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc29n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.203 ns                ;
; -3.755 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc26n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.203 ns                ;
; -3.755 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.203 ns                ;
; -3.755 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc24n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.448 ns                  ; 5.203 ns                ;
; -3.751 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc63n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.189 ns                ;
; -3.751 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc27n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.189 ns                ;
; -3.751 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc28n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.189 ns                ;
; -3.751 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc29n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.189 ns                ;
; -3.751 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.189 ns                ;
; -3.751 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc63n|data_out[13] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.189 ns                ;
; -3.751 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc24n|data_out[14] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.189 ns                ;
; -3.751 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc61n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.189 ns                ;
; -3.743 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc27n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.498 ns                  ; 5.241 ns                ;
; -3.743 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[3]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.482 ns                  ; 5.225 ns                ;
; -3.743 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc45n|data_out[3]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.482 ns                  ; 5.225 ns                ;
; -3.739 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.495 ns                  ; 5.234 ns                ;
; -3.739 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc34n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.495 ns                  ; 5.234 ns                ;
; -3.739 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.495 ns                  ; 5.234 ns                ;
; -3.738 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc29n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.234 ns                ;
; -3.738 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.234 ns                ;
; -3.738 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.234 ns                ;
; -3.738 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc34n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.234 ns                ;
; -3.738 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.234 ns                ;
; -3.738 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc32n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.234 ns                ;
; -3.738 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.234 ns                ;
; -3.735 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc26n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.436 ns                  ; 5.171 ns                ;
; -3.735 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc63n|data_out[10] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.436 ns                  ; 5.171 ns                ;
; -3.735 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc63n|data_out[7]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.436 ns                  ; 5.171 ns                ;
; -3.731 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.450 ns                  ; 5.181 ns                ;
; -3.731 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc28n|data_out[4]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.450 ns                  ; 5.181 ns                ;
; -3.730 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc60n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.485 ns                  ; 5.215 ns                ;
; -3.730 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc57n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.485 ns                  ; 5.215 ns                ;
; -3.730 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc52n|data_out[4]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.485 ns                  ; 5.215 ns                ;
; -3.728 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[17]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.499 ns                  ; 5.227 ns                ;
; -3.726 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc42n|data_out[10] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.469 ns                  ; 5.195 ns                ;
; -3.726 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[10] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.469 ns                  ; 5.195 ns                ;
; -3.726 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc43n|data_out[10] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.469 ns                  ; 5.195 ns                ;
; -3.717 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc37n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.208 ns                ;
; -3.717 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.208 ns                ;
; -3.717 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc39n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.208 ns                ;
; -3.716 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc22n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.446 ns                  ; 5.162 ns                ;
; -3.716 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc28n|data_out[15] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.446 ns                  ; 5.162 ns                ;
; -3.716 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc29n|data_out[14] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.446 ns                  ; 5.162 ns                ;
; -3.716 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc25n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.446 ns                  ; 5.162 ns                ;
; -3.716 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc22n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.446 ns                  ; 5.162 ns                ;
; -3.716 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.446 ns                  ; 5.162 ns                ;
; -3.716 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc19n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.446 ns                  ; 5.162 ns                ;
; -3.716 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc24n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.446 ns                  ; 5.162 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc60n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.439 ns                  ; 5.154 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc56n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.439 ns                  ; 5.154 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc58n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.439 ns                  ; 5.154 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc59n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.439 ns                  ; 5.154 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.206 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[12] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.206 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc34n|data_out[12] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.206 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc37n|data_out[12] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.206 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc29n|data_out[12] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.206 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[12] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.206 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc39n|data_out[12] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.206 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[12] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.206 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc32n|data_out[12] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.491 ns                  ; 5.206 ns                ;
; -3.715 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc62n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.439 ns                  ; 5.154 ns                ;
; -3.714 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc61n|data_out[0]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.500 ns                  ; 5.214 ns                ;
; -3.711 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.475 ns                  ; 5.186 ns                ;
; -3.707 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc20n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.444 ns                  ; 5.151 ns                ;
; -3.707 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc21n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.444 ns                  ; 5.151 ns                ;
; -3.707 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc19n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.444 ns                  ; 5.151 ns                ;
; -3.703 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.475 ns                  ; 5.178 ns                ;
; -3.703 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc34n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.475 ns                  ; 5.178 ns                ;
; -3.703 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.475 ns                  ; 5.178 ns                ;
; -3.703 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.475 ns                  ; 5.178 ns                ;
; -3.698 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc62n|data_out[9]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.194 ns                ;
; -3.698 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc63n|data_out[9]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.194 ns                ;
; -3.698 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc63n|data_out[8]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.194 ns                ;
; -3.697 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[13] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.439 ns                  ; 5.136 ns                ;
; -3.697 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc24n|data_out[13] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.439 ns                  ; 5.136 ns                ;
; -3.697 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc25n|data_out[13] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.439 ns                  ; 5.136 ns                ;
; -3.697 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[12] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.439 ns                  ; 5.136 ns                ;
; -3.693 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc62n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.406 ns                  ; 5.099 ns                ;
; -3.693 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc61n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.406 ns                  ; 5.099 ns                ;
; -3.693 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc55n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.406 ns                  ; 5.099 ns                ;
; -3.691 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[11] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.424 ns                  ; 5.115 ns                ;
; -3.691 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc15n|data_out[11] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.424 ns                  ; 5.115 ns                ;
; -3.691 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc14n|data_out[10] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.424 ns                  ; 5.115 ns                ;
; -3.691 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc15n|data_out[10] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.424 ns                  ; 5.115 ns                ;
; -3.691 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.424 ns                  ; 5.115 ns                ;
; -3.691 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc15n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.424 ns                  ; 5.115 ns                ;
; -3.690 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc28n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.453 ns                  ; 5.143 ns                ;
; -3.690 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.453 ns                  ; 5.143 ns                ;
; -3.690 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc34n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.453 ns                  ; 5.143 ns                ;
; -3.690 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.453 ns                  ; 5.143 ns                ;
; -3.690 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.453 ns                  ; 5.143 ns                ;
; -3.690 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc29n|data_out[18] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.453 ns                  ; 5.143 ns                ;
; -3.690 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.453 ns                  ; 5.143 ns                ;
; -3.690 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc29n|data_out[10] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.453 ns                  ; 5.143 ns                ;
; -3.690 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.445 ns                  ; 5.135 ns                ;
; -3.690 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.445 ns                  ; 5.135 ns                ;
; -3.687 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc2n|data_out[2]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.442 ns                  ; 5.129 ns                ;
; -3.684 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc54n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.486 ns                  ; 5.170 ns                ;
; -3.684 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc53n|data_out[4]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.486 ns                  ; 5.170 ns                ;
; -3.682 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc63n|data_out[1]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.431 ns                  ; 5.113 ns                ;
; -3.682 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc61n|data_out[1]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.431 ns                  ; 5.113 ns                ;
; -3.682 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc62n|data_out[1]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.431 ns                  ; 5.113 ns                ;
; -3.678 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc41n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.488 ns                  ; 5.166 ns                ;
; -3.678 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc42n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.488 ns                  ; 5.166 ns                ;
; -3.678 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc43n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.488 ns                  ; 5.166 ns                ;
; -3.671 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc47n|data_out[11] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.486 ns                  ; 5.157 ns                ;
; -3.671 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc44n|data_out[11] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.486 ns                  ; 5.157 ns                ;
; -3.671 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc45n|data_out[11] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.486 ns                  ; 5.157 ns                ;
; -3.671 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[11] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.486 ns                  ; 5.157 ns                ;
; -3.671 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc48n|data_out[11] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.486 ns                  ; 5.157 ns                ;
; -3.671 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc62n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.486 ns                  ; 5.157 ns                ;
; -3.671 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc63n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.486 ns                  ; 5.157 ns                ;
; -3.671 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc61n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.486 ns                  ; 5.157 ns                ;
; -3.671 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc55n|data_out[2]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.486 ns                  ; 5.157 ns                ;
; -3.668 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc60n|data_out[7]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.481 ns                  ; 5.149 ns                ;
; -3.668 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc57n|data_out[7]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.481 ns                  ; 5.149 ns                ;
; -3.668 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc58n|data_out[7]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.481 ns                  ; 5.149 ns                ;
; -3.668 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc59n|data_out[7]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.481 ns                  ; 5.149 ns                ;
; -3.668 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc57n|data_out[6]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.481 ns                  ; 5.149 ns                ;
; -3.668 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc59n|data_out[6]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.481 ns                  ; 5.149 ns                ;
; -3.668 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc58n|data_out[6]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.481 ns                  ; 5.149 ns                ;
; -3.668 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc56n|data_out[6]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.481 ns                  ; 5.149 ns                ;
; -3.668 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc60n|data_out[6]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.481 ns                  ; 5.149 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc10n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc9n|data_out[17]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc9n|data_out[11]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc2n|data_out[9]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[9]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[9]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[9]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc2n|data_out[8]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[8]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[8]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[8]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.667 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc4n|data_out[8]   ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.496 ns                  ; 5.163 ns                ;
; -3.664 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc21n|data_out[5]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.479 ns                  ; 5.143 ns                ;
; -3.664 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc22n|data_out[4]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.479 ns                  ; 5.143 ns                ;
; -3.664 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[4]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.479 ns                  ; 5.143 ns                ;
; -3.660 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc58n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.440 ns                  ; 5.100 ns                ;
; -3.660 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc57n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.440 ns                  ; 5.100 ns                ;
; -3.660 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc60n|data_out[16] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.440 ns                  ; 5.100 ns                ;
; -3.659 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[18]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.097 ns                ;
; -3.659 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[17] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.097 ns                ;
; -3.659 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[13] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.097 ns                ;
; -3.659 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[13]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.097 ns                ;
; -3.659 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc55n|data_out[13] ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.421 ns                  ; 5.080 ns                ;
; -3.659 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[13]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.097 ns                ;
; -3.659 ns                               ; None                                                ; Rst  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc2n|data_out[13]  ; Clk_25     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 1.500 ns                    ; 1.438 ns                  ; 5.097 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;      ;                                                                                                                          ;            ;                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_25'                                                                                                                                                                           ;
+-----------+---------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                        ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+---------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 37.167 ns ; 352.98 MHz ( period = 2.833 ns )            ; Rst_cont[0] ; Rst         ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.803 ns                 ; 2.636 ns                ;
; 37.315 ns ; 372.44 MHz ( period = 2.685 ns )            ; Rst_cont[2] ; Rst         ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.803 ns                 ; 2.488 ns                ;
; 37.561 ns ; 410.00 MHz ( period = 2.439 ns )            ; Rst_cont[1] ; Rst         ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.803 ns                 ; 2.242 ns                ;
; 38.887 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Rst_cont[0] ; Rst_cont[2] ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.787 ns                 ; 0.900 ns                ;
; 38.907 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Rst_cont[0] ; Rst_cont[1] ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.787 ns                 ; 0.880 ns                ;
; 38.998 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Rst_cont[1] ; Rst_cont[2] ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.787 ns                 ; 0.789 ns                ;
; 39.052 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Rst_cont[2] ; Rst_cont[0] ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.787 ns                 ; 0.735 ns                ;
; 39.226 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Rst_cont[1] ; Rst_cont[1] ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.787 ns                 ; 0.561 ns                ;
; 39.226 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Rst_cont[0] ; Rst_cont[0] ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.787 ns                 ; 0.561 ns                ;
; 39.290 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Rst_cont[2] ; Rst_cont[1] ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.787 ns                 ; 0.497 ns                ;
; 39.301 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Rst_cont[1] ; Rst_cont[0] ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.787 ns                 ; 0.486 ns                ;
; 39.331 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Rst_cont[2] ; Rst_cont[2] ; Clk_25     ; Clk_25   ; 40.000 ns                   ; 39.787 ns                 ; 0.456 ns                ;
+-----------+---------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                      ; To                                                                                                                                                                                                                                           ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 64.74 MHz ( period = 15.446 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.496 ns                ;
; N/A                                     ; 66.21 MHz ( period = 15.104 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.316 ns                ;
; N/A                                     ; 67.76 MHz ( period = 14.758 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.152 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.944 ns                ;
; N/A                                     ; 70.09 MHz ( period = 14.268 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.907 ns                ;
; N/A                                     ; 72.03 MHz ( period = 13.884 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.715 ns                ;
; N/A                                     ; 74.37 MHz ( period = 13.446 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.496 ns                ;
; N/A                                     ; 74.43 MHz ( period = 13.436 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.478 ns                ;
; N/A                                     ; 75.70 MHz ( period = 13.210 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.395 ns                ;
; N/A                                     ; 76.17 MHz ( period = 13.128 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.343 ns                ;
; N/A                                     ; 76.62 MHz ( period = 13.052 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.299 ns                ;
; N/A                                     ; 77.01 MHz ( period = 12.986 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 77.58 MHz ( period = 12.890 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 86.09 MHz ( period = 11.616 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 86.94 MHz ( period = 11.502 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a295~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 10.595 ns               ;
; N/A                                     ; 94.01 MHz ( period = 10.637 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a216~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 10.333 ns               ;
; N/A                                     ; 94.02 MHz ( period = 10.636 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a53~portb_address_reg7                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 10.320 ns               ;
; N/A                                     ; 94.12 MHz ( period = 10.625 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a33~portb_address_reg7                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 10.318 ns               ;
; N/A                                     ; 94.30 MHz ( period = 10.605 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a209~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 10.282 ns               ;
; N/A                                     ; 96.80 MHz ( period = 10.331 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a313~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 10.017 ns               ;
; N/A                                     ; 97.70 MHz ( period = 10.235 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.983 ns                ;
; N/A                                     ; 97.70 MHz ( period = 10.235 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.983 ns                ;
; N/A                                     ; 97.70 MHz ( period = 10.235 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.983 ns                ;
; N/A                                     ; 97.70 MHz ( period = 10.235 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.983 ns                ;
; N/A                                     ; 97.70 MHz ( period = 10.235 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.983 ns                ;
; N/A                                     ; 97.70 MHz ( period = 10.235 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.983 ns                ;
; N/A                                     ; 97.70 MHz ( period = 10.235 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.983 ns                ;
; N/A                                     ; 97.78 MHz ( period = 10.227 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a18~portb_address_reg7                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.904 ns                ;
; N/A                                     ; 98.42 MHz ( period = 10.161 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a211~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.822 ns                ;
; N/A                                     ; 98.75 MHz ( period = 10.127 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a214~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.780 ns                ;
; N/A                                     ; 98.88 MHz ( period = 10.113 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.871 ns                ;
; N/A                                     ; 98.88 MHz ( period = 10.113 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.871 ns                ;
; N/A                                     ; 98.88 MHz ( period = 10.113 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.871 ns                ;
; N/A                                     ; 98.88 MHz ( period = 10.113 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.871 ns                ;
; N/A                                     ; 98.88 MHz ( period = 10.113 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.871 ns                ;
; N/A                                     ; 98.88 MHz ( period = 10.113 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.871 ns                ;
; N/A                                     ; 98.88 MHz ( period = 10.113 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.871 ns                ;
; N/A                                     ; 99.51 MHz ( period = 10.049 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.797 ns                ;
; N/A                                     ; 99.51 MHz ( period = 10.049 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.797 ns                ;
; N/A                                     ; 99.51 MHz ( period = 10.049 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.797 ns                ;
; N/A                                     ; 99.51 MHz ( period = 10.049 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.797 ns                ;
; N/A                                     ; 99.51 MHz ( period = 10.049 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.797 ns                ;
; N/A                                     ; 99.90 MHz ( period = 10.010 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a30~portb_address_reg7                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 100.17 MHz ( period = 9.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a236~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.663 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 100.74 MHz ( period = 9.927 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 100.74 MHz ( period = 9.927 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 100.74 MHz ( period = 9.927 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 100.74 MHz ( period = 9.927 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 100.74 MHz ( period = 9.927 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 100.93 MHz ( period = 9.908 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a313~portb_address_reg4                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.594 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a33~portb_address_reg4                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.555 ns                ;
; N/A                                     ; 101.85 MHz ( period = 9.818 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.572 ns                ;
; N/A                                     ; 101.85 MHz ( period = 9.818 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.572 ns                ;
; N/A                                     ; 101.85 MHz ( period = 9.818 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.572 ns                ;
; N/A                                     ; 101.85 MHz ( period = 9.818 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.572 ns                ;
; N/A                                     ; 101.85 MHz ( period = 9.818 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.572 ns                ;
; N/A                                     ; 101.85 MHz ( period = 9.818 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.572 ns                ;
; N/A                                     ; 101.85 MHz ( period = 9.818 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.572 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg0                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg1                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg2                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg3                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg4                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg5                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg6                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg8                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg9                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg10                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg11                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 102.02 MHz ( period = 9.802 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a206~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.458 ns                ;
; N/A                                     ; 102.07 MHz ( period = 9.797 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.551 ns                ;
; N/A                                     ; 102.07 MHz ( period = 9.797 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.551 ns                ;
; N/A                                     ; 102.07 MHz ( period = 9.797 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.551 ns                ;
; N/A                                     ; 102.07 MHz ( period = 9.797 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.551 ns                ;
; N/A                                     ; 102.07 MHz ( period = 9.797 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.551 ns                ;
; N/A                                     ; 102.07 MHz ( period = 9.797 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.551 ns                ;
; N/A                                     ; 102.07 MHz ( period = 9.797 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.551 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.25 MHz ( period = 9.780 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a23~portb_address_reg7                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.436 ns                ;
; N/A                                     ; 102.48 MHz ( period = 9.758 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.509 ns                ;
; N/A                                     ; 102.48 MHz ( period = 9.758 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.509 ns                ;
; N/A                                     ; 102.48 MHz ( period = 9.758 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.509 ns                ;
; N/A                                     ; 102.48 MHz ( period = 9.758 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.509 ns                ;
; N/A                                     ; 102.48 MHz ( period = 9.758 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.509 ns                ;
; N/A                                     ; 102.48 MHz ( period = 9.758 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.509 ns                ;
; N/A                                     ; 102.49 MHz ( period = 9.757 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 102.49 MHz ( period = 9.757 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 102.49 MHz ( period = 9.757 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 102.49 MHz ( period = 9.757 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 102.49 MHz ( period = 9.757 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 102.49 MHz ( period = 9.757 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 102.50 MHz ( period = 9.756 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.521 ns                ;
; N/A                                     ; 102.50 MHz ( period = 9.756 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.521 ns                ;
; N/A                                     ; 102.50 MHz ( period = 9.756 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.521 ns                ;
; N/A                                     ; 102.50 MHz ( period = 9.756 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.521 ns                ;
; N/A                                     ; 102.50 MHz ( period = 9.756 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.521 ns                ;
; N/A                                     ; 102.69 MHz ( period = 9.738 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a213~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.403 ns                ;
; N/A                                     ; 103.36 MHz ( period = 9.675 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 103.36 MHz ( period = 9.675 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 103.36 MHz ( period = 9.675 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 103.36 MHz ( period = 9.675 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 103.36 MHz ( period = 9.675 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 103.36 MHz ( period = 9.675 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 103.36 MHz ( period = 9.675 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.439 ns                ;
; N/A                                     ; 103.37 MHz ( period = 9.674 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.37 MHz ( period = 9.674 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.37 MHz ( period = 9.674 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.37 MHz ( period = 9.674 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.37 MHz ( period = 9.674 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.37 MHz ( period = 9.674 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.37 MHz ( period = 9.674 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.37 MHz ( period = 9.674 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.37 MHz ( period = 9.674 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.441 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.397 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.397 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.397 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.397 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.397 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.397 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.395 ns                ;
; N/A                                     ; 103.82 MHz ( period = 9.632 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 103.82 MHz ( period = 9.632 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 103.82 MHz ( period = 9.632 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 103.82 MHz ( period = 9.632 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 103.82 MHz ( period = 9.632 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg0                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg1                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg2                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg3                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg4                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg5                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg6                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg8                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg9                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg10                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.40 MHz ( period = 9.579 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a320~portb_address_reg11                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.286 ns                ;
; N/A                                     ; 104.54 MHz ( period = 9.566 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a216~portb_address_reg4                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.262 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg0                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg1                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg2                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg3                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg4                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg5                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg6                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg8                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg9                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg10                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.60 MHz ( period = 9.560 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a241~portb_address_reg11                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg0                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg1                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg2                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg3                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg4                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg5                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg6                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg7                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg8                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg9                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg10                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.61 MHz ( period = 9.559 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a195~portb_address_reg11                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 104.87 MHz ( period = 9.536 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.290 ns                ;
; N/A                                     ; 104.87 MHz ( period = 9.536 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.290 ns                ;
; N/A                                     ; 104.87 MHz ( period = 9.536 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.290 ns                ;
; N/A                                     ; 104.87 MHz ( period = 9.536 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.290 ns                ;
; N/A                                     ; 104.87 MHz ( period = 9.536 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.290 ns                ;
; N/A                                     ; 104.87 MHz ( period = 9.536 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.290 ns                ;
; N/A                                     ; 104.87 MHz ( period = 9.536 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.290 ns                ;
; N/A                                     ; 104.87 MHz ( period = 9.536 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.290 ns                ;
; N/A                                     ; 104.99 MHz ( period = 9.525 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_86j:auto_generated|safe_q[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_grs3:auto_generated|ram_block1a118~portb_address_reg4                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.192 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 105.06 MHz ( period = 9.518 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 9.278 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                              ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'auto_stp_external_clock_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                              ; To                                                                                                                                                          ; From Clock                ; To Clock                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; 262.33 MHz ( period = 3.812 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 262.88 MHz ( period = 3.804 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 263.02 MHz ( period = 3.802 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 266.52 MHz ( period = 3.752 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.410 ns                ;
; N/A                                     ; 279.17 MHz ( period = 3.582 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 280.66 MHz ( period = 3.563 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.346 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.236 ns                ;
; N/A                                     ; 291.12 MHz ( period = 3.435 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.215 ns                ;
; N/A                                     ; 292.40 MHz ( period = 3.420 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.40 MHz ( period = 3.420 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.40 MHz ( period = 3.420 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.40 MHz ( period = 3.420 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 292.40 MHz ( period = 3.420 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 293.26 MHz ( period = 3.410 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 293.60 MHz ( period = 3.406 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 294.72 MHz ( period = 3.393 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.164 ns                ;
; N/A                                     ; 294.72 MHz ( period = 3.393 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.164 ns                ;
; N/A                                     ; 294.72 MHz ( period = 3.393 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.164 ns                ;
; N/A                                     ; 294.72 MHz ( period = 3.393 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.164 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 294.99 MHz ( period = 3.390 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.161 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var           ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 297.53 MHz ( period = 3.361 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.53 MHz ( period = 3.361 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.53 MHz ( period = 3.361 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.53 MHz ( period = 3.361 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.53 MHz ( period = 3.361 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.53 MHz ( period = 3.361 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.53 MHz ( period = 3.361 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 297.53 MHz ( period = 3.361 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var           ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 301.57 MHz ( period = 3.316 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var           ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 303.86 MHz ( period = 3.291 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 305.62 MHz ( period = 3.272 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 306.09 MHz ( period = 3.267 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.047 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 308.07 MHz ( period = 3.246 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var           ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 311.14 MHz ( period = 3.214 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 311.43 MHz ( period = 3.211 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.43 MHz ( period = 3.211 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 311.62 MHz ( period = 3.209 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.996 ns                ;
; N/A                                     ; 311.62 MHz ( period = 3.209 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.996 ns                ;
; N/A                                     ; 313.28 MHz ( period = 3.192 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.995 ns                ;
; N/A                                     ; 313.48 MHz ( period = 3.190 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.993 ns                ;
; N/A                                     ; 313.97 MHz ( period = 3.185 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 315.56 MHz ( period = 3.169 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]             ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 317.36 MHz ( period = 3.151 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.36 MHz ( period = 3.151 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.36 MHz ( period = 3.151 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.36 MHz ( period = 3.151 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.36 MHz ( period = 3.151 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.36 MHz ( period = 3.151 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.36 MHz ( period = 3.151 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.36 MHz ( period = 3.151 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                  ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.938 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 317.66 MHz ( period = 3.148 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5] ; auto_stp_external_clock_1 ; auto_stp_external_clock_1 ; None                        ; None                      ; 2.919 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                   ;                                                                                                                                                             ;                           ;                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:Pll_U|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                                                                                  ; To                                                                                                                                                                                                                                                                                                      ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.393 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][167]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][167]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][149]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][149]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][75]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][75]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][78]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][56]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|regoutff ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[169]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][169]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][170]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][170]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[134]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][134]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][136]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][136]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][129]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][129]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][127]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][127]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][125]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][116]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][116]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][103]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][103]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][88]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][88]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][80]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][80]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][77]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][77]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][71]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][71]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[65]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][65]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.404 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][159]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][159]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.467 ns                 ;
; 0.404 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[154]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][154]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.467 ns                 ;
; 0.404 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][143]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.467 ns                 ;
; 0.404 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[86]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][86]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.467 ns                 ;
; 0.404 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[12]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.467 ns                 ;
; 0.404 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.467 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][168]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][168]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][159]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][159]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][154]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][154]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][127]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][106]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][106]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][89]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][70]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.405 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.468 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[161]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][161]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][160]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][160]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[136]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][136]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][136]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][136]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][135]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][135]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][134]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][125]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][125]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[113]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][113]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][113]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][113]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][106]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][90]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[82]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][82]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][76]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][68]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[62]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[45]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][174]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][174]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[159]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][159]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][150]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][150]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][149]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][149]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][140]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][139]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][139]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[127]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][127]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][123]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][123]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[114]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][114]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[106]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][106]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][109]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[100]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][100]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[95]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][95]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][94]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][94]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][73]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][73]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[64]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[55]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[33]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[25]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[20]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[34]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[85]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|regoutff  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][181]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][181]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][156]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][154]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][154]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[126]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][126]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][111]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][111]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[102]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][102]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][100]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][95]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][95]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][89]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][89]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[75]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][75]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[74]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][74]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|regoutff ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[38]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[140]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][134]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][134]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[111]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][111]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][91]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][91]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][85]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][85]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][62]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[24]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[165]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|regoutff ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[129]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|regoutff ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[177]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][177]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][177]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][177]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][176]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][176]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][177]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][177]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[172]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][172]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][165]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][165]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[162]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][162]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][160]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][160]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[157]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][157]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][160]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][160]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][157]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][157]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][157]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][153]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][153]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][151]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][151]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][151]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][151]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[138]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][138]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][140]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][140]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][140]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][138]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][138]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][139]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][139]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][138]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][128]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][128]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][124]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][124]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][124]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][121]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][121]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[112]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][112]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][107]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][105]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[98]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][98]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][94]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][94]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][95]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][92]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][92]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][92]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[81]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][81]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][81]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][81]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][81]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][74]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][74]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][73]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][69]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][69]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][65]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][65]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[61]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[30]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[23]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[21]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[13]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[181]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|regoutff ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[163]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|regoutff ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.410 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[77]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|regoutff  ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.473 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[181]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][181]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][178]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][178]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][171]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][171]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][164]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][164]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][165]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][165]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][164]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][164]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][162]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                                                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk0 ; PLL:Pll_U|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                         ;                                         ;                                         ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:Pll_U|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                         ; To                                                                                                                                                                                                           ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.393 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af                       ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af                       ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                               ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                               ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af                       ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af                       ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|was_stalled                                                                                  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|was_stalled                                                                                  ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_1:Fir_1_U|FIR_16_1_ast:FIR_16_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|dffe_af                             ; ddc:ddc_u|FIR_16_1:Fir_1_U|FIR_16_1_ast:FIR_16_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|dffe_af                             ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_3:Fir_3_U|FIR_16_3_ast:FIR_16_3_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|dffe_af                             ; ddc:ddc_u|FIR_16_3:Fir_3_U|FIR_16_3_ast:FIR_16_3_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|dffe_af                             ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_3:Fir_3_U|FIR_16_3_ast:FIR_16_3_ast_inst|FIR_16_3_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                       ; ddc:ddc_u|FIR_16_3:Fir_3_U|FIR_16_3_ast:FIR_16_3_ast_inst|FIR_16_3_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_3:Fir_3_U|FIR_16_3_ast:FIR_16_3_ast_inst|FIR_16_3_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                          ; ddc:ddc_u|FIR_16_3:Fir_3_U|FIR_16_3_ast:FIR_16_3_ast_inst|FIR_16_3_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_1:Fir_1_U|FIR_16_1_ast:FIR_16_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_5l81:dpfifo|usedw_is_0_dff ; ddc:ddc_u|FIR_16_1:Fir_1_U|FIR_16_1_ast:FIR_16_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_5l81:dpfifo|usedw_is_0_dff ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_3:Fir_3_U|FIR_16_3_ast:FIR_16_3_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_5l81:dpfifo|usedw_is_0_dff ; ddc:ddc_u|FIR_16_3:Fir_3_U|FIR_16_3_ast:FIR_16_3_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|a_dpfifo_5l81:dpfifo|usedw_is_0_dff ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_3:Fir_3_U|FIR_16_3_ast:FIR_16_3_ast_inst|FIR_16_3_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                          ; ddc:ddc_u|FIR_16_3:Fir_3_U|FIR_16_3_ast:FIR_16_3_ast_inst|FIR_16_3_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_1:Fir_1_U|FIR_16_1_ast:FIR_16_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|sink_start                                                                                             ; ddc:ddc_u|FIR_16_1:Fir_1_U|FIR_16_1_ast:FIR_16_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|sink_start                                                                                             ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_1:Fir_1_U|FIR_16_1_ast:FIR_16_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|was_stalled                                                                                        ; ddc:ddc_u|FIR_16_1:Fir_1_U|FIR_16_1_ast:FIR_16_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|was_stalled                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|dffe_af                             ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|dffe_af                             ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_0:Fir_0_U|FIR_16_0_ast:FIR_16_0_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|dffe_af                             ; ddc:ddc_u|FIR_16_0:Fir_0_U|FIR_16_0_ast:FIR_16_0_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_gah1:auto_generated|dffe_af                             ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|FIR_16_2_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                       ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|FIR_16_2_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|FIR_16_2_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                          ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|FIR_16_2_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|FIR_16_2_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                          ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|FIR_16_2_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; ddc:ddc_u|FIR_16_0:Fir_0_U|FIR_16_0_ast:FIR_16_0_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|was_stalled                                                                                        ; ddc:ddc_u|FIR_16_0:Fir_0_U|FIR_16_0_ast:FIR_16_0_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|was_stalled                                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sign_node_ff37[0]                                                                                                                          ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sign_node_ff38[0]                                                                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff219c[10]                                                                                                                             ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff220c[10]                                                                                                                             ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff225c[9]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff226c[9]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff21c[8]                                                                                                                               ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff22c[8]                                                                                                                               ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff219c[8]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff220c[8]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff249c[7]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff250c[7]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff245c[6]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff246c[6]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff27c[4]                                                                                                                               ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff28c[4]                                                                                                                               ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff225c[4]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff226c[4]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff243c[4]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff244c[4]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff220c[3]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff221c[3]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff234c[2]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff235c[2]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff22c[1]                                                                                                                               ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff23c[1]                                                                                                                               ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff222c[1]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff223c[1]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff237c[1]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff238c[1]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff217c[0]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff218c[0]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|nan_man_ff6[0]                                                                                                                             ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|nan_man_ff7[0]                                                                                                                             ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|zero_exp_ff13[0]                                                                                                                           ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|zero_exp_ff14[0]                                                                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|zero_exp_ff19[0]                                                                                                                           ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|zero_exp_ff20[0]                                                                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff0c[28]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff1c[28]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff4c[18]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff5c[18]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff4c[16]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff5c[16]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff6c[19]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff7c[19]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff6c[15]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff7c[15]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff4c[7]                                                                                       ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff5c[7]                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff6c[9]                                                                                       ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff7c[9]                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff9c[27]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff10c[27]                                                                                     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff8c[21]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff9c[21]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff8c[28]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff9c[28]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff6c[12]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff7c[12]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff2c[42]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff3c[42]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff6c[0]                                                                                       ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff7c[0]                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff8c[2]                                                                                       ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff9c[2]                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff12c[9]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff13c[9]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff14c[3]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff15c[3]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff18c[13]                                                                                     ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff19c[13]                                                                                     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff20c[5]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff21c[5]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_7_lut_l_1_n_3_n|pipe[0][28]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_7_lut_l_2_n_1_n|pipe[0][28]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_14_lut_l_1_n_3_n|pipe[0][26]                                                                        ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_14_lut_l_2_n_1_n|pipe[0][26]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_1_n_3_n|pipe[0][26]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_2_n_1_n|pipe[0][26]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_1_n_3_n|pipe[0][25]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_2_n_1_n|pipe[0][25]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_11_lut_l_1_n_3_n|pipe[0][24]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_11_lut_l_2_n_1_n|pipe[0][24]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_1_n_3_n|pipe[0][24]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_2_n_1_n|pipe[0][24]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_1_n_3_n|pipe[0][24]                                                                        ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_2_n_1_n|pipe[0][24]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][22]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][22]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][22]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][22]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_1_n_3_n|pipe[0][21]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_2_n_1_n|pipe[0][21]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_1_n_3_n|pipe[0][19]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_2_n_1_n|pipe[0][19]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|data_int[12]                                                                                 ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|at_source_data[12]                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|data_int[9]                                                                                  ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|at_source_data[9]                                                                            ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_7_lut_l_2_n_0_n|pipe[0][5]                                                                          ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_7_lut_l_3_n_0_n|pipe[0][5]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_2_n_0_n|pipe[0][3]                                                                          ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_3_n_0_n|pipe[0][3]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_2_n_0_n|pipe[0][1]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_3_n_0_n|pipe[0][1]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_1_n_0_n|pipe[0][0]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_2_n_0_n|pipe[0][0]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_1_n_0_n|pipe[0][0]                                                                          ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_2_n_0_n|pipe[0][0]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_1_n_0_n|pipe[0][0]                                                                          ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_2_n_0_n|pipe[0][0]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_1_n_3_n|pipe[0][28]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_2_n_1_n|pipe[0][28]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][28]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][28]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_1_n_3_n|pipe[0][27]                                                                        ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_2_n_1_n|pipe[0][27]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_1_n_3_n|pipe[0][25]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_2_n_1_n|pipe[0][25]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_1_n_3_n|pipe[0][24]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_2_n_1_n|pipe[0][24]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][24]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][24]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][23]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][23]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_13_lut_l_1_n_3_n|pipe[0][23]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_13_lut_l_2_n_1_n|pipe[0][23]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_14_lut_l_1_n_3_n|pipe[0][23]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_14_lut_l_2_n_1_n|pipe[0][23]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_1_n_3_n|pipe[0][22]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_2_n_1_n|pipe[0][22]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][22]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][22]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_11_lut_l_1_n_3_n|pipe[0][20]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_11_lut_l_2_n_1_n|pipe[0][20]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_1_n_3_n|pipe[0][19]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_2_n_1_n|pipe[0][19]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][19]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][19]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][18]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][18]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_15_lut_l_1_n_3_n|pipe[0][18]                                                                        ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_15_lut_l_2_n_1_n|pipe[0][18]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_0_n_3_n|pipe[0][6]                                                                           ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_1_n_1_n|pipe[0][6]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_2_n_0_n|pipe[0][5]                                                                          ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_3_n_0_n|pipe[0][5]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_1_n_0_n|pipe[0][1]                                                                          ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_2_n_0_n|pipe[0][1]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_2_n_0_n|pipe[0][0]                                                                          ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_3_n_0_n|pipe[0][0]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_7_lut_l_2_n_0_n|pipe[0][0]                                                                          ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_7_lut_l_3_n_0_n|pipe[0][0]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|data_int[5]                                                                                        ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|at_source_data[5]                                                                                  ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sign_node_ff14[0]                                                                                                                          ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sign_node_ff15[0]                                                                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sign_node_ff41[0]                                                                                                                          ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sign_node_ff42[0]                                                                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff24c[10]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff25c[10]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff232c[10]                                                                                                                             ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff233c[10]                                                                                                                             ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff29c[8]                                                                                                                               ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff210c[8]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff237c[7]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff238c[7]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff229c[4]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff230c[4]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff253c[4]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_result_ff[4]                                                                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff26c[3]                                                                                                                               ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff27c[3]                                                                                                                               ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff222c[2]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff223c[2]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff240c[1]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff241c[1]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff214c[0]                                                                                                                              ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|exp_ff215c[0]                                                                                                                              ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|infinity_ff48[0]                                                                                                                           ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|infinity_ff49[0]                                                                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|zero_exp_ff5[0]                                                                                                                            ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|zero_exp_ff6[0]                                                                                                                            ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|nan_man_ff10[0]                                                                                                                            ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|nan_man_ff11[0]                                                                                                                            ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|zero_exp_ff15[0]                                                                                                                           ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|zero_exp_ff16[0]                                                                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|zero_exp_ff50[0]                                                                                                                           ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|zero_exp_ff51[0]                                                                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff4c[26]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff5c[26]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff4c[24]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff5c[24]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff4c[13]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff5c[13]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff0c[41]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff1c[41]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff4c[6]                                                                                       ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff5c[6]                                                                                       ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff8c[18]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff9c[18]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff4c[37]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff5c[37]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff8c[14]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff9c[14]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff10c[29]                                                                                     ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff11c[29]                                                                                     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff9c[31]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff10c[31]                                                                                     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff11c[12]                                                                                     ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff12c[12]                                                                                     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff14c[15]                                                                                     ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff15c[15]                                                                                     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff18c[11]                                                                                     ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff19c[11]                                                                                     ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff16c[0]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff17c[0]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff18c[6]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff19c[6]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff20c[9]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff21c[9]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff20c[8]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff21c[8]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff19c[3]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff20c[3]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff22c[5]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff23c[5]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][28]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][28]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_1_n_3_n|pipe[0][26]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_2_n_1_n|pipe[0][26]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_1_n_3_n|pipe[0][25]                                                                        ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_2_n_1_n|pipe[0][25]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_1_n_3_n|pipe[0][25]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][25]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][24]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][24]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][23]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][23]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][22]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][22]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_1_n_3_n|pipe[0][22]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_2_n_1_n|pipe[0][22]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_1_n_3_n|pipe[0][22]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_6_lut_l_2_n_1_n|pipe[0][22]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_1_n_3_n|pipe[0][21]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_2_n_1_n|pipe[0][21]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][20]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][20]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_15_lut_l_1_n_3_n|pipe[0][20]                                                                        ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_15_lut_l_2_n_1_n|pipe[0][20]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_1_n_3_n|pipe[0][19]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_2_n_1_n|pipe[0][19]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_1_n_3_n|pipe[0][19]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_2_n_1_n|pipe[0][19]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|data_int[19]                                                                                 ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|at_source_data[19]                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_0_n_9_n|pipe[0][18]                                                                          ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_7_lut_l_1_n_3_n|pipe[0][18]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_1_n_3_n|pipe[0][18]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_2_n_1_n|pipe[0][18]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_13_lut_l_1_n_3_n|pipe[0][18]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_13_lut_l_2_n_1_n|pipe[0][18]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_3_n|pipe[0][18]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_2_n_1_n|pipe[0][18]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|data_int[17]                                                                                 ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|at_source_data[17]                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|data_int[16]                                                                                 ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|at_source_data[16]                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_6_n|pipe[0][12]                                                                          ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_1_n_2_n|pipe[0][12]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|data_int[10]                                                                                 ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|at_source_data[10]                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_2_n_0_n|pipe[0][3]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_3_n_0_n|pipe[0][3]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_2_n_0_n|pipe[0][2]                                                                          ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_3_n_0_n|pipe[0][2]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][2]                                                                          ; pc:PC_u|Fir_64_I_1:Fir_I_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][2]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_2_n_0_n|pipe[0][1]                                                                          ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_3_n_0_n|pipe[0][1]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_15_lut_l_2_n_0_n|pipe[0][0]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_15_lut_l_3_n_0_n|pipe[0][0]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][29]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][29]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_1_n_3_n|pipe[0][28]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_2_n_1_n|pipe[0][28]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_13_lut_l_1_n_3_n|pipe[0][27]                                                                        ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_13_lut_l_2_n_1_n|pipe[0][27]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_15_lut_l_1_n_3_n|pipe[0][27]                                                                        ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_15_lut_l_2_n_1_n|pipe[0][27]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_1_n_3_n|pipe[0][26]                                                                        ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_2_n_1_n|pipe[0][26]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][25]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][25]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][25]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][25]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_13_lut_l_1_n_3_n|pipe[0][25]                                                                        ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_13_lut_l_2_n_1_n|pipe[0][25]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][24]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][24]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_1_n_3_n|pipe[0][24]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_2_n_1_n|pipe[0][24]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][24]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_2_n_1_n|pipe[0][24]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_1_n_3_n|pipe[0][24]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_2_n_1_n|pipe[0][24]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_1_n_3_n|pipe[0][23]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][23]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_1_n_3_n|pipe[0][23]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_2_n_1_n|pipe[0][23]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_1_n_3_n|pipe[0][23]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_2_n_1_n|pipe[0][23]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_14_lut_l_1_n_3_n|pipe[0][21]                                                                        ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_14_lut_l_2_n_1_n|pipe[0][21]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_1_n_3_n|pipe[0][21]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_2_n_1_n|pipe[0][21]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_13_lut_l_1_n_3_n|pipe[0][19]                                                                        ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_13_lut_l_2_n_1_n|pipe[0][19]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_1_n_3_n|pipe[0][19]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_2_n_1_n|pipe[0][19]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|data_int[14]                                                                                 ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|at_source_data[14]                                                                           ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|sadd_lpm_cen:Uadd_11_lut_l_0_n_6_n|pipe[0][12]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_11_lut_l_1_n_2_n|pipe[0][12]                                                                        ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_11_lut_l_2_n_0_n|pipe[0][5]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_11_lut_l_3_n_0_n|pipe[0][5]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_2_n_0_n|pipe[0][4]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_3_n_0_n|pipe[0][4]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][4]                                                                          ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][4]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_2_n_0_n|pipe[0][3]                                                                         ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_10_lut_l_3_n_0_n|pipe[0][3]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_2_n_0_n|pipe[0][3]                                                                          ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_3_n_0_n|pipe[0][3]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_2_n_0_n|pipe[0][3]                                                                         ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tsadd_lpm_cen:Uadd_12_lut_l_3_n_0_n|pipe[0][3]                                                                         ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_2_n_0_n|pipe[0][2]                                                                          ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_5_lut_l_3_n_0_n|pipe[0][2]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_1_n_0_n|pipe[0][1]                                                                          ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_8_lut_l_2_n_0_n|pipe[0][1]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_1_n_0_n|pipe[0][1]                                                                          ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_9_lut_l_2_n_0_n|pipe[0][1]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|data_int[1]                                                                                  ; pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|at_source_data[1]                                                                            ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][0]                                                                           ; pc:PC_u|Fir_64_Q_1:Fir_I_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|Fir_64_Q_1_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][0]                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; ddc:ddc_u|FIR_16_1:Fir_1_U|FIR_16_1_ast:FIR_16_1_ast_inst|FIR_16_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][1]                                                                                  ; ddc:ddc_u|FIR_16_1:Fir_1_U|FIR_16_1_ast:FIR_16_1_ast_inst|FIR_16_1_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; ddc:ddc_u|FIR_16_0:Fir_0_U|FIR_16_0_ast:FIR_16_0_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|data_int[14]                                                                                       ; ddc:ddc_u|FIR_16_0:Fir_0_U|FIR_16_0_ast:FIR_16_0_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source|at_source_data[14]                                                                                 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|FIR_16_2_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][1]                                                                                  ; ddc:ddc_u|FIR_16_2:Fir_2_U|FIR_16_2_ast:FIR_16_2_ast_inst|FIR_16_2_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.404 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sign_node_ff52[0]                                                                                                                          ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sign_node_ff53[0]                                                                                                                          ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.467 ns                 ;
; 0.404 ns                                ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff7c[35]                                                                                      ; sqrt2:sqrt2_u|sqrt2_altfp_sqrt_goc:sqrt2_altfp_sqrt_goc_component|sqrt2_alt_sqrt_block_tgb:alt_sqrt_block2|rad_ff8c[35]                                                                                      ; PLL:Pll_U|altpll:altpll_component|_clk1 ; PLL:Pll_U|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.467 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                          ;                                                                                                                                                                                                              ;                                         ;                                         ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Clk_25'                                                                                                                                   ;
+---------------+-------------+-------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From        ; To          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------+-------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.393 ns      ; Rst_cont[2] ; Rst_cont[2] ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.423 ns      ; Rst_cont[1] ; Rst_cont[0] ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.063 ns                   ; 0.486 ns                 ;
; 0.434 ns      ; Rst_cont[2] ; Rst_cont[1] ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.063 ns                   ; 0.497 ns                 ;
; 0.498 ns      ; Rst_cont[1] ; Rst_cont[1] ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.063 ns                   ; 0.561 ns                 ;
; 0.498 ns      ; Rst_cont[0] ; Rst_cont[0] ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.063 ns                   ; 0.561 ns                 ;
; 0.672 ns      ; Rst_cont[2] ; Rst_cont[0] ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.063 ns                   ; 0.735 ns                 ;
; 0.726 ns      ; Rst_cont[1] ; Rst_cont[2] ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.063 ns                   ; 0.789 ns                 ;
; 0.817 ns      ; Rst_cont[0] ; Rst_cont[1] ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.063 ns                   ; 0.880 ns                 ;
; 0.837 ns      ; Rst_cont[0] ; Rst_cont[2] ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.063 ns                   ; 0.900 ns                 ;
; 2.163 ns      ; Rst_cont[1] ; Rst         ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.079 ns                   ; 2.242 ns                 ;
; 2.409 ns      ; Rst_cont[2] ; Rst         ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.079 ns                   ; 2.488 ns                 ;
; 2.557 ns      ; Rst_cont[0] ; Rst         ; Clk_25     ; Clk_25   ; 0.000 ns                   ; 0.079 ns                   ; 2.636 ns                 ;
+---------------+-------------+-------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-------+--------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 3.224 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.224 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.224 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.224 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.224 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.224 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.176 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.176 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.176 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.176 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.176 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 3.176 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.969 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.969 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.969 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.969 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.969 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.969 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.969 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.969 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.963 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.963 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.963 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.963 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.963 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.963 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.963 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.963 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.879 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.879 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.867 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.867 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.232 ns   ; Clk_25                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                      ; auto_stp_external_clock_1    ;
; N/A   ; None         ; 2.229 ns   ; Clk_25                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                   ; auto_stp_external_clock_1    ;
; N/A   ; None         ; 1.369 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.369 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.255 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.990 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.990 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.771 ns   ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.751 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.751 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.634 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.621 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.542 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.479 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.458 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.458 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.395 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.394 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.337 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.330 ns   ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.321 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.314 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.314 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.311 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.267 ns   ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.247 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.247 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.247 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.247 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.246 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.238 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.238 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.176 ns   ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.169 ns   ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.153 ns   ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.117 ns   ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.017 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.017 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.017 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.060 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.092 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.045 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+-----------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                    ; To      ; From Clock ;
+-------+--------------+------------+-----------------------------------------+---------+------------+
; N/A   ; None         ; 0.348 ns   ; PLL:Pll_U|altpll:altpll_component|_clk1 ; Da4_clk ; Clk_25     ;
; N/A   ; None         ; 0.348 ns   ; PLL:Pll_U|altpll:altpll_component|_clk1 ; Da1_clk ; Clk_25     ;
; N/A   ; None         ; 0.338 ns   ; PLL:Pll_U|altpll:altpll_component|_clk1 ; Da3_clk ; Clk_25     ;
; N/A   ; None         ; 0.328 ns   ; PLL:Pll_U|altpll:altpll_component|_clk1 ; Da2_clk ; Clk_25     ;
; N/A   ; None         ; 0.328 ns   ; PLL:Pll_U|altpll:altpll_component|_clk2 ; Clk_100 ; Clk_25     ;
+-------+--------------+------------+-----------------------------------------+---------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.267 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                   ;
+---------------+-------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 1.321 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.368 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.336 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.259 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.259 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.259 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.159 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.123 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.107 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.100 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.038 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.038 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.030 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.029 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.029 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.029 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.029 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.009 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.035 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.038 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.038 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.045 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.054 ns ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.061 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.118 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.119 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.182 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.182 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.203 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.266 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.345 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.358 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.475 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.475 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.495 ns ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.591 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.714 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.714 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.783 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.979 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.953 ns ; Clk_25                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                   ; auto_stp_external_clock_1    ;
; N/A           ; None        ; -1.956 ns ; Clk_25                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                      ; auto_stp_external_clock_1    ;
; N/A           ; None        ; -2.591 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.591 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.603 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.603 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.687 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.687 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.687 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.687 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.687 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.687 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.687 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.687 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[2][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.693 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.693 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.693 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.693 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.693 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.693 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.693 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.693 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.900 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.900 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.900 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.900 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.900 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.900 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.948 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.948 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.948 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.948 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.948 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.948 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[2][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
+---------------+-------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Jun 11 09:14:53 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RadarSingalProcess -c RadarSingalProcess --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
    Info: Assuming node "auto_stp_external_clock_1" is an undefined clock
Info: Found timing assignments -- calculating delays
Info: Slack time is -1.25 ns for clock "PLL:Pll_U|altpll:altpll_component|_clk0" between source register "Rst" and destination register "ddc:ddc_u|Data_in_buffer[1][7]"
    Info: + Largest register to register requirement is 0.231 ns
        Info: + Setup relationship between source and destination is 0.250 ns
            Info: + Latch edge is 0.250 ns
                Info: Clock period of Destination clock "PLL:Pll_U|altpll:altpll_component|_clk0" is 6.250 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "Clk_25" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.194 ns
            Info: + Shortest clock path from clock "PLL:Pll_U|altpll:altpll_component|_clk0" to destination register is 3.676 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL:Pll_U|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G7; Fanout = 7358; COMB Node = 'PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.468 ns) + CELL(0.710 ns) = 3.676 ns; Loc. = LCFF_X24_Y49_N11; Fanout = 2; REG Node = 'ddc:ddc_u|Data_in_buffer[1][7]'
                Info: Total cell delay = 0.710 ns ( 19.31 % )
                Info: Total interconnect delay = 2.966 ns ( 80.69 % )
            Info: - Longest clock path from clock "Clk_25" to source register is 3.482 ns
                Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'
                Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'
                Info: 3: + IC(1.480 ns) + CELL(0.710 ns) = 3.482 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'
                Info: Total cell delay = 1.630 ns ( 46.81 % )
                Info: Total interconnect delay = 1.852 ns ( 53.19 % )
        Info: - Micro clock to output delay of source is 0.109 ns
        Info: - Micro setup delay of destination is 0.104 ns
    Info: - Longest register to register delay is 1.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'
        Info: 2: + IC(0.902 ns) + CELL(0.579 ns) = 1.481 ns; Loc. = LCFF_X24_Y49_N11; Fanout = 2; REG Node = 'ddc:ddc_u|Data_in_buffer[1][7]'
        Info: Total cell delay = 0.579 ns ( 39.10 % )
        Info: Total interconnect delay = 0.902 ns ( 60.90 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL:Pll_U|altpll:altpll_component|_clk0' along 83 path(s). See Report window for details.
Info: Slack time is -3.909 ns for clock "PLL:Pll_U|altpll:altpll_component|_clk1" between source register "Rst" and destination register "pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19]"
    Info: + Largest register to register requirement is 1.425 ns
        Info: + Setup relationship between source and destination is 1.500 ns
            Info: + Latch edge is 1.500 ns
                Info: Clock period of Destination clock "PLL:Pll_U|altpll:altpll_component|_clk1" is 25.000 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "Clk_25" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.138 ns
            Info: + Shortest clock path from clock "PLL:Pll_U|altpll:altpll_component|_clk1" to destination register is 3.620 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 5; CLK Node = 'PLL:Pll_U|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 30657; COMB Node = 'PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.412 ns) + CELL(0.710 ns) = 3.620 ns; Loc. = LCFF_X57_Y22_N9; Fanout = 11; REG Node = 'pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19]'
                Info: Total cell delay = 0.710 ns ( 19.61 % )
                Info: Total interconnect delay = 2.910 ns ( 80.39 % )
            Info: - Longest clock path from clock "Clk_25" to source register is 3.482 ns
                Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'
                Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'
                Info: 3: + IC(1.480 ns) + CELL(0.710 ns) = 3.482 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'
                Info: Total cell delay = 1.630 ns ( 46.81 % )
                Info: Total interconnect delay = 1.852 ns ( 53.19 % )
        Info: - Micro clock to output delay of source is 0.109 ns
        Info: - Micro setup delay of destination is 0.104 ns
    Info: - Longest register to register delay is 5.334 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'
        Info: 2: + IC(2.711 ns) + CELL(0.060 ns) = 2.771 ns; Loc. = LCCOMB_X52_Y16_N24; Fanout = 1280; COMB Node = 'pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc26n|data_out[11]~0'
        Info: 3: + IC(1.705 ns) + CELL(0.858 ns) = 5.334 ns; Loc. = LCFF_X57_Y22_N9; Fanout = 11; REG Node = 'pc:PC_u|Fir_64_I_1:Fir_Q_1_u|Fir_64_I_1_ast:Fir_64_I_1_ast_inst|Fir_64_I_1_st:fircore|tdl_da_lc:Utdldalc12n|data_out[19]'
        Info: Total cell delay = 0.918 ns ( 17.21 % )
        Info: Total interconnect delay = 4.416 ns ( 82.79 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL:Pll_U|altpll:altpll_component|_clk1' along 6012 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "PLL:Pll_U|altpll:altpll_component|_clk2"
Info: Slack time is 37.167 ns for clock "Clk_25" between source register "Rst_cont[0]" and destination register "Rst"
    Info: Fmax is 352.98 MHz (period= 2.833 ns)
    Info: + Largest register to register requirement is 39.803 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "Clk_25" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "Clk_25" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.016 ns
            Info: + Shortest clock path from clock "Clk_25" to destination register is 3.482 ns
                Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'
                Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'
                Info: 3: + IC(1.480 ns) + CELL(0.710 ns) = 3.482 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'
                Info: Total cell delay = 1.630 ns ( 46.81 % )
                Info: Total interconnect delay = 1.852 ns ( 53.19 % )
            Info: - Longest clock path from clock "Clk_25" to source register is 3.466 ns
                Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'
                Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'
                Info: 3: + IC(1.464 ns) + CELL(0.710 ns) = 3.466 ns; Loc. = LCFF_X29_Y56_N19; Fanout = 4; REG Node = 'Rst_cont[0]'
                Info: Total cell delay = 1.630 ns ( 47.03 % )
                Info: Total interconnect delay = 1.836 ns ( 52.97 % )
        Info: - Micro clock to output delay of source is 0.109 ns
        Info: - Micro setup delay of destination is 0.104 ns
    Info: - Longest register to register delay is 2.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y56_N19; Fanout = 4; REG Node = 'Rst_cont[0]'
        Info: 2: + IC(0.306 ns) + CELL(0.398 ns) = 0.704 ns; Loc. = LCCOMB_X29_Y56_N22; Fanout = 1; COMB Node = 'Equal0~0'
        Info: 3: + IC(1.333 ns) + CELL(0.421 ns) = 2.458 ns; Loc. = LCCOMB_X28_Y48_N6; Fanout = 1; COMB Node = 'Rst~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.178 ns) = 2.636 ns; Loc. = LCFF_X28_Y48_N7; Fanout = 6126; REG Node = 'Rst'
        Info: Total cell delay = 0.997 ns ( 37.82 % )
        Info: Total interconnect delay = 1.639 ns ( 62.18 % )
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 64.74 MHz between source register "sld_hub:auto_hub|irf_reg[1][4]" and destination register "sld_hub:auto_hub|tdo" (period= 15.446 ns)
    Info: + Longest register to register delay is 7.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y7_N23; Fanout = 11; REG Node = 'sld_hub:auto_hub|irf_reg[1][4]'
        Info: 2: + IC(1.191 ns) + CELL(0.435 ns) = 1.626 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 3: + IC(2.005 ns) + CELL(0.410 ns) = 4.041 ns; Loc. = LCCOMB_X34_Y23_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 4: + IC(1.965 ns) + CELL(0.435 ns) = 6.441 ns; Loc. = LCCOMB_X35_Y9_N12; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~4'
        Info: 5: + IC(0.467 ns) + CELL(0.410 ns) = 7.318 ns; Loc. = LCCOMB_X35_Y9_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 7.496 ns; Loc. = LCFF_X35_Y9_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.868 ns ( 24.92 % )
        Info: Total interconnect delay = 5.628 ns ( 75.08 % )
    Info: - Smallest clock skew is -0.014 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 3.220 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G0; Fanout = 5502; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.449 ns) + CELL(0.710 ns) = 3.220 ns; Loc. = LCFF_X35_Y9_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.710 ns ( 22.05 % )
            Info: Total interconnect delay = 2.510 ns ( 77.95 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 3.234 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G0; Fanout = 5502; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.463 ns) + CELL(0.710 ns) = 3.234 ns; Loc. = LCFF_X35_Y7_N23; Fanout = 11; REG Node = 'sld_hub:auto_hub|irf_reg[1][4]'
            Info: Total cell delay = 0.710 ns ( 21.95 % )
            Info: Total interconnect delay = 2.524 ns ( 78.05 % )
    Info: + Micro clock to output delay of source is 0.109 ns
    Info: + Micro setup delay of destination is 0.104 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "auto_stp_external_clock_1" has Internal fmax of 251.0 MHz between source register "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set" and destination register "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig" (period= 3.984 ns)
    Info: + Longest register to register delay is 3.768 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y5_N1; Fanout = 15; REG Node = 'sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set'
        Info: 2: + IC(0.890 ns) + CELL(0.259 ns) = 1.149 ns; Loc. = LCCOMB_X34_Y4_N8; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0'
        Info: 3: + IC(0.712 ns) + CELL(0.410 ns) = 2.271 ns; Loc. = LCCOMB_X34_Y5_N18; Fanout = 23; COMB Node = 'sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1'
        Info: 4: + IC(0.301 ns) + CELL(0.398 ns) = 2.970 ns; Loc. = LCCOMB_X34_Y5_N8; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0'
        Info: 5: + IC(0.307 ns) + CELL(0.313 ns) = 3.590 ns; Loc. = LCCOMB_X34_Y5_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0'
        Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 3.768 ns; Loc. = LCFF_X34_Y5_N5; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig'
        Info: Total cell delay = 1.558 ns ( 41.35 % )
        Info: Total interconnect delay = 2.210 ns ( 58.65 % )
    Info: - Smallest clock skew is -0.003 ns
        Info: + Shortest clock path from clock "auto_stp_external_clock_1" to destination register is 3.544 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'auto_stp_external_clock_1'
            Info: 2: + IC(0.359 ns) + CELL(0.000 ns) = 1.343 ns; Loc. = CLKCTRL_G3; Fanout = 127; COMB Node = 'auto_stp_external_clock_1~clkctrl'
            Info: 3: + IC(1.491 ns) + CELL(0.710 ns) = 3.544 ns; Loc. = LCFF_X34_Y5_N5; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig'
            Info: Total cell delay = 1.694 ns ( 47.80 % )
            Info: Total interconnect delay = 1.850 ns ( 52.20 % )
        Info: - Longest clock path from clock "auto_stp_external_clock_1" to source register is 3.547 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'auto_stp_external_clock_1'
            Info: 2: + IC(0.359 ns) + CELL(0.000 ns) = 1.343 ns; Loc. = CLKCTRL_G3; Fanout = 127; COMB Node = 'auto_stp_external_clock_1~clkctrl'
            Info: 3: + IC(1.494 ns) + CELL(0.710 ns) = 3.547 ns; Loc. = LCFF_X35_Y5_N1; Fanout = 15; REG Node = 'sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set'
            Info: Total cell delay = 1.694 ns ( 47.76 % )
            Info: Total interconnect delay = 1.853 ns ( 52.24 % )
    Info: + Micro clock to output delay of source is 0.109 ns
    Info: + Micro setup delay of destination is 0.104 ns
Info: Minimum slack time is 393 ps for clock "PLL:Pll_U|altpll:altpll_component|_clk0" between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped" and destination register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped"
    Info: + Shortest register to register delay is 0.456 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N25; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped'
        Info: 2: + IC(0.000 ns) + CELL(0.278 ns) = 0.278 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1'
        Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.456 ns; Loc. = LCFF_X33_Y14_N25; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped'
        Info: Total cell delay = 0.456 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.063 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -3.500 ns
                Info: Clock period of Destination clock "PLL:Pll_U|altpll:altpll_component|_clk0" is 6.250 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -3.500 ns
                Info: Clock period of Source clock "PLL:Pll_U|altpll:altpll_component|_clk0" is 6.250 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:Pll_U|altpll:altpll_component|_clk0" to destination register is 3.694 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL:Pll_U|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G7; Fanout = 7358; COMB Node = 'PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.486 ns) + CELL(0.710 ns) = 3.694 ns; Loc. = LCFF_X33_Y14_N25; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped'
                Info: Total cell delay = 0.710 ns ( 19.22 % )
                Info: Total interconnect delay = 2.984 ns ( 80.78 % )
            Info: - Shortest clock path from clock "PLL:Pll_U|altpll:altpll_component|_clk0" to source register is 3.694 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL:Pll_U|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G7; Fanout = 7358; COMB Node = 'PLL:Pll_U|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.486 ns) + CELL(0.710 ns) = 3.694 ns; Loc. = LCFF_X33_Y14_N25; Fanout = 5; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped'
                Info: Total cell delay = 0.710 ns ( 19.22 % )
                Info: Total interconnect delay = 2.984 ns ( 80.78 % )
        Info: - Micro clock to output delay of source is 0.109 ns
        Info: + Micro hold delay of destination is 0.172 ns
Info: Minimum slack time is 393 ps for clock "PLL:Pll_U|altpll:altpll_component|_clk1" between source register "pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af" and destination register "pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af"
    Info: + Shortest register to register delay is 0.456 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y34_N21; Fanout = 2; REG Node = 'pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af'
        Info: 2: + IC(0.000 ns) + CELL(0.278 ns) = 0.278 ns; Loc. = LCCOMB_X59_Y34_N20; Fanout = 1; COMB Node = 'pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af~0'
        Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.456 ns; Loc. = LCFF_X59_Y34_N21; Fanout = 2; REG Node = 'pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af'
        Info: Total cell delay = 0.456 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.063 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -3.500 ns
                Info: Clock period of Destination clock "PLL:Pll_U|altpll:altpll_component|_clk1" is 25.000 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -3.500 ns
                Info: Clock period of Source clock "PLL:Pll_U|altpll:altpll_component|_clk1" is 25.000 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:Pll_U|altpll:altpll_component|_clk1" to destination register is 3.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 5; CLK Node = 'PLL:Pll_U|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 30657; COMB Node = 'PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.434 ns) + CELL(0.710 ns) = 3.642 ns; Loc. = LCFF_X59_Y34_N21; Fanout = 2; REG Node = 'pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af'
                Info: Total cell delay = 0.710 ns ( 19.49 % )
                Info: Total interconnect delay = 2.932 ns ( 80.51 % )
            Info: - Shortest clock path from clock "PLL:Pll_U|altpll:altpll_component|_clk1" to source register is 3.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 5; CLK Node = 'PLL:Pll_U|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 30657; COMB Node = 'PLL:Pll_U|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.434 ns) + CELL(0.710 ns) = 3.642 ns; Loc. = LCFF_X59_Y34_N21; Fanout = 2; REG Node = 'pc:PC_u|Fir_64_Q_1:Fir_Q_0_u|Fir_64_Q_1_ast:Fir_64_Q_1_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_fah1:auto_generated|dffe_af'
                Info: Total cell delay = 0.710 ns ( 19.49 % )
                Info: Total interconnect delay = 2.932 ns ( 80.51 % )
        Info: - Micro clock to output delay of source is 0.109 ns
        Info: + Micro hold delay of destination is 0.172 ns
Info: Minimum slack time is 393 ps for clock "Clk_25" between source register "Rst_cont[2]" and destination register "Rst_cont[2]"
    Info: + Shortest register to register delay is 0.456 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y56_N15; Fanout = 4; REG Node = 'Rst_cont[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.278 ns) = 0.278 ns; Loc. = LCCOMB_X29_Y56_N14; Fanout = 1; COMB Node = 'Rst_cont~0'
        Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.456 ns; Loc. = LCFF_X29_Y56_N15; Fanout = 4; REG Node = 'Rst_cont[2]'
        Info: Total cell delay = 0.456 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.063 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "Clk_25" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "Clk_25" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Clk_25" to destination register is 3.466 ns
                Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'
                Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'
                Info: 3: + IC(1.464 ns) + CELL(0.710 ns) = 3.466 ns; Loc. = LCFF_X29_Y56_N15; Fanout = 4; REG Node = 'Rst_cont[2]'
                Info: Total cell delay = 1.630 ns ( 47.03 % )
                Info: Total interconnect delay = 1.836 ns ( 52.97 % )
            Info: - Shortest clock path from clock "Clk_25" to source register is 3.466 ns
                Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_AM17; Fanout = 6; CLK Node = 'Clk_25'
                Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.292 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'Clk_25~clkctrl'
                Info: 3: + IC(1.464 ns) + CELL(0.710 ns) = 3.466 ns; Loc. = LCFF_X29_Y56_N15; Fanout = 4; REG Node = 'Rst_cont[2]'
                Info: Total cell delay = 1.630 ns ( 47.03 % )
                Info: Total interconnect delay = 1.836 ns ( 52.97 % )
        Info: - Micro clock to output delay of source is 0.109 ns
        Info: + Micro hold delay of destination is 0.172 ns
Info: tsu for register "sld_hub:auto_hub|shadow_irf_reg[2][0]" (data pin = "altera_internal_jtag~TMSUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 3.224 ns
    Info: + Longest pin to register delay is 6.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'
        Info: 2: + IC(3.056 ns) + CELL(0.421 ns) = 3.477 ns; Loc. = LCCOMB_X34_Y9_N28; Fanout = 5; COMB Node = 'sld_hub:auto_hub|irf_proc~0'
        Info: 3: + IC(0.997 ns) + CELL(0.410 ns) = 4.884 ns; Loc. = LCCOMB_X36_Y7_N24; Fanout = 8; COMB Node = 'sld_hub:auto_hub|shadow_irf_reg[2][0]~1'
        Info: 4: + IC(0.608 ns) + CELL(0.858 ns) = 6.350 ns; Loc. = LCFF_X34_Y7_N23; Fanout = 1; REG Node = 'sld_hub:auto_hub|shadow_irf_reg[2][0]'
        Info: Total cell delay = 1.689 ns ( 26.60 % )
        Info: Total interconnect delay = 4.661 ns ( 73.40 % )
    Info: + Micro setup delay of destination is 0.104 ns
    Info: - Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 3.230 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G0; Fanout = 5502; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.459 ns) + CELL(0.710 ns) = 3.230 ns; Loc. = LCFF_X34_Y7_N23; Fanout = 1; REG Node = 'sld_hub:auto_hub|shadow_irf_reg[2][0]'
        Info: Total cell delay = 0.710 ns ( 21.98 % )
        Info: Total interconnect delay = 2.520 ns ( 78.02 % )
Info: tco from clock "Clk_25" to destination pin "Da4_clk" through clock "PLL:Pll_U|altpll:altpll_component|_clk1" is 0.348 ns
    Info: + Offset between input clock "Clk_25" and output clock "PLL:Pll_U|altpll:altpll_component|_clk1" is -3.500 ns
    Info: + Longest clock to pin delay is 3.848 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 5; CLK Node = 'PLL:Pll_U|altpll:altpll_component|_clk1'
        Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = CLKCTRL_X46_Y0_N6; Fanout = 1; COMB Node = 'Da4_clk~clkctrl_e'
        Info: 3: + IC(1.496 ns) + CELL(2.352 ns) = 3.848 ns; Loc. = PIN_AL19; Fanout = 0; PIN Node = 'Da4_clk'
        Info: Total cell delay = 2.352 ns ( 61.12 % )
        Info: Total interconnect delay = 1.496 ns ( 38.88 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.267 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.267 ns) = 2.267 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.267 ns ( 100.00 % )
Info: th for register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 1.321 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 3.250 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G0; Fanout = 5502; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.479 ns) + CELL(0.710 ns) = 3.250 ns; Loc. = LCFF_X30_Y29_N21; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548]'
        Info: Total cell delay = 0.710 ns ( 21.85 % )
        Info: Total interconnect delay = 2.540 ns ( 78.15 % )
    Info: + Micro hold delay of destination is 0.172 ns
    Info: - Shortest pin to register delay is 2.101 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 14; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(1.746 ns) + CELL(0.355 ns) = 2.101 ns; Loc. = LCFF_X30_Y29_N21; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548]'
        Info: Total cell delay = 0.355 ns ( 16.90 % )
        Info: Total interconnect delay = 1.746 ns ( 83.10 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 515 megabytes
    Info: Processing ended: Mon Jun 11 09:15:20 2018
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:29


