Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 18 11:43:28 2020
| Host         : ece-nb02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Receiver_RxD_timing_summary_routed.rpt -pb Receiver_RxD_timing_summary_routed.pb -rpx Receiver_RxD_timing_summary_routed.rpx -warn_on_violation
| Design       : Receiver_RxD
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.709        0.000                      0                   80        0.224        0.000                      0                   80        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.709        0.000                      0                   80        0.224        0.000                      0                   80        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 baudrate_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.828ns (21.640%)  route 2.998ns (78.360%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  baudrate_counter_reg[6]/Q
                         net (fo=2, routed)           0.859     6.466    baudrate_counter_reg[6]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     6.590 r  sample_counter[1]_i_4/O
                         net (fo=1, routed)           0.590     7.180    sample_counter[1]_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.304 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           0.640     7.944    sample_counter[1]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     8.068 r  baudrate_counter[0]_i_1/O
                         net (fo=14, routed)          0.910     8.978    baudrate_counter[0]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.512    14.853    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[4]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.429    14.687    baudrate_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 baudrate_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.828ns (21.640%)  route 2.998ns (78.360%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  baudrate_counter_reg[6]/Q
                         net (fo=2, routed)           0.859     6.466    baudrate_counter_reg[6]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     6.590 r  sample_counter[1]_i_4/O
                         net (fo=1, routed)           0.590     7.180    sample_counter[1]_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.304 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           0.640     7.944    sample_counter[1]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     8.068 r  baudrate_counter[0]_i_1/O
                         net (fo=14, routed)          0.910     8.978    baudrate_counter[0]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.512    14.853    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[5]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.429    14.687    baudrate_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 baudrate_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.828ns (21.640%)  route 2.998ns (78.360%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  baudrate_counter_reg[6]/Q
                         net (fo=2, routed)           0.859     6.466    baudrate_counter_reg[6]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     6.590 r  sample_counter[1]_i_4/O
                         net (fo=1, routed)           0.590     7.180    sample_counter[1]_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.304 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           0.640     7.944    sample_counter[1]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     8.068 r  baudrate_counter[0]_i_1/O
                         net (fo=14, routed)          0.910     8.978    baudrate_counter[0]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.512    14.853    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.429    14.687    baudrate_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 baudrate_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.828ns (21.640%)  route 2.998ns (78.360%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  baudrate_counter_reg[6]/Q
                         net (fo=2, routed)           0.859     6.466    baudrate_counter_reg[6]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     6.590 r  sample_counter[1]_i_4/O
                         net (fo=1, routed)           0.590     7.180    sample_counter[1]_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.304 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           0.640     7.944    sample_counter[1]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     8.068 r  baudrate_counter[0]_i_1/O
                         net (fo=14, routed)          0.910     8.978    baudrate_counter[0]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.512    14.853    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[7]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.429    14.687    baudrate_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 baudrate_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.857ns (22.846%)  route 2.894ns (77.154%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  baudrate_counter_reg[6]/Q
                         net (fo=2, routed)           0.859     6.466    baudrate_counter_reg[6]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     6.590 r  sample_counter[1]_i_4/O
                         net (fo=1, routed)           0.590     7.180    sample_counter[1]_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.304 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           0.829     8.133    sample_counter[1]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.153     8.286 r  bit_counter[3]_i_2/O
                         net (fo=4, routed)           0.617     8.903    bit_counter
    SLICE_X2Y16          FDRE                                         r  bit_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.512    14.853    clk_fpga_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  bit_counter_reg[2]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.376    14.718    bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 baudrate_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.857ns (22.846%)  route 2.894ns (77.154%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  baudrate_counter_reg[6]/Q
                         net (fo=2, routed)           0.859     6.466    baudrate_counter_reg[6]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     6.590 r  sample_counter[1]_i_4/O
                         net (fo=1, routed)           0.590     7.180    sample_counter[1]_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.304 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           0.829     8.133    sample_counter[1]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.153     8.286 r  bit_counter[3]_i_2/O
                         net (fo=4, routed)           0.617     8.903    bit_counter
    SLICE_X2Y16          FDRE                                         r  bit_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.512    14.853    clk_fpga_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  bit_counter_reg[3]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y16          FDRE (Setup_fdre_C_CE)      -0.376    14.718    bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 baudrate_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.828ns (22.507%)  route 2.851ns (77.493%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  baudrate_counter_reg[6]/Q
                         net (fo=2, routed)           0.859     6.466    baudrate_counter_reg[6]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     6.590 r  sample_counter[1]_i_4/O
                         net (fo=1, routed)           0.590     7.180    sample_counter[1]_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.304 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           0.640     7.944    sample_counter[1]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     8.068 r  baudrate_counter[0]_i_1/O
                         net (fo=14, routed)          0.762     8.830    baudrate_counter[0]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  baudrate_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511    14.852    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  baudrate_counter_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.429    14.662    baudrate_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 baudrate_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.828ns (22.507%)  route 2.851ns (77.493%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  baudrate_counter_reg[6]/Q
                         net (fo=2, routed)           0.859     6.466    baudrate_counter_reg[6]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     6.590 r  sample_counter[1]_i_4/O
                         net (fo=1, routed)           0.590     7.180    sample_counter[1]_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.304 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           0.640     7.944    sample_counter[1]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     8.068 r  baudrate_counter[0]_i_1/O
                         net (fo=14, routed)          0.762     8.830    baudrate_counter[0]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  baudrate_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511    14.852    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  baudrate_counter_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.429    14.662    baudrate_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 baudrate_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.828ns (22.507%)  route 2.851ns (77.493%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  baudrate_counter_reg[6]/Q
                         net (fo=2, routed)           0.859     6.466    baudrate_counter_reg[6]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     6.590 r  sample_counter[1]_i_4/O
                         net (fo=1, routed)           0.590     7.180    sample_counter[1]_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.304 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           0.640     7.944    sample_counter[1]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     8.068 r  baudrate_counter[0]_i_1/O
                         net (fo=14, routed)          0.762     8.830    baudrate_counter[0]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  baudrate_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511    14.852    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  baudrate_counter_reg[8]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.429    14.662    baudrate_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 baudrate_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.828ns (22.507%)  route 2.851ns (77.493%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  baudrate_counter_reg[6]/Q
                         net (fo=2, routed)           0.859     6.466    baudrate_counter_reg[6]
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     6.590 r  sample_counter[1]_i_4/O
                         net (fo=1, routed)           0.590     7.180    sample_counter[1]_i_4_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.124     7.304 r  sample_counter[1]_i_2/O
                         net (fo=7, routed)           0.640     7.944    sample_counter[1]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     8.068 r  baudrate_counter[0]_i_1/O
                         net (fo=14, routed)          0.762     8.830    baudrate_counter[0]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  baudrate_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511    14.852    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  baudrate_counter_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.429    14.662    baudrate_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  5.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rxshift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshift_reg_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.512%)  route 0.136ns (51.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_fpga_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  rxshift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  rxshift_reg_reg[9]/Q
                         net (fo=2, routed)           0.136     1.736    rxshift_reg_reg_n_0_[9]
    SLICE_X0Y16          FDRE                                         r  rxshift_reg_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    clk_fpga_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rxshift_reg_reg[8]_lopt_replica/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.025     1.512    rxshift_reg_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rxshift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.676%)  route 0.132ns (48.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    clk_fpga_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rxshift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rxshift_reg_reg[3]/Q
                         net (fo=2, routed)           0.132     1.746    RxData_OBUF[2]
    SLICE_X0Y16          FDRE                                         r  rxshift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    clk_fpga_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rxshift_reg_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.047     1.520    rxshift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rxshift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxshift_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.711%)  route 0.182ns (56.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_fpga_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  rxshift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  rxshift_reg_reg[4]/Q
                         net (fo=2, routed)           0.182     1.795    RxData_OBUF[3]
    SLICE_X0Y16          FDRE                                         r  rxshift_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    clk_fpga_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  rxshift_reg_reg[3]_lopt_replica/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.075     1.562    rxshift_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_fpga_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.100     1.700    inc_samplecounter_reg_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I2_O)        0.098     1.798 r  sample_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    sample_counter[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  sample_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_fpga_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  sample_counter_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.092     1.564    sample_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sample_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_fpga_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.100     1.700    inc_samplecounter_reg_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.098     1.798 r  sample_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    sample_counter[1]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  sample_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_fpga_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  sample_counter_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.092     1.564    sample_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.687%)  route 0.205ns (52.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    clk_fpga_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bit_counter_reg[0]/Q
                         net (fo=5, routed)           0.205     1.819    bit_counter_reg[0]
    SLICE_X2Y16          LUT4 (Prop_lut4_I1_O)        0.046     1.865 r  bit_counter[3]_i_3/O
                         net (fo=1, routed)           0.000     1.865    p_0_in[3]
    SLICE_X2Y16          FDRE                                         r  bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    clk_fpga_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  bit_counter_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.131     1.618    bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.554%)  route 0.205ns (52.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    clk_fpga_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  bit_counter_reg[0]/Q
                         net (fo=5, routed)           0.205     1.819    bit_counter_reg[0]
    SLICE_X2Y16          LUT3 (Prop_lut3_I0_O)        0.045     1.864 r  bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    p_0_in[2]
    SLICE_X2Y16          FDRE                                         r  bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    clk_fpga_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  bit_counter_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.120     1.607    bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 baudrate_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  baudrate_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  baudrate_counter_reg[11]/Q
                         net (fo=3, routed)           0.117     1.730    baudrate_counter_reg[11]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  baudrate_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    baudrate_counter_reg[8]_i_1_n_4
    SLICE_X3Y17          FDRE                                         r  baudrate_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     1.985    clk_fpga_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  baudrate_counter_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    baudrate_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 baudrate_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    clk_fpga_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  baudrate_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  baudrate_counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.732    baudrate_counter_reg[3]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  baudrate_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.840    baudrate_counter_reg[0]_i_2_n_4
    SLICE_X3Y15          FDRE                                         r  baudrate_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     1.987    clk_fpga_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  baudrate_counter_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    baudrate_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  baudrate_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.733    baudrate_counter_reg[7]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  baudrate_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    baudrate_counter_reg[4]_i_1_n_4
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_fpga
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_fpga_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_fpga_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_fpga_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    clk_fpga_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  baudrate_counter_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    baudrate_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_fpga_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    baudrate_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    baudrate_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    baudrate_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    baudrate_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    baudrate_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    baudrate_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    baudrate_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    baudrate_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    baudrate_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    baudrate_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    baudrate_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    baudrate_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    baudrate_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    baudrate_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    baudrate_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    baudrate_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    baudrate_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    baudrate_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    baudrate_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    baudrate_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    baudrate_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    baudrate_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    baudrate_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    baudrate_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    baudrate_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    baudrate_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    baudrate_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    baudrate_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    baudrate_counter_reg[5]/C



