`timescale 1ns / 1ps

module SystemV3_tb(

    );

    localparam CLK_PERIOD=10;


    logic CLK = 0, WE, RESET, start;

    /// These are for inputting data to the RAM
    logic [4:0] InAddress; // address bus for input
    logic [511:0] DataIn; // data bus for output

    logic [3:0] ResultAddress; // address of the (this will tell what the output is For saliya) (4 bit 0 - 16)
    logic [511:0] FinalDataOut; // the column (calculated combined output)

    logic AnsValid;

    initial forever #(CLK_PERIOD/2) CLK <= ~CLK;

    SystemV3 mainSYS(.*);

    initial begin

        // resetting the system
        repeat(10) @(posedge CLK) #1 RESET = 0; start = 0; WE = 0;
        @(posedge CLK) #1 RESET = 1; WE = 1;

    @(posedge CLK) #1 DataIn = 512'h0000000c000000220000000c0000000b0000002d0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000; InAddress = 5'h00;
 @(posedge CLK) #1 DataIn = 512'h0000002b0000004c0000000c0000000a000000210000000000000000000000000000000000000000000000000000000000000000000000000000000000000000; InAddress = 5'h01;
 @(posedge CLK) #1 DataIn = 512'h0000000b000000090000002d000000320000000a0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000; InAddress = 5'h02;
 @(posedge CLK) #1 DataIn = 512'h00000017000000160000003d0000002d0000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000; InAddress = 5'h03;






 @(posedge CLK) #1 DataIn = 512'h000000170000000c0000000c00000034000000160000000000000000000000000000000000000000000000000000000000000000000000000000000000000000; InAddress = 5'h10;
 @(posedge CLK) #1 DataIn = 512'h0000002c0000002a00000030000000270000000c0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000; InAddress = 5'h11;
 @(posedge CLK) #1 DataIn = 512'h0000000c0000005a0000005600000051000000630000000000000000000000000000000000000000000000000000000000000000000000000000000000000000; InAddress = 5'h12;




        repeat(3) @(posedge CLK) #1 WE = 0;

        @(posedge CLK) #1 start = 1;
    
    end


endmodule
