git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-tensor-algebra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154423505
git clone --depth 1 --no-tags https://github.com/robindnj/uvm_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176744922
git clone --depth 1 --no-tags https://github.com/Shivanagender123/Shift_Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164192489
git clone --depth 1 --no-tags https://github.com/pulp-platform/soc_event_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160494722
git clone --depth 1 --no-tags https://github.com/erikgroving/NeuralNetworkHardwareAccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167994638
git clone --depth 1 --no-tags https://github.com/cpuex2018-5/eevee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150852688
git clone --depth 1 --no-tags https://github.com/cani-ic/verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155739249
git clone --depth 1 --no-tags https://github.com/shuntarot/arty-mig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165678680
git clone --depth 1 --no-tags https://github.com/SandroSartoni/RISCV_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168723463
git clone --depth 1 --no-tags https://github.com/dpavlo55/vhdl-vga-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186243761
git clone --depth 1 --no-tags https://github.com/tone-segura/Adventure-Game-FSM-Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183360065
git clone --depth 1 --no-tags https://github.com/bajelidze/FPGA-Audio-Effects-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178470821
git clone --depth 1 --no-tags https://github.com/RuijieDV/VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164370318
git clone --depth 1 --no-tags https://github.com/0xD503/SystemVerilog-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177645390
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb2apbcomp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147479095
git clone --depth 1 --no-tags https://github.com/cmbhjv/RV12LP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152989381
git clone --depth 1 --no-tags https://github.com/pulp-platform/rtc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146038726
git clone --depth 1 --no-tags https://github.com/maxjayne98/mips_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163825443
git clone --depth 1 --no-tags https://github.com/gchinna/sva.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174223694
git clone --depth 1 --no-tags https://github.com/jle-santos/ELEX7660-Piano-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179788669
git clone --depth 1 --no-tags https://github.com/Minaduki-Shigure/Winter_Proj_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165855179
git clone --depth 1 --no-tags https://github.com/sharonfeldman/sv-assertions-bianry-operators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146718446
git clone --depth 1 --no-tags https://github.com/0xD503/ARM-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177867529
git clone --depth 1 --no-tags https://github.com/yhl4095822731/std_i2980_v2.06_cp053.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171594776
git clone --depth 1 --no-tags https://github.com/thampan/serial-fir-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167184640
git clone --depth 1 --no-tags https://github.com/darthsider/altera_fifo_ip_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166632300
git clone --depth 1 --no-tags https://github.com/SamKLowe/calc_uvmf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158416328
git clone --depth 1 --no-tags https://github.com/sharonfeldman/sv-assertions-non-consecutive-repetition-operator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146716838
git clone --depth 1 --no-tags https://github.com/aricneto/RISC-DCCCLXVII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150805919
git clone --depth 1 --no-tags https://github.com/cevero/soc_components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184117561
git clone --depth 1 --no-tags https://github.com/lucasmedeiros/exercicios-oac-loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180257529
git clone --depth 1 --no-tags https://github.com/s-augustine/sv-buildingblocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187367496
git clone --depth 1 --no-tags https://github.com/cpu-3/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151363341
git clone --depth 1 --no-tags https://github.com/terakun/minmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152879261
git clone --depth 1 --no-tags https://github.com/HrishikeshC/ref-uvm-i2c-wb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151632465
git clone --depth 1 --no-tags https://github.com/roo16kie/FPGA_LED_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153449582
git clone --depth 1 --no-tags https://github.com/jingnanshi/fpga-useless-boxes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159128482
git clone --depth 1 --no-tags https://github.com/omercohen7640/frog_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159632034
git clone --depth 1 --no-tags https://github.com/fedetula/riscv-unrn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159295892
git clone --depth 1 --no-tags https://github.com/itaiyifrach/ITC---Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167354674
git clone --depth 1 --no-tags https://github.com/miistein/vlsi-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168757059
git clone --depth 1 --no-tags https://github.com/adibis/mips_5stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145952268
git clone --depth 1 --no-tags https://github.com/JacobLeeBrown/ProfBrown_ECE411.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164067459
git clone --depth 1 --no-tags https://github.com/flasonil/countdown_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179015422
git clone --depth 1 --no-tags https://github.com/RogerQi/FPGA_Face_Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178118724
git clone --depth 1 --no-tags https://github.com/shrtique/sv_axis_median_3x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162690813
git clone --depth 1 --no-tags https://github.com/hossein1387/LogicBrain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154385958
git clone --depth 1 --no-tags https://github.com/zuhairlateef/Flappy-Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176625582
git clone --depth 1 --no-tags https://github.com/skyeblu7/sigARCH_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184932889
git clone --depth 1 --no-tags https://github.com/kmltml/fpga-paddle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166223663
git clone --depth 1 --no-tags https://github.com/thalissonmt/Hardware-Project-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155467726
git clone --depth 1 --no-tags https://github.com/EnricoRuggiano/stm32-watchdogs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167587615
git clone --depth 1 --no-tags https://github.com/asicguy/cnn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155082115
git clone --depth 1 --no-tags https://github.com/pettermkuo/Projeto_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180181845
git clone --depth 1 --no-tags https://github.com/nimamg/MultiCycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186127426
git clone --depth 1 --no-tags https://github.com/medalotte/interleaved-sync-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177529266
git clone --depth 1 --no-tags https://github.com/yuhei1horibe/OVM_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186969450
git clone --depth 1 --no-tags https://github.com/sharonfeldman/sv-assertions-sequence-arguments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146719312
git clone --depth 1 --no-tags https://github.com/VLSIProject2019/vlsi-2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166147713
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-rewriting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168435568
git clone --depth 1 --no-tags https://github.com/esch3r/Microfluidics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162927871
git clone --depth 1 --no-tags https://github.com/Christopher-Daniels/Lunar-Lander.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162610145
git clone --depth 1 --no-tags https://github.com/ammar95/ECE-552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170614312
git clone --depth 1 --no-tags https://github.com/kzhangucsb/rtl_permute.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169675095
git clone --depth 1 --no-tags https://github.com/sharonfeldman/sv-assertions-calling-subroutines.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146719464
git clone --depth 1 --no-tags https://github.com/CNLHC/DigiC-Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160680088
git clone --depth 1 --no-tags https://github.com/NickSica/MyRISCyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174017636
git clone --depth 1 --no-tags https://github.com/juanjm2/I-Vault-Blog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171769760
git clone --depth 1 --no-tags https://github.com/brabect1/sv_handshake_comps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174845983
git clone --depth 1 --no-tags https://github.com/cquickstad/simple_uvm_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181984199
git clone --depth 1 --no-tags https://github.com/gustavoisidio/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180860544
git clone --depth 1 --no-tags https://github.com/adamchristiansen/fpga-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145762658
git clone --depth 1 --no-tags https://github.com/tomverbeure/formal_explorations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164274709
git clone --depth 1 --no-tags https://github.com/cpu-3/methane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150699886
git clone --depth 1 --no-tags https://github.com/diecaptain/systemv_scripts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159276545
git clone --depth 1 --no-tags https://github.com/EvanJMiller/Multicore-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154605839
git clone --depth 1 --no-tags https://github.com/liuzix/3D-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179714207
git clone --depth 1 --no-tags https://github.com/asicguy/test_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183676690
git clone --depth 1 --no-tags https://github.com/jcontrerasf/Team-ELO212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184466914
git clone --depth 1 --no-tags https://github.com/marlon320/Architecture-and-Design-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155434692
git clone --depth 1 --no-tags https://github.com/Polarren/ECE385-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186076249
git clone --depth 1 --no-tags https://github.com/sqrlfirst/Switch2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185201300
git clone --depth 1 --no-tags https://github.com/rongcuid/CSEEE6863-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158460101
git clone --depth 1 --no-tags https://github.com/ExperimentalPhysics/StepMotorDriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164422324
git clone --depth 1 --no-tags https://github.com/wswslzp/aisys_toy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165208610
git clone --depth 1 --no-tags https://github.com/sgnoohc/fpga-aws-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171054135
git clone --depth 1 --no-tags https://github.com/rpmagdaluyo/eecs112l-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170434101
git clone --depth 1 --no-tags https://github.com/brad-taylor/FPGAFeatureTracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167386423
git clone --depth 1 --no-tags https://github.com/randomCharacter/PNRS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156016479
git clone --depth 1 --no-tags https://github.com/Pulho/Processador-Risc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154520506
git clone --depth 1 --no-tags https://github.com/ChrisArreFall/Single_Cycle_ARM_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153262537
git clone --depth 1 --no-tags https://github.com/hsiehjackson/2018DCLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166509665
git clone --depth 1 --no-tags https://github.com/cpuex2018-5/Flareon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160028594
git clone --depth 1 --no-tags https://github.com/chienchin/FPGA-verilog-aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148968485
git clone --depth 1 --no-tags https://github.com/hpbag/Baccarat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166054147
git clone --depth 1 --no-tags https://github.com/nganjehloo/Custom-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179925686
git clone --depth 1 --no-tags https://github.com/Liby99/cirno-processing-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179729062
git clone --depth 1 --no-tags https://github.com/ameetgohil/two-input-arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181128497
git clone --depth 1 --no-tags https://github.com/Bynaryman/POF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187356331
git clone --depth 1 --no-tags https://github.com/WBao93/Systolic-Array-2D-Convolution-Layer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175550937
