

================================================================
== Vivado HLS Report for 'pitchshifting'
================================================================
* Date:           Mon Dec  1 20:03:22 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  27648|   27648|        27|          -|          -|  1024|    no    |
        |- Loop 2  |  27648|  161792| 27 ~ 158 |          -|          -|  1024|    no    |
        |- Loop 3  |   6144|    6144|         6|          -|          -|  1024|    no    |
        +----------+-------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 64
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	29  / (exitcond5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	2  / true
29 --> 
	30  / (!exitcond4)
	58  / (exitcond4)
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	51  / (tmp_i)
	50  / (!tmp_i & tmp_i_50)
	47  / (!tmp_i & !tmp_i_50 & !tmp_68_i)
	49  / (!tmp_i & !tmp_i_50 & tmp_68_i)
47 --> 
	48  / true
48 --> 
	52  / true
49 --> 
	48  / true
50 --> 
	48  / true
51 --> 
	48  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	29  / true
58 --> 
	59  / true
59 --> 
	60  / (!exitcond3)
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	59  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: deltaPhiPrimeMod_V [1/1] 2.39ns
entry:0  %deltaPhiPrimeMod_V = alloca [1024 x i32], align 4 ; <[1024 x i32]*> [#uses=3]

ST_1: phaseCumulative_V [1/1] 2.39ns
entry:1  %phaseCumulative_V = alloca [1024 x i32], align 4 ; <[1024 x i32]*> [#uses=2]

ST_1: real_V [1/1] 2.39ns
entry:2  %real_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=3]

ST_1: imag_V [1/1] 2.39ns
entry:3  %imag_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=2]

ST_1: stg_69 [1/1] 1.57ns
entry:4  br label %bb53


 <State 2>: 3.50ns
ST_2: i_5 [1/1] 0.00ns
bb53:0  %i_5 = phi i11 [ %i, %bb41 ], [ 0, %entry ]     ; <i11> [#uses=3]

ST_2: phi_mul [1/1] 0.00ns
bb53:1  %phi_mul = phi i33 [ %next_mul, %bb41 ], [ 0, %entry ] ; <i33> [#uses=2]

ST_2: phi_mul6 [1/1] 0.00ns
bb53:2  %phi_mul6 = phi i41 [ %next_mul7, %bb41 ], [ 0, %entry ] ; <i41> [#uses=2]

ST_2: empty [1/1] 0.00ns
bb53:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_2: exitcond5 [1/1] 2.11ns
bb53:4  %exitcond5 = icmp eq i11 %i_5, -1024            ; <i1> [#uses=1]

ST_2: i [1/1] 1.84ns
bb53:5  %i = add i11 %i_5, 1                            ; <i11> [#uses=1]

ST_2: stg_76 [1/1] 1.39ns
bb53:6  br i1 %exitcond5, label %bb77, label %bb24

ST_2: tmp [1/1] 0.00ns
bb24:0  %tmp = zext i11 %i_5 to i64                     ; <i64> [#uses=6]

ST_2: angle_V_addr [1/1] 0.00ns
bb24:1  %angle_V_addr = getelementptr [1024 x i32]* %angle_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_2: p_Val2_s [2/2] 2.39ns
bb24:2  %p_Val2_s = load i32* %angle_V_addr, align 4    ; <i32> [#uses=1]

ST_2: previousPhase_V_addr [1/1] 0.00ns
bb24:3  %previousPhase_V_addr = getelementptr [1024 x i1]* %previousPhase_V, i64 0, i64 %tmp ; <i1*> [#uses=1]

ST_2: previousPhase_V_load [2/2] 2.39ns
bb24:4  %previousPhase_V_load = load i1* %previousPhase_V_addr ; <i1> [#uses=1]

ST_2: next_mul7 [1/1] 2.80ns
bb24:7  %next_mul7 = add i41 %phi_mul6, 1686629376      ; <i41> [#uses=1]

ST_2: p_lshr_f_cast [1/1] 0.00ns
bb24:8  %p_lshr_f_cast = call i31 @_ssdm_op_PartSelect.i31.i41.i32.i32(i41 %phi_mul6, i32 10, i32 40) ; <i31> [#uses=1]


 <State 3>: 7.27ns
ST_3: p_Val2_s [1/2] 2.39ns
bb24:2  %p_Val2_s = load i32* %angle_V_addr, align 4    ; <i32> [#uses=1]

ST_3: previousPhase_V_load [1/2] 2.39ns
bb24:4  %previousPhase_V_load = load i1* %previousPhase_V_addr ; <i1> [#uses=1]

ST_3: p_Val2_46 [1/1] 0.00ns
bb24:5  %p_Val2_46 = zext i1 %previousPhase_V_load to i32 ; <i32> [#uses=1]

ST_3: deltaPhi [1/1] 2.44ns
bb24:6  %deltaPhi = sub i32 %p_Val2_s, %p_Val2_46       ; <i32> [#uses=1]

ST_3: tmp_13 [1/1] 0.00ns
bb24:9  %tmp_13 = zext i31 %p_lshr_f_cast to i32        ; <i32> [#uses=1]

ST_3: deltaPhiPrime [1/1] 2.44ns
bb24:10  %deltaPhiPrime = sub i32 %deltaPhi, %tmp_13     ; <i32> [#uses=1]


 <State 4>: 4.96ns
ST_4: lhs_V [1/1] 0.00ns
bb24:11  %lhs_V = sext i32 %deltaPhiPrime to i33         ; <i33> [#uses=1]

ST_4: r_V [1/1] 2.44ns
bb24:12  %r_V = add nsw i33 %lhs_V, 3294198              ; <i33> [#uses=3]

ST_4: tmp_s [1/1] 2.52ns
bb24:13  %tmp_s = icmp sgt i33 %r_V, 0                   ; <i1> [#uses=1]

ST_4: tmp_39 [1/1] 0.00ns
bb24:14  %tmp_39 = trunc i33 %r_V to i32                 ; <i32> [#uses=1]

ST_4: tmp_40 [1/1] 0.00ns
bb24:19  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V, i32 31) ; <i1> [#uses=2]


 <State 5>: 6.36ns
ST_5: t_V [1/1] 0.00ns
bb24:15  %t_V = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %tmp_39, i20 0) ; <i52> [#uses=2]

ST_5: sext_i_cast [1/1] 0.00ns
bb24:16  %sext_i_cast = sext i52 %t_V to i105            ; <i105> [#uses=1]

ST_5: mul_i [11/11] 6.36ns
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 6>: 6.36ns
ST_6: mul_i [10/11] 6.36ns
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 7>: 6.36ns
ST_7: mul_i [9/11] 6.36ns
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 8>: 6.36ns
ST_8: mul_i [8/11] 6.36ns
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 9>: 6.36ns
ST_9: mul_i [7/11] 6.36ns
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 10>: 6.36ns
ST_10: mul_i [6/11] 6.36ns
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 11>: 6.36ns
ST_11: mul_i [5/11] 6.36ns
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 12>: 6.36ns
ST_12: mul_i [4/11] 6.36ns
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 13>: 6.36ns
ST_13: mul_i [3/11] 6.36ns
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 14>: 6.36ns
ST_14: mul_i [2/11] 6.36ns
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 15>: 6.36ns
ST_15: mul_i [1/11] 6.36ns
bb24:17  %mul_i = mul i105 %sext_i_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 16>: 8.53ns
ST_16: neg_mul_i [1/1] 4.72ns
bb24:18  %neg_mul_i = sub i105 0, %mul_i                 ; <i105> [#uses=1]

ST_16: sel_i [1/1] 1.37ns
bb24:20  %sel_i = select i1 %tmp_40, i105 %neg_mul_i, i105 %mul_i ; <i105> [#uses=1]

ST_16: tmp_41 [1/1] 0.00ns
bb24:21  %tmp_41 = call i30 @_ssdm_op_PartSelect.i30.i105.i32.i32(i105 %sel_i, i32 75, i32 104) ; <i30> [#uses=1]

ST_16: trunc_i_cast [1/1] 0.00ns
bb24:22  %trunc_i_cast = sext i30 %tmp_41 to i31         ; <i31> [#uses=2]

ST_16: neg_ti_i [1/1] 2.44ns
bb24:23  %neg_ti_i = sub i31 0, %trunc_i_cast            ; <i31> [#uses=1]


 <State 17>: 6.45ns
ST_17: tmp_i5 [1/1] 1.37ns
bb24:24  %tmp_i5 = select i1 %tmp_40, i31 %neg_ti_i, i31 %trunc_i_cast ; <i31> [#uses=3]

ST_17: tmp_45 [1/1] 0.00ns
bb24:25  %tmp_45 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %tmp_i5, i32 20, i32 30) ; <i11> [#uses=1]

ST_17: tmp_i6 [1/1] 0.00ns
bb24:26  %tmp_i6 = sext i11 %tmp_45 to i32               ; <i32> [#uses=3]

ST_17: tmp_46 [1/1] 0.00ns
bb24:27  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %tmp_i5, i32 30) ; <i1> [#uses=1]

ST_17: tmp_47 [1/1] 0.00ns
bb24:28  %tmp_47 = trunc i31 %tmp_i5 to i20              ; <i20> [#uses=1]

ST_17: ret_V_1_i [1/1] 1.84ns
bb24:29  %ret_V_1_i = add i32 %tmp_i6, 1                 ; <i32> [#uses=1]

ST_17: tmp_1_i [1/1] 2.34ns
bb24:30  %tmp_1_i = icmp eq i20 %tmp_47, 0               ; <i1> [#uses=1]

ST_17: p_i [1/1] 1.37ns
bb24:31  %p_i = select i1 %tmp_1_i, i32 %tmp_i6, i32 %ret_V_1_i ; <i32> [#uses=1]

ST_17: result [1/1] 1.37ns
bb24:32  %result = select i1 %tmp_46, i32 %p_i, i32 %tmp_i6 ; <i32> [#uses=1]


 <State 18>: 6.36ns
ST_18: tmp_48 [1/1] 0.00ns
bb24:33  %tmp_48 = shl i32 %result, 20                   ; <i32> [#uses=1]

ST_18: tmp_29 [1/1] 0.00ns
bb24:34  %tmp_29 = sext i32 %tmp_48 to i52               ; <i52> [#uses=1]

ST_18: rhs_V3_i_cast [3/3] 6.36ns
bb24:35  %rhs_V3_i_cast = mul i52 %tmp_29, 6588396       ; <i52> [#uses=1]


 <State 19>: 6.36ns
ST_19: rhs_V3_i_cast [2/3] 6.36ns
bb24:35  %rhs_V3_i_cast = mul i52 %tmp_29, 6588396       ; <i52> [#uses=1]


 <State 20>: 6.36ns
ST_20: rhs_V3_i_cast [1/3] 6.36ns
bb24:35  %rhs_V3_i_cast = mul i52 %tmp_29, 6588396       ; <i52> [#uses=1]


 <State 21>: 7.87ns
ST_21: r_V_32 [1/1] 3.04ns
bb24:36  %r_V_32 = sub i52 %t_V, %rhs_V3_i_cast          ; <i52> [#uses=1]

ST_21: p_Val2_55 [1/1] 0.00ns
bb24:37  %p_Val2_55 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_32, i32 20, i32 51) ; <i32> [#uses=2]

ST_21: stg_129 [1/1] 0.00ns
bb24:38  br i1 %tmp_s, label %bb31, label %bb36

ST_21: r_V_8 [1/1] 2.44ns
bb36:0  %r_V_8 = add i32 %p_Val2_55, 3294198            ; <i32> [#uses=1]

ST_21: deltaPhiPrimeMod_V_addr_1 [1/1] 0.00ns
bb36:1  %deltaPhiPrimeMod_V_addr_1 = getelementptr [1024 x i32]* %deltaPhiPrimeMod_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_21: stg_132 [1/1] 2.39ns
bb36:2  store i32 %r_V_8, i32* %deltaPhiPrimeMod_V_addr_1, align 4

ST_21: stg_133 [1/1] 0.00ns
bb36:3  br label %bb41

ST_21: r_V_7 [1/1] 2.44ns
bb31:0  %r_V_7 = add i32 %p_Val2_55, -3294198           ; <i32> [#uses=1]

ST_21: deltaPhiPrimeMod_V_addr [1/1] 0.00ns
bb31:1  %deltaPhiPrimeMod_V_addr = getelementptr [1024 x i32]* %deltaPhiPrimeMod_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_21: stg_136 [1/1] 2.39ns
bb31:2  store i32 %r_V_7, i32* %deltaPhiPrimeMod_V_addr, align 4

ST_21: stg_137 [1/1] 0.00ns
bb31:3  br label %bb41

ST_21: next_mul [1/1] 2.56ns
bb41:11  %next_mul = add i33 %phi_mul, 6588396           ; <i33> [#uses=1]

ST_21: p_lshr_f1_cast [1/1] 0.00ns
bb41:12  %p_lshr_f1_cast = call i23 @_ssdm_op_PartSelect.i23.i33.i32.i32(i33 %phi_mul, i32 10, i32 32) ; <i23> [#uses=1]


 <State 22>: 2.39ns
ST_22: deltaPhiPrimeMod_V_addr_2 [1/1] 0.00ns
bb41:0  %deltaPhiPrimeMod_V_addr_2 = getelementptr [1024 x i32]* %deltaPhiPrimeMod_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_22: p_Val2_59 [2/2] 2.39ns
bb41:1  %p_Val2_59 = load i32* %deltaPhiPrimeMod_V_addr_2, align 4 ; <i32> [#uses=3]

ST_22: phaseCumulative_V_addr_1 [1/1] 0.00ns
bb41:18  %phaseCumulative_V_addr_1 = getelementptr [1024 x i32]* %phaseCumulative_V, i64 0, i64 %tmp ; <i32*> [#uses=2]


 <State 23>: 5.43ns
ST_23: p_Val2_59 [1/2] 2.39ns
bb41:1  %p_Val2_59 = load i32* %deltaPhiPrimeMod_V_addr_2, align 4 ; <i32> [#uses=3]

ST_23: t_V_1 [1/1] 0.00ns
bb41:2  %t_V_1 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %p_Val2_59, i20 0) ; <i52> [#uses=1]

ST_23: tmp_55 [1/1] 0.00ns
bb41:3  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_59, i32 31) ; <i1> [#uses=1]

ST_23: p_neg1 [1/1] 3.04ns
bb41:4  %p_neg1 = sub i52 0, %t_V_1                     ; <i52> [#uses=1]

ST_23: tmp_31 [1/1] 0.00ns
bb41:5  %tmp_31 = call i24 @_ssdm_op_PartSelect.i24.i52.i32.i32(i52 %p_neg1, i32 28, i32 51) ; <i24> [#uses=1]

ST_23: tmp_32 [1/1] 0.00ns
bb41:8  %tmp_32 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_59, i32 8, i32 31) ; <i24> [#uses=1]


 <State 24>: 5.89ns
ST_24: p_lshr1_cast [1/1] 0.00ns
bb41:6  %p_lshr1_cast = zext i24 %tmp_31 to i25         ; <i25> [#uses=1]

ST_24: p_neg_t1 [1/1] 2.20ns
bb41:7  %p_neg_t1 = sub i25 0, %p_lshr1_cast            ; <i25> [#uses=1]

ST_24: tmp_21_cast [1/1] 0.00ns
bb41:9  %tmp_21_cast = zext i24 %tmp_32 to i25          ; <i25> [#uses=1]

ST_24: tmp_12 [1/1] 1.37ns
bb41:10  %tmp_12 = select i1 %tmp_55, i25 %p_neg_t1, i25 %tmp_21_cast ; <i25> [#uses=1]

ST_24: tmp_24_cast [1/1] 0.00ns
bb41:13  %tmp_24_cast = sext i25 %tmp_12 to i26          ; <i26> [#uses=1]

ST_24: tmp_25_cast [1/1] 0.00ns
bb41:14  %tmp_25_cast = zext i23 %p_lshr_f1_cast to i26  ; <i26> [#uses=1]

ST_24: trueFreq [1/1] 2.32ns
bb41:15  %trueFreq = add i26 %tmp_24_cast, %tmp_25_cast  ; <i26> [#uses=1]


 <State 25>: 6.36ns
ST_25: trueFreq_cast [1/1] 0.00ns
bb41:16  %trueFreq_cast = sext i26 %trueFreq to i32      ; <i32> [#uses=1]

ST_25: r_V_16 [3/3] 6.36ns
bb41:17  %r_V_16 = mul i32 %trueFreq_cast, 323           ; <i32> [#uses=1]


 <State 26>: 6.36ns
ST_26: r_V_16 [2/3] 6.36ns
bb41:17  %r_V_16 = mul i32 %trueFreq_cast, 323           ; <i32> [#uses=1]


 <State 27>: 6.36ns
ST_27: r_V_16 [1/3] 6.36ns
bb41:17  %r_V_16 = mul i32 %trueFreq_cast, 323           ; <i32> [#uses=1]

ST_27: p_Val2_60 [2/2] 2.39ns
bb41:19  %p_Val2_60 = load i32* %phaseCumulative_V_addr_1, align 4 ; <i32> [#uses=1]


 <State 28>: 7.22ns
ST_28: p_Val2_60 [1/2] 2.39ns
bb41:19  %p_Val2_60 = load i32* %phaseCumulative_V_addr_1, align 4 ; <i32> [#uses=1]

ST_28: tmp_15 [1/1] 2.44ns
bb41:20  %tmp_15 = add i32 %r_V_16, %p_Val2_60           ; <i32> [#uses=1]

ST_28: stg_163 [1/1] 2.39ns
bb41:21  store i32 %tmp_15, i32* %phaseCumulative_V_addr_1, align 4

ST_28: stg_164 [1/1] 0.00ns
bb41:22  br label %bb53


 <State 29>: 2.39ns
ST_29: j [1/1] 0.00ns
bb77:0  %j = phi i11 [ %j_1, %cordic_sin_cos.exit ], [ 0, %bb53 ] ; <i11> [#uses=3]

ST_29: empty_51 [1/1] 0.00ns
bb77:1  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_29: exitcond4 [1/1] 2.11ns
bb77:2  %exitcond4 = icmp eq i11 %j, -1024              ; <i1> [#uses=1]

ST_29: j_1 [1/1] 1.84ns
bb77:3  %j_1 = add i11 %j, 1                            ; <i11> [#uses=1]

ST_29: stg_169 [1/1] 0.00ns
bb77:4  br i1 %exitcond4, label %bb78, label %bb70

ST_29: tmp_5 [1/1] 0.00ns
bb70:0  %tmp_5 = zext i11 %j to i64                     ; <i64> [#uses=4]

ST_29: phaseCumulative_V_addr [1/1] 0.00ns
bb70:1  %phaseCumulative_V_addr = getelementptr [1024 x i32]* %phaseCumulative_V, i64 0, i64 %tmp_5 ; <i32*> [#uses=1]

ST_29: p_Val2_49 [2/2] 2.39ns
bb70:2  %p_Val2_49 = load i32* %phaseCumulative_V_addr  ; <i32> [#uses=2]

ST_29: stg_173 [2/2] 0.00ns
bb78:0  call fastcc void @IFFT([1024 x i32]* %real_V, [1024 x i32]* %imag_V)


 <State 30>: 8.75ns
ST_30: p_Val2_49 [1/2] 2.39ns
bb70:2  %p_Val2_49 = load i32* %phaseCumulative_V_addr  ; <i32> [#uses=2]

ST_30: t_V_7 [1/1] 0.00ns
bb70:3  %t_V_7 = call i52 @_ssdm_op_BitConcatenate.i52.i32.i20(i32 %p_Val2_49, i20 0) ; <i52> [#uses=2]

ST_30: sext_i37_cast [1/1] 0.00ns
bb70:4  %sext_i37_cast = sext i52 %t_V_7 to i105        ; <i105> [#uses=1]

ST_30: mul_i1 [11/11] 6.36ns
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]

ST_30: tmp_49 [1/1] 0.00ns
bb70:7  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_49, i32 31) ; <i1> [#uses=2]


 <State 31>: 6.36ns
ST_31: mul_i1 [10/11] 6.36ns
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 32>: 6.36ns
ST_32: mul_i1 [9/11] 6.36ns
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 33>: 6.36ns
ST_33: mul_i1 [8/11] 6.36ns
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 34>: 6.36ns
ST_34: mul_i1 [7/11] 6.36ns
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 35>: 6.36ns
ST_35: mul_i1 [6/11] 6.36ns
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 36>: 6.36ns
ST_36: mul_i1 [5/11] 6.36ns
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 37>: 6.36ns
ST_37: mul_i1 [4/11] 6.36ns
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 38>: 6.36ns
ST_38: mul_i1 [3/11] 6.36ns
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 39>: 6.36ns
ST_39: mul_i1 [2/11] 6.36ns
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 40>: 6.36ns
ST_40: mul_i1 [1/11] 6.36ns
bb70:5  %mul_i1 = mul i105 %sext_i37_cast, 5734162285168828 ; <i105> [#uses=2]


 <State 41>: 8.53ns
ST_41: neg_mul_i1 [1/1] 4.72ns
bb70:6  %neg_mul_i1 = sub i105 0, %mul_i1               ; <i105> [#uses=1]

ST_41: sel_i1 [1/1] 1.37ns
bb70:8  %sel_i1 = select i1 %tmp_49, i105 %neg_mul_i1, i105 %mul_i1 ; <i105> [#uses=1]

ST_41: tmp_50 [1/1] 0.00ns
bb70:9  %tmp_50 = call i30 @_ssdm_op_PartSelect.i30.i105.i32.i32(i105 %sel_i1, i32 75, i32 104) ; <i30> [#uses=1]

ST_41: trunc_i1_cast [1/1] 0.00ns
bb70:10  %trunc_i1_cast = sext i30 %tmp_50 to i31        ; <i31> [#uses=2]

ST_41: neg_ti_i1 [1/1] 2.44ns
bb70:11  %neg_ti_i1 = sub i31 0, %trunc_i1_cast          ; <i31> [#uses=1]


 <State 42>: 6.45ns
ST_42: tmp_i1 [1/1] 1.37ns
bb70:12  %tmp_i1 = select i1 %tmp_49, i31 %neg_ti_i1, i31 %trunc_i1_cast ; <i31> [#uses=3]

ST_42: tmp_51 [1/1] 0.00ns
bb70:13  %tmp_51 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %tmp_i1, i32 20, i32 30) ; <i11> [#uses=1]

ST_42: tmp_i1_49 [1/1] 0.00ns
bb70:14  %tmp_i1_49 = sext i11 %tmp_51 to i32            ; <i32> [#uses=3]

ST_42: tmp_52 [1/1] 0.00ns
bb70:15  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %tmp_i1, i32 30) ; <i1> [#uses=1]

ST_42: tmp_53 [1/1] 0.00ns
bb70:16  %tmp_53 = trunc i31 %tmp_i1 to i20              ; <i20> [#uses=1]

ST_42: ret_V_1_i1 [1/1] 1.84ns
bb70:17  %ret_V_1_i1 = add i32 %tmp_i1_49, 1             ; <i32> [#uses=1]

ST_42: tmp_1_i1 [1/1] 2.34ns
bb70:18  %tmp_1_i1 = icmp eq i20 %tmp_53, 0              ; <i1> [#uses=1]

ST_42: p_i1 [1/1] 1.37ns
bb70:19  %p_i1 = select i1 %tmp_1_i1, i32 %tmp_i1_49, i32 %ret_V_1_i1 ; <i32> [#uses=1]

ST_42: result_2 [1/1] 1.37ns
bb70:20  %result_2 = select i1 %tmp_52, i32 %p_i1, i32 %tmp_i1_49 ; <i32> [#uses=1]


 <State 43>: 6.36ns
ST_43: tmp_54 [1/1] 0.00ns
bb70:21  %tmp_54 = shl i32 %result_2, 20                 ; <i32> [#uses=1]

ST_43: tmp_30 [1/1] 0.00ns
bb70:22  %tmp_30 = sext i32 %tmp_54 to i52               ; <i52> [#uses=1]

ST_43: rhs_V3_i58_cast [3/3] 6.36ns
bb70:23  %rhs_V3_i58_cast = mul i52 %tmp_30, 6588396     ; <i52> [#uses=1]


 <State 44>: 6.36ns
ST_44: rhs_V3_i58_cast [2/3] 6.36ns
bb70:23  %rhs_V3_i58_cast = mul i52 %tmp_30, 6588396     ; <i52> [#uses=1]


 <State 45>: 6.36ns
ST_45: rhs_V3_i58_cast [1/3] 6.36ns
bb70:23  %rhs_V3_i58_cast = mul i52 %tmp_30, 6588396     ; <i52> [#uses=1]


 <State 46>: 8.14ns
ST_46: r_V_33 [1/1] 3.04ns
bb70:24  %r_V_33 = sub i52 %t_V_7, %rhs_V3_i58_cast      ; <i52> [#uses=3]

ST_46: real_angle_V [1/1] 0.00ns
bb70:25  %real_angle_V = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_33, i32 20, i32 51) ; <i32> [#uses=4]

ST_46: agg_result_V_i61_cast1 [1/1] 0.00ns
bb70:26  %agg_result_V_i61_cast1 = call i31 @_ssdm_op_PartSelect.i31.i52.i32.i32(i52 %r_V_33, i32 20, i32 50) ; <i31> [#uses=1]

ST_46: agg_result_V_i61_cast [1/1] 0.00ns
bb70:27  %agg_result_V_i61_cast = call i21 @_ssdm_op_PartSelect.i21.i52.i32.i32(i52 %r_V_33, i32 20, i32 40) ; <i21> [#uses=2]

ST_46: tmp_i [1/1] 2.52ns
bb70:28  %tmp_i = icmp slt i32 %real_angle_V, 1647099    ; <i1> [#uses=1]

ST_46: stg_213 [1/1] 0.00ns
bb70:29  br i1 %tmp_i, label %bb.i, label %bb1.i

ST_46: tmp_i_50 [1/1] 2.52ns
bb1.i:0  %tmp_i_50 = icmp slt i32 %real_angle_V, 3294198 ; <i1> [#uses=1]

ST_46: stg_215 [1/1] 0.00ns
bb1.i:1  br i1 %tmp_i_50, label %bb2.i, label %bb6.i

ST_46: tmp_68_i [1/1] 2.52ns
bb6.i:0  %tmp_68_i = icmp slt i32 %real_angle_V, 4941297 ; <i1> [#uses=1]

ST_46: stg_217 [1/1] 0.00ns
bb6.i:1  br i1 %tmp_68_i, label %bb9.i, label %bb13.i

ST_46: cordic_ret_i [2/2] 5.10ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 47>: 7.54ns
ST_47: r_V_65_i [1/1] 2.44ns
bb13.i:0  %r_V_65_i = add i31 %agg_result_V_i61_cast1, -4941297 ; <i31> [#uses=1]

ST_47: r_V_65_i_cast [1/1] 0.00ns
bb13.i:1  %r_V_65_i_cast = zext i31 %r_V_65_i to i32      ; <i32> [#uses=1]

ST_47: cordic_ret14_i [2/2] 5.10ns
bb13.i:2  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %r_V_65_i_cast) ; <%cordic_ret> [#uses=2]


 <State 48>: 4.17ns
ST_48: cordic_ret14_i [1/2] 0.00ns
bb13.i:2  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %r_V_65_i_cast) ; <%cordic_ret> [#uses=2]

ST_48: sin_value_V_3 [1/1] 0.00ns
bb13.i:3  %sin_value_V_3 = extractvalue %cordic_ret %cordic_ret14_i, 0 ; <i32> [#uses=1]

ST_48: cos_value_V_5 [1/1] 0.00ns
bb13.i:4  %cos_value_V_5 = extractvalue %cordic_ret %cordic_ret14_i, 1 ; <i32> [#uses=1]

ST_48: ssdm_int_32_true_V_write_assign_7 [1/1] 2.44ns
bb13.i:5  %ssdm_int_32_true_V_write_assign_7 = sub i32 0, %cos_value_V_5 ; <i32> [#uses=1]

ST_48: stg_226 [1/1] 1.74ns
bb13.i:6  br label %cordic_sin_cos.exit

ST_48: cordic_ret17_i [1/2] 0.00ns
bb9.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_64_i_cast) ; <%cordic_ret> [#uses=2]

ST_48: sin_value_V_5 [1/1] 0.00ns
bb9.i:3  %sin_value_V_5 = extractvalue %cordic_ret %cordic_ret17_i, 0 ; <i32> [#uses=1]

ST_48: cos_value_V_4 [1/1] 0.00ns
bb9.i:4  %cos_value_V_4 = extractvalue %cordic_ret %cordic_ret17_i, 1 ; <i32> [#uses=1]

ST_48: ssdm_int_32_true_V_write_assign_6 [1/1] 2.44ns
bb9.i:5  %ssdm_int_32_true_V_write_assign_6 = sub i32 0, %cos_value_V_4 ; <i32> [#uses=1]

ST_48: ssdm_int_32_true_V_write_assign_5 [1/1] 2.44ns
bb9.i:6  %ssdm_int_32_true_V_write_assign_5 = sub i32 0, %sin_value_V_5 ; <i32> [#uses=1]

ST_48: stg_232 [1/1] 1.74ns
bb9.i:7  br label %cordic_sin_cos.exit

ST_48: cordic_ret20_i [1/2] 0.00ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_48: sin_value_V_4 [1/1] 0.00ns
bb2.i:3  %sin_value_V_4 = extractvalue %cordic_ret %cordic_ret20_i, 0 ; <i32> [#uses=1]

ST_48: cos_value_V_1 [1/1] 0.00ns
bb2.i:4  %cos_value_V_1 = extractvalue %cordic_ret %cordic_ret20_i, 1 ; <i32> [#uses=1]

ST_48: ssdm_int_32_true_V_write_assign_4 [1/1] 2.44ns
bb2.i:5  %ssdm_int_32_true_V_write_assign_4 = sub i32 0, %sin_value_V_4 ; <i32> [#uses=1]

ST_48: stg_237 [1/1] 1.74ns
bb2.i:6  br label %cordic_sin_cos.exit

ST_48: amplitude_V_addr [1/1] 0.00ns
cordic_sin_cos.exit:2  %amplitude_V_addr = getelementptr [1024 x i32]* %amplitude_V, i64 0, i64 %tmp_5 ; <i32*> [#uses=1]

ST_48: amplitude_V_load [2/2] 2.39ns
cordic_sin_cos.exit:3  %amplitude_V_load = load i32* %amplitude_V_addr, align 4 ; <i32> [#uses=1]


 <State 49>: 7.30ns
ST_49: r_V_64_i [1/1] 2.20ns
bb9.i:0  %r_V_64_i = add i21 %agg_result_V_i61_cast, 900106 ; <i21> [#uses=1]

ST_49: r_V_64_i_cast [1/1] 0.00ns
bb9.i:1  %r_V_64_i_cast = zext i21 %r_V_64_i to i32      ; <i32> [#uses=1]

ST_49: cordic_ret17_i [2/2] 5.10ns
bb9.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_64_i_cast) ; <%cordic_ret> [#uses=2]


 <State 50>: 7.30ns
ST_50: r_V_i [1/1] 2.20ns
bb2.i:0  %r_V_i = add i21 %agg_result_V_i61_cast, 450053 ; <i21> [#uses=1]

ST_50: r_V_i_cast [1/1] 0.00ns
bb2.i:1  %r_V_i_cast = zext i21 %r_V_i to i32            ; <i32> [#uses=1]

ST_50: cordic_ret20_i [2/2] 5.10ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]


 <State 51>: 1.74ns
ST_51: cordic_ret_i [1/2] 0.00ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

ST_51: ssdm_int_32_true_V_write_assign [1/1] 0.00ns
bb.i:1  %ssdm_int_32_true_V_write_assign = extractvalue %cordic_ret %cordic_ret_i, 0 ; <i32> [#uses=1]

ST_51: ssdm_int_32_true_V_write_assign_2 [1/1] 0.00ns
bb.i:2  %ssdm_int_32_true_V_write_assign_2 = extractvalue %cordic_ret %cordic_ret_i, 1 ; <i32> [#uses=1]

ST_51: stg_249 [1/1] 1.74ns
bb.i:3  br label %cordic_sin_cos.exit


 <State 52>: 8.75ns
ST_52: sin_value_V [1/1] 0.00ns
cordic_sin_cos.exit:0  %sin_value_V = phi i32 [ %ssdm_int_32_true_V_write_assign_7, %bb13.i ], [ %ssdm_int_32_true_V_write_assign_5, %bb9.i ], [ %cos_value_V_1, %bb2.i ], [ %ssdm_int_32_true_V_write_assign, %bb.i ] ; <i32> [#uses=1]

ST_52: cos_value_V [1/1] 0.00ns
cordic_sin_cos.exit:1  %cos_value_V = phi i32 [ %sin_value_V_3, %bb13.i ], [ %ssdm_int_32_true_V_write_assign_6, %bb9.i ], [ %ssdm_int_32_true_V_write_assign_4, %bb2.i ], [ %ssdm_int_32_true_V_write_assign_2, %bb.i ] ; <i32> [#uses=1]

ST_52: amplitude_V_load [1/2] 2.39ns
cordic_sin_cos.exit:3  %amplitude_V_load = load i32* %amplitude_V_addr, align 4 ; <i32> [#uses=1]

ST_52: OP1_V_cast [1/1] 0.00ns
cordic_sin_cos.exit:4  %OP1_V_cast = sext i32 %amplitude_V_load to i52 ; <i52> [#uses=2]

ST_52: OP2_V_1_cast [1/1] 0.00ns
cordic_sin_cos.exit:5  %OP2_V_1_cast = sext i32 %cos_value_V to i52    ; <i52> [#uses=1]

ST_52: r_V_34 [6/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

ST_52: OP2_V_2_cast [1/1] 0.00ns
cordic_sin_cos.exit:10  %OP2_V_2_cast = sext i32 %sin_value_V to i52    ; <i52> [#uses=1]

ST_52: r_V_35 [6/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]


 <State 53>: 6.36ns
ST_53: r_V_34 [5/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

ST_53: r_V_35 [5/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]


 <State 54>: 6.36ns
ST_54: r_V_34 [4/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

ST_54: r_V_35 [4/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]


 <State 55>: 6.36ns
ST_55: r_V_34 [3/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

ST_55: r_V_35 [3/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]


 <State 56>: 6.36ns
ST_56: r_V_34 [2/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

ST_56: r_V_35 [2/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]


 <State 57>: 8.75ns
ST_57: r_V_34 [1/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_34 = mul i52 %OP2_V_1_cast, %OP1_V_cast    ; <i52> [#uses=1]

ST_57: tmp_8 [1/1] 0.00ns
cordic_sin_cos.exit:7  %tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_34, i32 20, i32 51) ; <i32> [#uses=1]

ST_57: real_V_addr_1 [1/1] 0.00ns
cordic_sin_cos.exit:8  %real_V_addr_1 = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp_5 ; <i32*> [#uses=1]

ST_57: stg_269 [1/1] 2.39ns
cordic_sin_cos.exit:9  store i32 %tmp_8, i32* %real_V_addr_1, align 4

ST_57: r_V_35 [1/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_35 = mul i52 %OP2_V_2_cast, %OP1_V_cast    ; <i52> [#uses=1]

ST_57: tmp_10 [1/1] 0.00ns
cordic_sin_cos.exit:12  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_35, i32 20, i32 51) ; <i32> [#uses=1]

ST_57: imag_V_addr [1/1] 0.00ns
cordic_sin_cos.exit:13  %imag_V_addr = getelementptr [1024 x i32]* %imag_V, i64 0, i64 %tmp_5 ; <i32*> [#uses=1]

ST_57: stg_273 [1/1] 2.39ns
cordic_sin_cos.exit:14  store i32 %tmp_10, i32* %imag_V_addr, align 4

ST_57: stg_274 [1/1] 0.00ns
cordic_sin_cos.exit:15  br label %bb77


 <State 58>: 1.39ns
ST_58: stg_275 [1/2] 0.00ns
bb78:0  call fastcc void @IFFT([1024 x i32]* %real_V, [1024 x i32]* %imag_V)

ST_58: stg_276 [1/1] 1.39ns
bb78:1  br label %bb82


 <State 59>: 2.39ns
ST_59: m [1/1] 0.00ns
bb82:0  %m = phi i11 [ 0, %bb78 ], [ %m_1, %bb79 ]      ; <i11> [#uses=3]

ST_59: empty_52 [1/1] 0.00ns
bb82:1  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_59: exitcond3 [1/1] 2.11ns
bb82:2  %exitcond3 = icmp eq i11 %m, -1024              ; <i1> [#uses=1]

ST_59: m_1 [1/1] 1.84ns
bb82:3  %m_1 = add i11 %m, 1                            ; <i11> [#uses=1]

ST_59: stg_281 [1/1] 0.00ns
bb82:4  br i1 %exitcond3, label %return, label %bb79

ST_59: tmp_16 [1/1] 0.00ns
bb79:0  %tmp_16 = zext i11 %m to i64                    ; <i64> [#uses=3]

ST_59: real_V_addr [1/1] 0.00ns
bb79:1  %real_V_addr = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp_16 ; <i32*> [#uses=1]

ST_59: real_V_load [2/2] 2.39ns
bb79:2  %real_V_load = load i32* %real_V_addr, align 4  ; <i32> [#uses=1]

ST_59: wn_V_1_addr [1/1] 0.00ns
bb79:4  %wn_V_1_addr = getelementptr [1024 x i20]* @wn_V_1, i64 0, i64 %tmp_16 ; <i20*> [#uses=1]

ST_59: wn_V_1_load [2/2] 2.39ns
bb79:5  %wn_V_1_load = load i20* %wn_V_1_addr           ; <i20> [#uses=1]

ST_59: stg_287 [1/1] 0.00ns
return:0  ret void


 <State 60>: 8.75ns
ST_60: real_V_load [1/2] 2.39ns
bb79:2  %real_V_load = load i32* %real_V_addr, align 4  ; <i32> [#uses=1]

ST_60: OP1_V_1_cast [1/1] 0.00ns
bb79:3  %OP1_V_1_cast = sext i32 %real_V_load to i52    ; <i52> [#uses=1]

ST_60: wn_V_1_load [1/2] 2.39ns
bb79:5  %wn_V_1_load = load i20* %wn_V_1_addr           ; <i20> [#uses=1]

ST_60: OP2_V_cast [1/1] 0.00ns
bb79:6  %OP2_V_cast = zext i20 %wn_V_1_load to i52      ; <i52> [#uses=1]

ST_60: r_V_36 [3/3] 6.36ns
bb79:7  %r_V_36 = mul i52 %OP2_V_cast, %OP1_V_1_cast    ; <i52> [#uses=2]


 <State 61>: 6.36ns
ST_61: r_V_36 [2/3] 6.36ns
bb79:7  %r_V_36 = mul i52 %OP2_V_cast, %OP1_V_1_cast    ; <i52> [#uses=2]


 <State 62>: 8.75ns
ST_62: r_V_36 [1/3] 6.36ns
bb79:7  %r_V_36 = mul i52 %OP2_V_cast, %OP1_V_1_cast    ; <i52> [#uses=2]

ST_62: tmp_33 [1/1] 0.00ns
bb79:8  %tmp_33 = call i72 @_ssdm_op_BitConcatenate.i72.i52.i20(i52 %r_V_36, i20 0) ; <i72> [#uses=1]

ST_62: sext_cast_cast [1/1] 0.00ns
bb79:9  %sext_cast_cast = sext i72 %tmp_33 to i157      ; <i157> [#uses=1]

ST_62: mul [2/2] 2.39ns
bb79:10  %mul = mul i157 %sext_cast_cast, 27354876025721952679457623 ; <i157> [#uses=2]

ST_62: tmp_56 [1/1] 0.00ns
bb79:12  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %r_V_36, i32 51) ; <i1> [#uses=2]


 <State 63>: 8.67ns
ST_63: mul [1/2] 2.39ns
bb79:10  %mul = mul i157 %sext_cast_cast, 27354876025721952679457623 ; <i157> [#uses=2]

ST_63: neg_mul [1/1] 6.28ns
bb79:11  %neg_mul = sub i157 0, %mul                     ; <i157> [#uses=1]


 <State 64>: 8.17ns
ST_64: sel [1/1] 1.37ns
bb79:13  %sel = select i1 %tmp_56, i157 %neg_mul, i157 %mul ; <i157> [#uses=1]

ST_64: tmp_57 [1/1] 0.00ns
bb79:14  %tmp_57 = call i52 @_ssdm_op_PartSelect.i52.i157.i32.i32(i157 %sel, i32 105, i32 156) ; <i52> [#uses=1]

ST_64: trunc_cast [1/1] 0.00ns
bb79:15  %trunc_cast = sext i52 %tmp_57 to i65           ; <i65> [#uses=2]

ST_64: neg_ti [1/1] 3.04ns
bb79:16  %neg_ti = sub i65 0, %trunc_cast                ; <i65> [#uses=1]

ST_64: tmp_18 [1/1] 1.37ns
bb79:17  %tmp_18 = select i1 %tmp_56, i65 %neg_ti, i65 %trunc_cast ; <i65> [#uses=1]

ST_64: tmp_20 [1/1] 0.00ns
bb79:18  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %tmp_18, i32 20, i32 51) ; <i32> [#uses=1]

ST_64: time_domain_V_addr [1/1] 0.00ns
bb79:19  %time_domain_V_addr = getelementptr [1024 x i32]* %time_domain_V, i64 0, i64 %tmp_16 ; <i32*> [#uses=1]

ST_64: stg_308 [1/1] 2.39ns
bb79:20  store i32 %tmp_20, i32* %time_domain_V_addr, align 4

ST_64: stg_309 [1/1] 0.00ns
bb79:21  br label %bb82



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ amplitude_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=2; mode=0x1cb8bf10; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ angle_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=2; mode=0x20348050; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ previousPhase_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=2; mode=0x1affdb00; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ time_domain_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=2; mode=0x1d595a70; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cordic_ctab_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=2; mode=0x1caf9010; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ wn_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=2; mode=0x1d11f960; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
deltaPhiPrimeMod_V                (alloca           ) [ 00111111111111111111111111111000000000000000000000000000000000000]
phaseCumulative_V                 (alloca           ) [ 00111111111111111111111111111111111111111111111111111111110000000]
real_V                            (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111]
imag_V                            (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111000000]
stg_69                            (br               ) [ 01111111111111111111111111111000000000000000000000000000000000000]
i_5                               (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000]
phi_mul                           (phi              ) [ 00111111111111111111110000000000000000000000000000000000000000000]
phi_mul6                          (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000]
empty                             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000]
exitcond5                         (icmp             ) [ 00111111111111111111111111111000000000000000000000000000000000000]
i                                 (add              ) [ 01111111111111111111111111111000000000000000000000000000000000000]
stg_76                            (br               ) [ 00111111111111111111111111111111111111111111111111111111110000000]
tmp                               (zext             ) [ 00011111111111111111111000000000000000000000000000000000000000000]
angle_V_addr                      (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000]
previousPhase_V_addr              (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000]
next_mul7                         (add              ) [ 01111111111111111111111111111000000000000000000000000000000000000]
p_lshr_f_cast                     (partselect       ) [ 00010000000000000000000000000000000000000000000000000000000000000]
p_Val2_s                          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
previousPhase_V_load              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
p_Val2_46                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
deltaPhi                          (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_13                            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
deltaPhiPrime                     (sub              ) [ 00001000000000000000000000000000000000000000000000000000000000000]
lhs_V                             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
r_V                               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_s                             (icmp             ) [ 00000111111111111111110000000000000000000000000000000000000000000]
tmp_39                            (trunc            ) [ 00000100000000000000000000000000000000000000000000000000000000000]
tmp_40                            (bitselect        ) [ 00000111111111111100000000000000000000000000000000000000000000000]
t_V                               (bitconcatenate   ) [ 00000011111111111111110000000000000000000000000000000000000000000]
sext_i_cast                       (sext             ) [ 00000011111111110000000000000000000000000000000000000000000000000]
mul_i                             (mul              ) [ 00000000000000001000000000000000000000000000000000000000000000000]
neg_mul_i                         (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sel_i                             (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_41                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
trunc_i_cast                      (sext             ) [ 00000000000000000100000000000000000000000000000000000000000000000]
neg_ti_i                          (sub              ) [ 00000000000000000100000000000000000000000000000000000000000000000]
tmp_i5                            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_45                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_i6                            (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_46                            (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_47                            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
ret_V_1_i                         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_1_i                           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
p_i                               (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
result                            (select           ) [ 00000000000000000010000000000000000000000000000000000000000000000]
tmp_48                            (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_29                            (sext             ) [ 00000000000000000001100000000000000000000000000000000000000000000]
rhs_V3_i_cast                     (mul              ) [ 00000000000000000000010000000000000000000000000000000000000000000]
r_V_32                            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
p_Val2_55                         (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_129                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
r_V_8                             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
deltaPhiPrimeMod_V_addr_1         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_132                           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_133                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
r_V_7                             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
deltaPhiPrimeMod_V_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_136                           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_137                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
next_mul                          (add              ) [ 01100000000000000000001111111000000000000000000000000000000000000]
p_lshr_f1_cast                    (partselect       ) [ 00000000000000000000001110000000000000000000000000000000000000000]
deltaPhiPrimeMod_V_addr_2         (getelementptr    ) [ 00000000000000000000000100000000000000000000000000000000000000000]
phaseCumulative_V_addr_1          (getelementptr    ) [ 00000000000000000000000111111000000000000000000000000000000000000]
p_Val2_59                         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
t_V_1                             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_55                            (bitselect        ) [ 00000000000000000000000010000000000000000000000000000000000000000]
p_neg1                            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_31                            (partselect       ) [ 00000000000000000000000010000000000000000000000000000000000000000]
tmp_32                            (partselect       ) [ 00000000000000000000000010000000000000000000000000000000000000000]
p_lshr1_cast                      (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
p_neg_t1                          (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_21_cast                       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_12                            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_24_cast                       (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_25_cast                       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
trueFreq                          (add              ) [ 00000000000000000000000001000000000000000000000000000000000000000]
trueFreq_cast                     (sext             ) [ 00000000000000000000000000110000000000000000000000000000000000000]
r_V_16                            (mul              ) [ 00000000000000000000000000001000000000000000000000000000000000000]
p_Val2_60                         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_15                            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_163                           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_164                           (br               ) [ 01111111111111111111111111111000000000000000000000000000000000000]
j                                 (phi              ) [ 00000000000000000000000000000100000000000000000000000000000000000]
empty_51                          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000]
exitcond4                         (icmp             ) [ 00000000000000000000000000000111111111111111111111111111110000000]
j_1                               (add              ) [ 00100000000000000000000000000111111111111111111111111111110000000]
stg_169                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_5                             (zext             ) [ 00000000000000000000000000000011111111111111111111111111110000000]
phaseCumulative_V_addr            (getelementptr    ) [ 00000000000000000000000000000010000000000000000000000000000000000]
p_Val2_49                         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
t_V_7                             (bitconcatenate   ) [ 00000000000000000000000000000001111111111111111000000000000000000]
sext_i37_cast                     (sext             ) [ 00000000000000000000000000000001111111111000000000000000000000000]
tmp_49                            (bitselect        ) [ 00000000000000000000000000000001111111111110000000000000000000000]
mul_i1                            (mul              ) [ 00000000000000000000000000000000000000000100000000000000000000000]
neg_mul_i1                        (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sel_i1                            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_50                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
trunc_i1_cast                     (sext             ) [ 00000000000000000000000000000000000000000010000000000000000000000]
neg_ti_i1                         (sub              ) [ 00000000000000000000000000000000000000000010000000000000000000000]
tmp_i1                            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_51                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_i1_49                         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_52                            (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_53                            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
ret_V_1_i1                        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_1_i1                          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
p_i1                              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
result_2                          (select           ) [ 00000000000000000000000000000000000000000001000000000000000000000]
tmp_54                            (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_30                            (sext             ) [ 00000000000000000000000000000000000000000000110000000000000000000]
rhs_V3_i58_cast                   (mul              ) [ 00000000000000000000000000000000000000000000001000000000000000000]
r_V_33                            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
real_angle_V                      (partselect       ) [ 00000000000000000000000000000000000000000000000000010000000000000]
agg_result_V_i61_cast1            (partselect       ) [ 00000000000000000000000000000000000000000000000100000000000000000]
agg_result_V_i61_cast             (partselect       ) [ 00000000000000000000000000000000000000000000000001100000000000000]
tmp_i                             (icmp             ) [ 00000000000000000000000000000111111111111111111111111111110000000]
stg_213                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_i_50                          (icmp             ) [ 00000000000000000000000000000111111111111111111111111111110000000]
stg_215                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_68_i                          (icmp             ) [ 00000000000000000000000000000111111111111111111111111111110000000]
stg_217                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
r_V_65_i                          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
r_V_65_i_cast                     (zext             ) [ 00000000000000000000000000000111111111111111111011111111110000000]
cordic_ret14_i                    (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sin_value_V_3                     (extractvalue     ) [ 00000000000000000000000000000111111111111111111111111111110000000]
cos_value_V_5                     (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
ssdm_int_32_true_V_write_assign_7 (sub              ) [ 00000000000000000000000000000111111111111111111111111111110000000]
stg_226                           (br               ) [ 00000000000000000000000000000111111111111111111111111111110000000]
cordic_ret17_i                    (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sin_value_V_5                     (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
cos_value_V_4                     (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
ssdm_int_32_true_V_write_assign_6 (sub              ) [ 00000000000000000000000000000111111111111111111111111111110000000]
ssdm_int_32_true_V_write_assign_5 (sub              ) [ 00000000000000000000000000000111111111111111111111111111110000000]
stg_232                           (br               ) [ 00000000000000000000000000000111111111111111111111111111110000000]
cordic_ret20_i                    (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sin_value_V_4                     (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000]
cos_value_V_1                     (extractvalue     ) [ 00000000000000000000000000000111111111111111111111111111110000000]
ssdm_int_32_true_V_write_assign_4 (sub              ) [ 00000000000000000000000000000111111111111111111111111111110000000]
stg_237                           (br               ) [ 00000000000000000000000000000111111111111111111111111111110000000]
amplitude_V_addr                  (getelementptr    ) [ 00000000000000000000000000000000000000000000000000001000000000000]
r_V_64_i                          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
r_V_64_i_cast                     (zext             ) [ 00000000000000000000000000000111111111111111111110111111110000000]
r_V_i                             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
r_V_i_cast                        (zext             ) [ 00000000000000000000000000000111111111111111111111011111110000000]
cordic_ret_i                      (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
ssdm_int_32_true_V_write_assign   (extractvalue     ) [ 00000000000000000000000000000111111111111111111111111111110000000]
ssdm_int_32_true_V_write_assign_2 (extractvalue     ) [ 00000000000000000000000000000111111111111111111111111111110000000]
stg_249                           (br               ) [ 00000000000000000000000000000111111111111111111111111111110000000]
sin_value_V                       (phi              ) [ 00000000000000000000000000000000000000000000000000001000000000000]
cos_value_V                       (phi              ) [ 00000000000000000000000000000000000000000000000000001000000000000]
amplitude_V_load                  (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
OP1_V_cast                        (sext             ) [ 00000000000000000000000000000000000000000000000000000111110000000]
OP2_V_1_cast                      (sext             ) [ 00000000000000000000000000000000000000000000000000000111110000000]
OP2_V_2_cast                      (sext             ) [ 00000000000000000000000000000000000000000000000000000111110000000]
r_V_34                            (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_8                             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
real_V_addr_1                     (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_269                           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
r_V_35                            (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_10                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
imag_V_addr                       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_273                           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_274                           (br               ) [ 00100000000000000000000000000111111111111111111111111111110000000]
stg_275                           (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_276                           (br               ) [ 00000000000000000000000000000000000000000000000000000000001111111]
m                                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000100000]
empty_52                          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000]
exitcond3                         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000111111]
m_1                               (add              ) [ 00000000000000000000000000000000000000000000000000000000001111111]
stg_281                           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_16                            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000011111]
real_V_addr                       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000010000]
wn_V_1_addr                       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000010000]
stg_287                           (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
real_V_load                       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
OP1_V_1_cast                      (sext             ) [ 00000000000000000000000000000000000000000000000000000000000001100]
wn_V_1_load                       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
OP2_V_cast                        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000001100]
r_V_36                            (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_33                            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000]
sext_cast_cast                    (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000010]
tmp_56                            (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000011]
mul                               (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000001]
neg_mul                           (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000001]
sel                               (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_57                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
trunc_cast                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000]
neg_ti                            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_18                            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000]
tmp_20                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000]
time_domain_V_addr                (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_308                           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000]
stg_309                           (br               ) [ 00000000000000000000000000000000000000000000000000000000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="amplitude_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="amplitude_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="angle_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angle_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="previousPhase_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="previousPhase_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="time_domain_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_domain_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cordic_ctab_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_ctab_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wn_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wn_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i32.i20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFFT"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i52.i20"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i52.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i157.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="deltaPhiPrimeMod_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deltaPhiPrimeMod_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="phaseCumulative_V_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phaseCumulative_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="real_V_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="imag_V_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="angle_V_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="11" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="angle_V_addr/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="previousPhase_V_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="previousPhase_V_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="previousPhase_V_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="deltaPhiPrimeMod_V_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="19"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="deltaPhiPrimeMod_V_addr_1/21 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_132/21 stg_136/21 p_Val2_59/22 "/>
</bind>
</comp>

<comp id="191" class="1004" name="deltaPhiPrimeMod_V_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="11" slack="19"/>
<pin id="195" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="deltaPhiPrimeMod_V_addr/21 "/>
</bind>
</comp>

<comp id="198" class="1004" name="deltaPhiPrimeMod_V_addr_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="11" slack="20"/>
<pin id="202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="deltaPhiPrimeMod_V_addr_2/22 "/>
</bind>
</comp>

<comp id="205" class="1004" name="phaseCumulative_V_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="11" slack="20"/>
<pin id="209" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phaseCumulative_V_addr_1/22 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="p_Val2_60/27 stg_163/28 p_Val2_49/29 "/>
</bind>
</comp>

<comp id="215" class="1004" name="phaseCumulative_V_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="11" slack="0"/>
<pin id="219" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phaseCumulative_V_addr/29 "/>
</bind>
</comp>

<comp id="222" class="1004" name="amplitude_V_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="11" slack="19"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="amplitude_V_addr/48 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="amplitude_V_load/48 "/>
</bind>
</comp>

<comp id="234" class="1004" name="real_V_addr_1_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="11" slack="25"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_V_addr_1/57 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_269/57 real_V_load/59 "/>
</bind>
</comp>

<comp id="245" class="1004" name="imag_V_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="11" slack="25"/>
<pin id="249" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_V_addr/57 "/>
</bind>
</comp>

<comp id="251" class="1004" name="stg_273_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_273/57 "/>
</bind>
</comp>

<comp id="256" class="1004" name="real_V_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="11" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_V_addr/59 "/>
</bind>
</comp>

<comp id="263" class="1004" name="wn_V_1_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="20" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="11" slack="0"/>
<pin id="267" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wn_V_1_addr/59 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="273" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wn_V_1_load/59 "/>
</bind>
</comp>

<comp id="275" class="1004" name="time_domain_V_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="11" slack="5"/>
<pin id="279" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="time_domain_V_addr/64 "/>
</bind>
</comp>

<comp id="282" class="1004" name="stg_308_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_308/64 "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_5_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="1"/>
<pin id="289" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="i_5_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="phi_mul_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="33" slack="1"/>
<pin id="300" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="phi_mul_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="33" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="33" slack="19"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="phi_mul6_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="41" slack="1"/>
<pin id="312" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul6 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="phi_mul6_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="41" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="phi_mul6/2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="j_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="1"/>
<pin id="323" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="j_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="j/29 "/>
</bind>
</comp>

<comp id="332" class="1005" name="sin_value_V_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="334" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="sin_value_V (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="sin_value_V_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="32" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="4" bw="32" slack="1"/>
<pin id="341" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="6" bw="32" slack="2"/>
<pin id="343" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="sin_value_V/52 "/>
</bind>
</comp>

<comp id="345" class="1005" name="cos_value_V_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="347" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cos_value_V (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="cos_value_V_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="4" bw="32" slack="1"/>
<pin id="354" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="6" bw="32" slack="2"/>
<pin id="356" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="cos_value_V/52 "/>
</bind>
</comp>

<comp id="358" class="1005" name="m_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="1"/>
<pin id="360" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="m_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="11" slack="0"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="m/59 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_IFFT_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_173/29 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_cordic_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="20" slack="0"/>
<pin id="380" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="cordic_ret_i/46 cordic_ret14_i/47 cordic_ret17_i/49 cordic_ret20_i/50 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="sin_value_V_3/48 sin_value_V_5/48 sin_value_V_4/48 ssdm_int_32_true_V_write_assign/51 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="cos_value_V_5/48 cos_value_V_4/48 cos_value_V_1/48 ssdm_int_32_true_V_write_assign_2/51 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ssdm_int_32_true_V_write_assign_7/48 ssdm_int_32_true_V_write_assign_6/48 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ssdm_int_32_true_V_write_assign_5/48 ssdm_int_32_true_V_write_assign_4/48 "/>
</bind>
</comp>

<comp id="403" class="1005" name="reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ssdm_int_32_true_V_write_assign_7 ssdm_int_32_true_V_write_assign_6 "/>
</bind>
</comp>

<comp id="409" class="1005" name="reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ssdm_int_32_true_V_write_assign_5 ssdm_int_32_true_V_write_assign_4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="exitcond5_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="11" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="0" index="1" bw="2" slack="0"/>
<pin id="424" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="next_mul7_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="41" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul7/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_lshr_f_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="0"/>
<pin id="441" dir="0" index="1" bw="41" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="0" index="3" bw="7" slack="0"/>
<pin id="444" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_Val2_46_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_Val2_46/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="deltaPhi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="deltaPhi/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_13_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="31" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="deltaPhiPrime_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="31" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="deltaPhiPrime/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="lhs_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="r_V_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="23" slack="0"/>
<pin id="474" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_s_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="33" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_39_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="33" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_40_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="33" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="t_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="52" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="1"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_i_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="52" slack="0"/>
<pin id="504" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="sext_i_cast/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="52" slack="0"/>
<pin id="508" dir="0" index="1" bw="54" slack="0"/>
<pin id="509" dir="1" index="2" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="neg_mul_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="105" slack="1"/>
<pin id="515" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul_i/16 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sel_i_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="12"/>
<pin id="519" dir="0" index="1" bw="105" slack="0"/>
<pin id="520" dir="0" index="2" bw="105" slack="1"/>
<pin id="521" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_i/16 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_41_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="30" slack="0"/>
<pin id="525" dir="0" index="1" bw="105" slack="0"/>
<pin id="526" dir="0" index="2" bw="8" slack="0"/>
<pin id="527" dir="0" index="3" bw="8" slack="0"/>
<pin id="528" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/16 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_i_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="30" slack="0"/>
<pin id="535" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="trunc_i_cast/16 "/>
</bind>
</comp>

<comp id="537" class="1004" name="neg_ti_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="30" slack="0"/>
<pin id="540" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti_i/16 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_i5_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="13"/>
<pin id="545" dir="0" index="1" bw="31" slack="1"/>
<pin id="546" dir="0" index="2" bw="30" slack="1"/>
<pin id="547" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="tmp_i5/17 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_45_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="0"/>
<pin id="550" dir="0" index="1" bw="31" slack="0"/>
<pin id="551" dir="0" index="2" bw="6" slack="0"/>
<pin id="552" dir="0" index="3" bw="6" slack="0"/>
<pin id="553" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/17 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_i6_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="11" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_i6/17 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_46_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="31" slack="0"/>
<pin id="565" dir="0" index="2" bw="6" slack="0"/>
<pin id="566" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/17 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_47_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="31" slack="0"/>
<pin id="572" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_47/17 "/>
</bind>
</comp>

<comp id="574" class="1004" name="ret_V_1_i_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="11" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1_i/17 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_1_i_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="20" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_1_i/17 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_i_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="11" slack="0"/>
<pin id="589" dir="0" index="2" bw="13" slack="0"/>
<pin id="590" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="p_i/17 "/>
</bind>
</comp>

<comp id="594" class="1004" name="result_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="13" slack="0"/>
<pin id="597" dir="0" index="2" bw="11" slack="0"/>
<pin id="598" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="result/17 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_48_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="13" slack="1"/>
<pin id="604" dir="0" index="1" bw="6" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_48/18 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_29_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_29/18 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="24" slack="0"/>
<pin id="614" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="rhs_V3_i_cast/18 "/>
</bind>
</comp>

<comp id="617" class="1004" name="r_V_32_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="52" slack="16"/>
<pin id="619" dir="0" index="1" bw="52" slack="1"/>
<pin id="620" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_32/21 "/>
</bind>
</comp>

<comp id="621" class="1004" name="p_Val2_55_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="52" slack="0"/>
<pin id="624" dir="0" index="2" bw="6" slack="0"/>
<pin id="625" dir="0" index="3" bw="7" slack="0"/>
<pin id="626" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_55/21 "/>
</bind>
</comp>

<comp id="631" class="1004" name="r_V_8_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="23" slack="0"/>
<pin id="634" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_8/21 "/>
</bind>
</comp>

<comp id="638" class="1004" name="r_V_7_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="23" slack="0"/>
<pin id="641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_7/21 "/>
</bind>
</comp>

<comp id="645" class="1004" name="next_mul_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="33" slack="19"/>
<pin id="647" dir="0" index="1" bw="24" slack="0"/>
<pin id="648" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/21 "/>
</bind>
</comp>

<comp id="651" class="1004" name="p_lshr_f1_cast_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="23" slack="0"/>
<pin id="653" dir="0" index="1" bw="33" slack="19"/>
<pin id="654" dir="0" index="2" bw="5" slack="0"/>
<pin id="655" dir="0" index="3" bw="7" slack="0"/>
<pin id="656" dir="1" index="4" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f1_cast/21 "/>
</bind>
</comp>

<comp id="661" class="1004" name="t_V_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="52" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V_1/23 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_55_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="6" slack="0"/>
<pin id="673" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/23 "/>
</bind>
</comp>

<comp id="677" class="1004" name="p_neg1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="52" slack="0"/>
<pin id="680" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg1/23 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_31_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="24" slack="0"/>
<pin id="685" dir="0" index="1" bw="52" slack="0"/>
<pin id="686" dir="0" index="2" bw="6" slack="0"/>
<pin id="687" dir="0" index="3" bw="7" slack="0"/>
<pin id="688" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/23 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_32_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="24" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="0" index="2" bw="5" slack="0"/>
<pin id="697" dir="0" index="3" bw="6" slack="0"/>
<pin id="698" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/23 "/>
</bind>
</comp>

<comp id="703" class="1004" name="p_lshr1_cast_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="24" slack="1"/>
<pin id="705" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_lshr1_cast/24 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_neg_t1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="24" slack="0"/>
<pin id="709" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t1/24 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_21_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="24" slack="1"/>
<pin id="714" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_21_cast/24 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_12_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="0" index="1" bw="25" slack="0"/>
<pin id="718" dir="0" index="2" bw="24" slack="0"/>
<pin id="719" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="tmp_12/24 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_24_cast_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="25" slack="0"/>
<pin id="724" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_24_cast/24 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_25_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="23" slack="3"/>
<pin id="728" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_25_cast/24 "/>
</bind>
</comp>

<comp id="729" class="1004" name="trueFreq_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="25" slack="0"/>
<pin id="731" dir="0" index="1" bw="23" slack="0"/>
<pin id="732" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="trueFreq/24 "/>
</bind>
</comp>

<comp id="735" class="1004" name="trueFreq_cast_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="26" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="trueFreq_cast/25 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="26" slack="0"/>
<pin id="740" dir="0" index="1" bw="10" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/25 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_15_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/28 "/>
</bind>
</comp>

<comp id="750" class="1004" name="exitcond4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="11" slack="0"/>
<pin id="752" dir="0" index="1" bw="11" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond4/29 "/>
</bind>
</comp>

<comp id="756" class="1004" name="j_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="0"/>
<pin id="758" dir="0" index="1" bw="2" slack="0"/>
<pin id="759" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/29 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_5_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="11" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_5/29 "/>
</bind>
</comp>

<comp id="767" class="1004" name="t_V_7_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="52" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="0" index="2" bw="1" slack="0"/>
<pin id="771" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V_7/30 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_i37_cast_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="52" slack="0"/>
<pin id="777" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="sext_i37_cast/30 "/>
</bind>
</comp>

<comp id="779" class="1004" name="grp_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="52" slack="0"/>
<pin id="781" dir="0" index="1" bw="54" slack="0"/>
<pin id="782" dir="1" index="2" bw="105" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i1/30 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_49_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="0" index="2" bw="6" slack="0"/>
<pin id="789" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/30 "/>
</bind>
</comp>

<comp id="793" class="1004" name="neg_mul_i1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="105" slack="1"/>
<pin id="796" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul_i1/41 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sel_i1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="11"/>
<pin id="800" dir="0" index="1" bw="105" slack="0"/>
<pin id="801" dir="0" index="2" bw="105" slack="1"/>
<pin id="802" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_i1/41 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_50_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="30" slack="0"/>
<pin id="806" dir="0" index="1" bw="105" slack="0"/>
<pin id="807" dir="0" index="2" bw="8" slack="0"/>
<pin id="808" dir="0" index="3" bw="8" slack="0"/>
<pin id="809" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/41 "/>
</bind>
</comp>

<comp id="814" class="1004" name="trunc_i1_cast_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="30" slack="0"/>
<pin id="816" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="trunc_i1_cast/41 "/>
</bind>
</comp>

<comp id="818" class="1004" name="neg_ti_i1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="30" slack="0"/>
<pin id="821" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti_i1/41 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_i1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="12"/>
<pin id="826" dir="0" index="1" bw="31" slack="1"/>
<pin id="827" dir="0" index="2" bw="30" slack="1"/>
<pin id="828" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="tmp_i1/42 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_51_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="11" slack="0"/>
<pin id="831" dir="0" index="1" bw="31" slack="0"/>
<pin id="832" dir="0" index="2" bw="6" slack="0"/>
<pin id="833" dir="0" index="3" bw="6" slack="0"/>
<pin id="834" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/42 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_i1_49_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="11" slack="0"/>
<pin id="841" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_i1_49/42 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_52_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="31" slack="0"/>
<pin id="846" dir="0" index="2" bw="6" slack="0"/>
<pin id="847" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/42 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_53_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="31" slack="0"/>
<pin id="853" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_53/42 "/>
</bind>
</comp>

<comp id="855" class="1004" name="ret_V_1_i1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="11" slack="0"/>
<pin id="857" dir="0" index="1" bw="2" slack="0"/>
<pin id="858" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1_i1/42 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_1_i1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="20" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_1_i1/42 "/>
</bind>
</comp>

<comp id="867" class="1004" name="p_i1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="11" slack="0"/>
<pin id="870" dir="0" index="2" bw="13" slack="0"/>
<pin id="871" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="p_i1/42 "/>
</bind>
</comp>

<comp id="875" class="1004" name="result_2_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="13" slack="0"/>
<pin id="878" dir="0" index="2" bw="11" slack="0"/>
<pin id="879" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="result_2/42 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_54_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="13" slack="1"/>
<pin id="885" dir="0" index="1" bw="6" slack="0"/>
<pin id="886" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_54/43 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_30_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_30/43 "/>
</bind>
</comp>

<comp id="892" class="1004" name="grp_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="0" index="1" bw="24" slack="0"/>
<pin id="895" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="rhs_V3_i58_cast/43 "/>
</bind>
</comp>

<comp id="898" class="1004" name="r_V_33_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="52" slack="16"/>
<pin id="900" dir="0" index="1" bw="52" slack="1"/>
<pin id="901" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_33/46 "/>
</bind>
</comp>

<comp id="902" class="1004" name="real_angle_V_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="0" index="1" bw="52" slack="0"/>
<pin id="905" dir="0" index="2" bw="6" slack="0"/>
<pin id="906" dir="0" index="3" bw="7" slack="0"/>
<pin id="907" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real_angle_V/46 "/>
</bind>
</comp>

<comp id="913" class="1004" name="agg_result_V_i61_cast1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="31" slack="0"/>
<pin id="915" dir="0" index="1" bw="52" slack="0"/>
<pin id="916" dir="0" index="2" bw="6" slack="0"/>
<pin id="917" dir="0" index="3" bw="7" slack="0"/>
<pin id="918" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="agg_result_V_i61_cast1/46 "/>
</bind>
</comp>

<comp id="923" class="1004" name="agg_result_V_i61_cast_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="21" slack="0"/>
<pin id="925" dir="0" index="1" bw="52" slack="0"/>
<pin id="926" dir="0" index="2" bw="6" slack="0"/>
<pin id="927" dir="0" index="3" bw="7" slack="0"/>
<pin id="928" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="agg_result_V_i61_cast/46 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_i_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="0"/>
<pin id="935" dir="0" index="1" bw="22" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_i/46 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_i_50_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="0"/>
<pin id="941" dir="0" index="1" bw="23" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_i_50/46 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_68_i_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="24" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_68_i/46 "/>
</bind>
</comp>

<comp id="951" class="1004" name="r_V_65_i_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="31" slack="1"/>
<pin id="953" dir="0" index="1" bw="24" slack="0"/>
<pin id="954" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_65_i/47 "/>
</bind>
</comp>

<comp id="956" class="1004" name="r_V_65_i_cast_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="31" slack="0"/>
<pin id="958" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="r_V_65_i_cast/47 "/>
</bind>
</comp>

<comp id="961" class="1004" name="r_V_64_i_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="21" slack="1"/>
<pin id="963" dir="0" index="1" bw="21" slack="0"/>
<pin id="964" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_64_i/49 "/>
</bind>
</comp>

<comp id="966" class="1004" name="r_V_64_i_cast_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="21" slack="0"/>
<pin id="968" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="r_V_64_i_cast/49 "/>
</bind>
</comp>

<comp id="971" class="1004" name="r_V_i_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="21" slack="1"/>
<pin id="973" dir="0" index="1" bw="20" slack="0"/>
<pin id="974" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_i/50 "/>
</bind>
</comp>

<comp id="976" class="1004" name="r_V_i_cast_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="21" slack="0"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="r_V_i_cast/50 "/>
</bind>
</comp>

<comp id="981" class="1004" name="OP1_V_cast_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="OP1_V_cast/52 "/>
</bind>
</comp>

<comp id="985" class="1004" name="OP2_V_1_cast_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="0"/>
<pin id="987" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="OP2_V_1_cast/52 "/>
</bind>
</comp>

<comp id="989" class="1004" name="grp_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="0"/>
<pin id="992" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_34/52 "/>
</bind>
</comp>

<comp id="995" class="1004" name="OP2_V_2_cast_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="OP2_V_2_cast/52 "/>
</bind>
</comp>

<comp id="999" class="1004" name="grp_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_35/52 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_8_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="0" index="1" bw="52" slack="0"/>
<pin id="1008" dir="0" index="2" bw="6" slack="0"/>
<pin id="1009" dir="0" index="3" bw="7" slack="0"/>
<pin id="1010" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/57 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_10_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="0"/>
<pin id="1018" dir="0" index="1" bw="52" slack="0"/>
<pin id="1019" dir="0" index="2" bw="6" slack="0"/>
<pin id="1020" dir="0" index="3" bw="7" slack="0"/>
<pin id="1021" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/57 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="exitcond3_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="11" slack="0"/>
<pin id="1029" dir="0" index="1" bw="11" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond3/59 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="m_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="11" slack="0"/>
<pin id="1035" dir="0" index="1" bw="2" slack="0"/>
<pin id="1036" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/59 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_16_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="11" slack="0"/>
<pin id="1041" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_16/59 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="OP1_V_1_cast_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="0"/>
<pin id="1047" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="OP1_V_1_cast/60 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="OP2_V_cast_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="20" slack="0"/>
<pin id="1051" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="OP2_V_cast/60 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="grp_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="20" slack="0"/>
<pin id="1055" dir="0" index="1" bw="32" slack="0"/>
<pin id="1056" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_36/60 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_33_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="72" slack="0"/>
<pin id="1061" dir="0" index="1" bw="52" slack="0"/>
<pin id="1062" dir="0" index="2" bw="1" slack="0"/>
<pin id="1063" dir="1" index="3" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/62 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="sext_cast_cast_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="72" slack="0"/>
<pin id="1069" dir="1" index="1" bw="157" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="sext_cast_cast/62 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="grp_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="72" slack="0"/>
<pin id="1073" dir="0" index="1" bw="86" slack="0"/>
<pin id="1074" dir="1" index="2" bw="157" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/62 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_56_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="52" slack="0"/>
<pin id="1080" dir="0" index="2" bw="7" slack="0"/>
<pin id="1081" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/62 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="neg_mul_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="157" slack="0"/>
<pin id="1088" dir="1" index="2" bw="157" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/63 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sel_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="2"/>
<pin id="1093" dir="0" index="1" bw="157" slack="1"/>
<pin id="1094" dir="0" index="2" bw="157" slack="1"/>
<pin id="1095" dir="1" index="3" bw="157" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel/64 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_57_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="52" slack="0"/>
<pin id="1098" dir="0" index="1" bw="157" slack="0"/>
<pin id="1099" dir="0" index="2" bw="8" slack="0"/>
<pin id="1100" dir="0" index="3" bw="9" slack="0"/>
<pin id="1101" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_57/64 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="trunc_cast_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="52" slack="0"/>
<pin id="1108" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="trunc_cast/64 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="neg_ti_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="52" slack="0"/>
<pin id="1113" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/64 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_18_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="2"/>
<pin id="1118" dir="0" index="1" bw="54" slack="0"/>
<pin id="1119" dir="0" index="2" bw="52" slack="0"/>
<pin id="1120" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="tmp_18/64 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp_20_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="0"/>
<pin id="1125" dir="0" index="1" bw="54" slack="0"/>
<pin id="1126" dir="0" index="2" bw="6" slack="0"/>
<pin id="1127" dir="0" index="3" bw="7" slack="0"/>
<pin id="1128" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/64 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="i_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="11" slack="0"/>
<pin id="1139" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="19"/>
<pin id="1144" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1150" class="1005" name="angle_V_addr_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="10" slack="1"/>
<pin id="1152" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="angle_V_addr "/>
</bind>
</comp>

<comp id="1155" class="1005" name="previousPhase_V_addr_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="10" slack="1"/>
<pin id="1157" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="previousPhase_V_addr "/>
</bind>
</comp>

<comp id="1160" class="1005" name="next_mul7_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="41" slack="0"/>
<pin id="1162" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opset="next_mul7 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="p_lshr_f_cast_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="31" slack="1"/>
<pin id="1167" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f_cast "/>
</bind>
</comp>

<comp id="1170" class="1005" name="deltaPhiPrime_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="1"/>
<pin id="1172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="deltaPhiPrime "/>
</bind>
</comp>

<comp id="1175" class="1005" name="tmp_s_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="17"/>
<pin id="1177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1179" class="1005" name="tmp_39_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="1"/>
<pin id="1181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="tmp_40_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="12"/>
<pin id="1186" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="t_V_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="52" slack="16"/>
<pin id="1192" dir="1" index="1" bw="52" slack="16"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="1195" class="1005" name="sext_i_cast_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="105" slack="1"/>
<pin id="1197" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="sext_i_cast "/>
</bind>
</comp>

<comp id="1200" class="1005" name="mul_i_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="105" slack="1"/>
<pin id="1202" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="1206" class="1005" name="trunc_i_cast_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="31" slack="1"/>
<pin id="1208" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_i_cast "/>
</bind>
</comp>

<comp id="1211" class="1005" name="neg_ti_i_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="31" slack="1"/>
<pin id="1213" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti_i "/>
</bind>
</comp>

<comp id="1216" class="1005" name="result_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="1"/>
<pin id="1218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_29_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="52" slack="1"/>
<pin id="1223" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="rhs_V3_i_cast_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="52" slack="1"/>
<pin id="1228" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V3_i_cast "/>
</bind>
</comp>

<comp id="1231" class="1005" name="next_mul_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="33" slack="1"/>
<pin id="1233" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1236" class="1005" name="p_lshr_f1_cast_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="23" slack="3"/>
<pin id="1238" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="p_lshr_f1_cast "/>
</bind>
</comp>

<comp id="1241" class="1005" name="deltaPhiPrimeMod_V_addr_2_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="10" slack="1"/>
<pin id="1243" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="deltaPhiPrimeMod_V_addr_2 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="phaseCumulative_V_addr_1_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="10" slack="5"/>
<pin id="1248" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="phaseCumulative_V_addr_1 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="tmp_55_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="1"/>
<pin id="1253" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="tmp_31_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="24" slack="1"/>
<pin id="1258" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="tmp_32_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="24" slack="1"/>
<pin id="1263" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="trueFreq_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="26" slack="1"/>
<pin id="1268" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trueFreq "/>
</bind>
</comp>

<comp id="1271" class="1005" name="trueFreq_cast_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trueFreq_cast "/>
</bind>
</comp>

<comp id="1276" class="1005" name="r_V_16_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="1"/>
<pin id="1278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="j_1_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="11" slack="0"/>
<pin id="1286" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="tmp_5_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="64" slack="19"/>
<pin id="1291" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="phaseCumulative_V_addr_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="10" slack="1"/>
<pin id="1298" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phaseCumulative_V_addr "/>
</bind>
</comp>

<comp id="1301" class="1005" name="t_V_7_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="52" slack="16"/>
<pin id="1303" dir="1" index="1" bw="52" slack="16"/>
</pin_list>
<bind>
<opset="t_V_7 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="sext_i37_cast_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="105" slack="1"/>
<pin id="1308" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="sext_i37_cast "/>
</bind>
</comp>

<comp id="1311" class="1005" name="tmp_49_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="11"/>
<pin id="1313" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="mul_i1_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="105" slack="1"/>
<pin id="1319" dir="1" index="1" bw="105" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="trunc_i1_cast_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="31" slack="1"/>
<pin id="1325" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_i1_cast "/>
</bind>
</comp>

<comp id="1328" class="1005" name="neg_ti_i1_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="31" slack="1"/>
<pin id="1330" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti_i1 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="result_2_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="1"/>
<pin id="1335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_30_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="52" slack="1"/>
<pin id="1340" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="rhs_V3_i58_cast_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="52" slack="1"/>
<pin id="1345" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V3_i58_cast "/>
</bind>
</comp>

<comp id="1348" class="1005" name="real_angle_V_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="1"/>
<pin id="1350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_angle_V "/>
</bind>
</comp>

<comp id="1353" class="1005" name="agg_result_V_i61_cast1_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="31" slack="1"/>
<pin id="1355" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i61_cast1 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="agg_result_V_i61_cast_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="21" slack="1"/>
<pin id="1360" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i61_cast "/>
</bind>
</comp>

<comp id="1364" class="1005" name="tmp_i_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="2"/>
<pin id="1366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1368" class="1005" name="tmp_i_50_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="2"/>
<pin id="1370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_50 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="tmp_68_i_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="2"/>
<pin id="1374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_68_i "/>
</bind>
</comp>

<comp id="1376" class="1005" name="r_V_65_i_cast_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="1"/>
<pin id="1378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_65_i_cast "/>
</bind>
</comp>

<comp id="1381" class="1005" name="sin_value_V_3_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="32" slack="1"/>
<pin id="1383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sin_value_V_3 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="cos_value_V_1_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="1"/>
<pin id="1388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cos_value_V_1 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="amplitude_V_addr_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="10" slack="1"/>
<pin id="1393" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="amplitude_V_addr "/>
</bind>
</comp>

<comp id="1396" class="1005" name="r_V_64_i_cast_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="1"/>
<pin id="1398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_64_i_cast "/>
</bind>
</comp>

<comp id="1401" class="1005" name="r_V_i_cast_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="1"/>
<pin id="1403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_i_cast "/>
</bind>
</comp>

<comp id="1406" class="1005" name="ssdm_int_32_true_V_write_assign_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="2"/>
<pin id="1408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ssdm_int_32_true_V_write_assign "/>
</bind>
</comp>

<comp id="1411" class="1005" name="ssdm_int_32_true_V_write_assign_2_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="32" slack="2"/>
<pin id="1413" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ssdm_int_32_true_V_write_assign_2 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="OP1_V_cast_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="52" slack="1"/>
<pin id="1418" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="1422" class="1005" name="OP2_V_1_cast_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="52" slack="1"/>
<pin id="1424" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1_cast "/>
</bind>
</comp>

<comp id="1427" class="1005" name="OP2_V_2_cast_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="52" slack="1"/>
<pin id="1429" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_2_cast "/>
</bind>
</comp>

<comp id="1435" class="1005" name="m_1_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="11" slack="0"/>
<pin id="1437" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="tmp_16_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="64" slack="5"/>
<pin id="1442" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="real_V_addr_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="10" slack="1"/>
<pin id="1447" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="real_V_addr "/>
</bind>
</comp>

<comp id="1450" class="1005" name="wn_V_1_addr_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="10" slack="1"/>
<pin id="1452" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="wn_V_1_addr "/>
</bind>
</comp>

<comp id="1455" class="1005" name="OP1_V_1_cast_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="52" slack="1"/>
<pin id="1457" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_cast "/>
</bind>
</comp>

<comp id="1460" class="1005" name="OP2_V_cast_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="52" slack="1"/>
<pin id="1462" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="1465" class="1005" name="sext_cast_cast_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="157" slack="1"/>
<pin id="1467" dir="1" index="1" bw="157" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast_cast "/>
</bind>
</comp>

<comp id="1470" class="1005" name="tmp_56_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="1"/>
<pin id="1472" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="mul_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="157" slack="1"/>
<pin id="1478" dir="1" index="1" bw="157" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1481" class="1005" name="neg_mul_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="157" slack="1"/>
<pin id="1483" dir="1" index="1" bw="157" slack="1"/>
</pin_list>
<bind>
<opset="neg_mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="198" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="215" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="28" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="6" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="18" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="361"><net_src comp="14" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="375"><net_src comp="100" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="112" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="8" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="376" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="116" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="116" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="383" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="391" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="412"><net_src comp="397" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="419"><net_src comp="291" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="291" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="26" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="291" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="437"><net_src comp="314" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="30" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="314" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="34" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="36" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="175" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="163" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="466"><net_src comp="453" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="38" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="16" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="471" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="40" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="471" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="44" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="46" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="505"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="48" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="50" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="529"><net_src comp="52" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="517" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="54" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="56" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="536"><net_src comp="523" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="58" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="554"><net_src comp="60" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="543" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="62" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="64" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="561"><net_src comp="548" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="66" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="543" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="64" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="543" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="558" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="12" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="570" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="46" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="558" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="574" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="562" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="586" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="558" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="62" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="602" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="68" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="627"><net_src comp="70" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="617" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="62" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="72" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="635"><net_src comp="621" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="74" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="637"><net_src comp="631" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="642"><net_src comp="621" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="76" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="644"><net_src comp="638" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="649"><net_src comp="298" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="78" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="657"><net_src comp="80" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="298" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="34" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="82" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="666"><net_src comp="44" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="186" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="46" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="674"><net_src comp="84" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="186" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="42" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="681"><net_src comp="86" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="661" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="689"><net_src comp="88" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="90" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="692"><net_src comp="72" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="699"><net_src comp="92" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="186" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="94" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="42" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="710"><net_src comp="96" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="720"><net_src comp="706" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="725"><net_src comp="715" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="733"><net_src comp="722" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="98" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="211" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="749"><net_src comp="744" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="754"><net_src comp="325" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="24" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="325" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="26" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="325" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="772"><net_src comp="44" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="211" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="774"><net_src comp="46" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="778"><net_src comp="767" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="775" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="48" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="84" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="211" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="42" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="797"><net_src comp="50" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="803"><net_src comp="793" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="810"><net_src comp="52" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="798" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="54" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="56" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="817"><net_src comp="804" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="58" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="814" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="835"><net_src comp="60" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="824" pin="3"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="62" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="64" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="842"><net_src comp="829" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="848"><net_src comp="66" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="824" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="64" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="854"><net_src comp="824" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="839" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="12" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="851" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="46" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="839" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="855" pin="2"/><net_sink comp="867" pin=2"/></net>

<net id="880"><net_src comp="843" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="867" pin="3"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="839" pin="1"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="62" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="891"><net_src comp="883" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="888" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="68" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="908"><net_src comp="70" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="898" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="62" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="72" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="912"><net_src comp="902" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="919"><net_src comp="102" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="898" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="921"><net_src comp="62" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="922"><net_src comp="104" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="929"><net_src comp="106" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="898" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="931"><net_src comp="62" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="932"><net_src comp="36" pin="0"/><net_sink comp="923" pin=3"/></net>

<net id="937"><net_src comp="902" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="108" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="902" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="74" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="902" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="110" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="114" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="959"><net_src comp="951" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="965"><net_src comp="118" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="961" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="975"><net_src comp="120" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="971" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="984"><net_src comp="229" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="348" pin="8"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="985" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="981" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="998"><net_src comp="335" pin="8"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="995" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="981" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1011"><net_src comp="70" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="989" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1013"><net_src comp="62" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1014"><net_src comp="72" pin="0"/><net_sink comp="1005" pin=3"/></net>

<net id="1015"><net_src comp="1005" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="1022"><net_src comp="70" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="999" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1024"><net_src comp="62" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1025"><net_src comp="72" pin="0"/><net_sink comp="1016" pin=3"/></net>

<net id="1026"><net_src comp="1016" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="1031"><net_src comp="362" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="24" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="362" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="26" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1042"><net_src comp="362" pin="4"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1048"><net_src comp="240" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="270" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1049" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1045" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1064"><net_src comp="122" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="46" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1070"><net_src comp="1059" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="124" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1082"><net_src comp="126" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="1053" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="72" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1089"><net_src comp="128" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1071" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1102"><net_src comp="130" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="1091" pin="3"/><net_sink comp="1096" pin=1"/></net>

<net id="1104"><net_src comp="132" pin="0"/><net_sink comp="1096" pin=2"/></net>

<net id="1105"><net_src comp="134" pin="0"/><net_sink comp="1096" pin=3"/></net>

<net id="1109"><net_src comp="1096" pin="4"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="136" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1121"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1122"><net_src comp="1106" pin="1"/><net_sink comp="1116" pin=2"/></net>

<net id="1129"><net_src comp="138" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1130"><net_src comp="1116" pin="3"/><net_sink comp="1123" pin=1"/></net>

<net id="1131"><net_src comp="62" pin="0"/><net_sink comp="1123" pin=2"/></net>

<net id="1132"><net_src comp="72" pin="0"/><net_sink comp="1123" pin=3"/></net>

<net id="1133"><net_src comp="1123" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="1140"><net_src comp="421" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1145"><net_src comp="427" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="1148"><net_src comp="1142" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1149"><net_src comp="1142" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1153"><net_src comp="156" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="1158"><net_src comp="168" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1163"><net_src comp="433" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1168"><net_src comp="439" pin="4"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1173"><net_src comp="462" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1178"><net_src comp="477" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1182"><net_src comp="483" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1187"><net_src comp="487" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1193"><net_src comp="495" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1198"><net_src comp="502" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1203"><net_src comp="506" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="1209"><net_src comp="533" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1214"><net_src comp="537" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="1219"><net_src comp="594" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1224"><net_src comp="607" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1229"><net_src comp="611" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1234"><net_src comp="645" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1239"><net_src comp="651" pin="4"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1244"><net_src comp="198" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1249"><net_src comp="205" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1254"><net_src comp="669" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1259"><net_src comp="683" pin="4"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1264"><net_src comp="693" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1269"><net_src comp="729" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1274"><net_src comp="735" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1279"><net_src comp="738" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1287"><net_src comp="756" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1292"><net_src comp="762" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1295"><net_src comp="1289" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1299"><net_src comp="215" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1304"><net_src comp="767" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1309"><net_src comp="775" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1314"><net_src comp="785" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1320"><net_src comp="779" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="798" pin=2"/></net>

<net id="1326"><net_src comp="814" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="1331"><net_src comp="818" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1336"><net_src comp="875" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1341"><net_src comp="888" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1346"><net_src comp="892" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1351"><net_src comp="902" pin="4"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1356"><net_src comp="913" pin="4"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1361"><net_src comp="923" pin="4"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1367"><net_src comp="933" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1371"><net_src comp="939" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1375"><net_src comp="945" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1379"><net_src comp="956" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1384"><net_src comp="383" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1389"><net_src comp="387" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="1394"><net_src comp="222" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1399"><net_src comp="966" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1404"><net_src comp="976" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1409"><net_src comp="383" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="335" pin=6"/></net>

<net id="1414"><net_src comp="387" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="348" pin=6"/></net>

<net id="1419"><net_src comp="981" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1425"><net_src comp="985" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1430"><net_src comp="995" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1438"><net_src comp="1033" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1443"><net_src comp="1039" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1448"><net_src comp="256" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1453"><net_src comp="263" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1458"><net_src comp="1045" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1463"><net_src comp="1049" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1468"><net_src comp="1067" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1473"><net_src comp="1077" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1479"><net_src comp="1071" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1091" pin=2"/></net>

<net id="1484"><net_src comp="1085" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="1091" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		i : 1
		stg_76 : 2
		tmp : 1
		angle_V_addr : 2
		p_Val2_s : 3
		previousPhase_V_addr : 2
		previousPhase_V_load : 3
		next_mul7 : 1
		p_lshr_f_cast : 1
	State 3
		p_Val2_46 : 1
		deltaPhi : 2
		deltaPhiPrime : 3
	State 4
		r_V : 1
		tmp_s : 2
		tmp_39 : 2
		tmp_40 : 2
	State 5
		sext_i_cast : 1
		mul_i : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		sel_i : 1
		tmp_41 : 2
		trunc_i_cast : 3
		neg_ti_i : 4
	State 17
		tmp_45 : 1
		tmp_i6 : 2
		tmp_46 : 1
		tmp_47 : 1
		ret_V_1_i : 3
		tmp_1_i : 2
		p_i : 4
		result : 5
	State 18
		rhs_V3_i_cast : 1
	State 19
	State 20
	State 21
		p_Val2_55 : 1
		r_V_8 : 2
		stg_132 : 3
		r_V_7 : 2
		stg_136 : 3
	State 22
		p_Val2_59 : 1
	State 23
		t_V_1 : 1
		tmp_55 : 1
		p_neg1 : 2
		tmp_31 : 3
		tmp_32 : 1
	State 24
		p_neg_t1 : 1
		tmp_12 : 2
		tmp_24_cast : 3
		trueFreq : 4
	State 25
		r_V_16 : 1
	State 26
	State 27
	State 28
		tmp_15 : 1
		stg_163 : 2
	State 29
		exitcond4 : 1
		j_1 : 1
		stg_169 : 2
		tmp_5 : 1
		phaseCumulative_V_addr : 2
		p_Val2_49 : 3
	State 30
		t_V_7 : 1
		sext_i37_cast : 2
		mul_i1 : 3
		tmp_49 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		sel_i1 : 1
		tmp_50 : 2
		trunc_i1_cast : 3
		neg_ti_i1 : 4
	State 42
		tmp_51 : 1
		tmp_i1_49 : 2
		tmp_52 : 1
		tmp_53 : 1
		ret_V_1_i1 : 3
		tmp_1_i1 : 2
		p_i1 : 4
		result_2 : 5
	State 43
		rhs_V3_i58_cast : 1
	State 44
	State 45
	State 46
		real_angle_V : 1
		agg_result_V_i61_cast1 : 1
		agg_result_V_i61_cast : 1
		tmp_i : 2
		stg_213 : 3
		tmp_i_50 : 2
		stg_215 : 3
		tmp_68_i : 2
		stg_217 : 3
		cordic_ret_i : 2
	State 47
		r_V_65_i_cast : 1
		cordic_ret14_i : 2
	State 48
		sin_value_V_3 : 1
		cos_value_V_5 : 1
		ssdm_int_32_true_V_write_assign_7 : 2
		sin_value_V_5 : 1
		cos_value_V_4 : 1
		ssdm_int_32_true_V_write_assign_6 : 2
		ssdm_int_32_true_V_write_assign_5 : 2
		sin_value_V_4 : 1
		cos_value_V_1 : 1
		ssdm_int_32_true_V_write_assign_4 : 2
		amplitude_V_load : 1
	State 49
		r_V_64_i_cast : 1
		cordic_ret17_i : 2
	State 50
		r_V_i_cast : 1
		cordic_ret20_i : 2
	State 51
		ssdm_int_32_true_V_write_assign : 1
		ssdm_int_32_true_V_write_assign_2 : 1
	State 52
		OP1_V_cast : 1
		OP2_V_1_cast : 1
		r_V_34 : 2
		OP2_V_2_cast : 1
		r_V_35 : 2
	State 53
	State 54
	State 55
	State 56
	State 57
		tmp_8 : 1
		stg_269 : 2
		tmp_10 : 1
		stg_273 : 2
	State 58
	State 59
		exitcond3 : 1
		m_1 : 1
		stg_281 : 2
		tmp_16 : 1
		real_V_addr : 2
		real_V_load : 3
		wn_V_1_addr : 2
		wn_V_1_load : 3
	State 60
		OP1_V_1_cast : 1
		OP2_V_cast : 1
		r_V_36 : 2
	State 61
	State 62
		tmp_33 : 1
		sext_cast_cast : 2
		mul : 3
		tmp_56 : 1
	State 63
		neg_mul : 1
	State 64
		tmp_57 : 1
		trunc_cast : 2
		neg_ti : 3
		tmp_18 : 4
		tmp_20 : 5
		stg_308 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   |        grp_IFFT_fu_370        |    2    |    28   |  47.329 |   3638  |   3575  |
|          |       grp_cordic_fu_376       |    0    |    0    |  6.0275 |   309   |   660   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           grp_fu_391          |    0    |    0    |    0    |    0    |    32   |
|          |           grp_fu_397          |    0    |    0    |    0    |    0    |    32   |
|          |        deltaPhi_fu_453        |    0    |    0    |    0    |    0    |    32   |
|          |      deltaPhiPrime_fu_462     |    0    |    0    |    0    |    0    |    32   |
|          |        neg_mul_i_fu_512       |    0    |    0    |    0    |    0    |   105   |
|          |        neg_ti_i_fu_537        |    0    |    0    |    0    |    0    |    30   |
|    sub   |         r_V_32_fu_617         |    0    |    0    |    0    |    0    |    52   |
|          |         p_neg1_fu_677         |    0    |    0    |    0    |    0    |    52   |
|          |        p_neg_t1_fu_706        |    0    |    0    |    0    |    0    |    24   |
|          |       neg_mul_i1_fu_793       |    0    |    0    |    0    |    0    |   105   |
|          |        neg_ti_i1_fu_818       |    0    |    0    |    0    |    0    |    30   |
|          |         r_V_33_fu_898         |    0    |    0    |    0    |    0    |    52   |
|          |        neg_mul_fu_1085        |    0    |    0    |    0    |    0    |   157   |
|          |         neg_ti_fu_1110        |    0    |    0    |    0    |    0    |    52   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          sel_i_fu_517         |    0    |    0    |    0    |    0    |   105   |
|          |         tmp_i5_fu_543         |    0    |    0    |    0    |    0    |    31   |
|          |           p_i_fu_586          |    0    |    0    |    0    |    0    |    13   |
|          |         result_fu_594         |    0    |    0    |    0    |    0    |    13   |
|          |         tmp_12_fu_715         |    0    |    0    |    0    |    0    |    25   |
|  select  |         sel_i1_fu_798         |    0    |    0    |    0    |    0    |   105   |
|          |         tmp_i1_fu_824         |    0    |    0    |    0    |    0    |    31   |
|          |          p_i1_fu_867          |    0    |    0    |    0    |    0    |    13   |
|          |        result_2_fu_875        |    0    |    0    |    0    |    0    |    13   |
|          |          sel_fu_1091          |    0    |    0    |    0    |    0    |   157   |
|          |         tmp_18_fu_1116        |    0    |    0    |    0    |    0    |    54   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           grp_fu_506          |    0    |    9    |    0    |    90   |    48   |
|          |           grp_fu_611          |    0    |    2    |    0    |    0    |    0    |
|          |           grp_fu_738          |    0    |    2    |    0    |    0    |    0    |
|          |           grp_fu_779          |    0    |    9    |    0    |    90   |    48   |
|    mul   |           grp_fu_892          |    0    |    2    |    0    |    0    |    0    |
|          |           grp_fu_989          |    0    |    4    |    0    |    45   |    21   |
|          |           grp_fu_999          |    0    |    4    |    0    |    45   |    21   |
|          |          grp_fu_1053          |    0    |    2    |    0    |    0    |    0    |
|          |          grp_fu_1071          |    0    |    21   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |            i_fu_421           |    0    |    0    |    0    |    0    |    11   |
|          |        next_mul7_fu_433       |    0    |    0    |    0    |    0    |    41   |
|          |           r_V_fu_471          |    0    |    0    |    0    |    0    |    32   |
|          |        ret_V_1_i_fu_574       |    0    |    0    |    0    |    0    |    11   |
|          |          r_V_8_fu_631         |    0    |    0    |    0    |    0    |    32   |
|          |          r_V_7_fu_638         |    0    |    0    |    0    |    0    |    32   |
|          |        next_mul_fu_645        |    0    |    0    |    0    |    0    |    33   |
|    add   |        trueFreq_fu_729        |    0    |    0    |    0    |    0    |    25   |
|          |         tmp_15_fu_744         |    0    |    0    |    0    |    0    |    32   |
|          |           j_1_fu_756          |    0    |    0    |    0    |    0    |    11   |
|          |       ret_V_1_i1_fu_855       |    0    |    0    |    0    |    0    |    11   |
|          |        r_V_65_i_fu_951        |    0    |    0    |    0    |    0    |    31   |
|          |        r_V_64_i_fu_961        |    0    |    0    |    0    |    0    |    21   |
|          |          r_V_i_fu_971         |    0    |    0    |    0    |    0    |    21   |
|          |          m_1_fu_1033          |    0    |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        exitcond5_fu_415       |    0    |    0    |    0    |    0    |    13   |
|          |          tmp_s_fu_477         |    0    |    0    |    0    |    0    |    41   |
|          |         tmp_1_i_fu_580        |    0    |    0    |    0    |    0    |    25   |
|          |        exitcond4_fu_750       |    0    |    0    |    0    |    0    |    13   |
|   icmp   |        tmp_1_i1_fu_861        |    0    |    0    |    0    |    0    |    25   |
|          |          tmp_i_fu_933         |    0    |    0    |    0    |    0    |    40   |
|          |        tmp_i_50_fu_939        |    0    |    0    |    0    |    0    |    40   |
|          |        tmp_68_i_fu_945        |    0    |    0    |    0    |    0    |    40   |
|          |       exitcond3_fu_1027       |    0    |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|extractvalue|           grp_fu_383          |    0    |    0    |    0    |    0    |    0    |
|          |           grp_fu_387          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_427          |    0    |    0    |    0    |    0    |    0    |
|          |        p_Val2_46_fu_449       |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_13_fu_459         |    0    |    0    |    0    |    0    |    0    |
|          |      p_lshr1_cast_fu_703      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_21_cast_fu_712      |    0    |    0    |    0    |    0    |    0    |
|   zext   |       tmp_25_cast_fu_726      |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_762         |    0    |    0    |    0    |    0    |    0    |
|          |      r_V_65_i_cast_fu_956     |    0    |    0    |    0    |    0    |    0    |
|          |      r_V_64_i_cast_fu_966     |    0    |    0    |    0    |    0    |    0    |
|          |       r_V_i_cast_fu_976       |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_16_fu_1039        |    0    |    0    |    0    |    0    |    0    |
|          |       OP2_V_cast_fu_1049      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |      p_lshr_f_cast_fu_439     |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_41_fu_523         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_45_fu_548         |    0    |    0    |    0    |    0    |    0    |
|          |        p_Val2_55_fu_621       |    0    |    0    |    0    |    0    |    0    |
|          |     p_lshr_f1_cast_fu_651     |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_31_fu_683         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_32_fu_693         |    0    |    0    |    0    |    0    |    0    |
|partselect|         tmp_50_fu_804         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_51_fu_829         |    0    |    0    |    0    |    0    |    0    |
|          |      real_angle_V_fu_902      |    0    |    0    |    0    |    0    |    0    |
|          | agg_result_V_i61_cast1_fu_913 |    0    |    0    |    0    |    0    |    0    |
|          |  agg_result_V_i61_cast_fu_923 |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_8_fu_1005         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_10_fu_1016        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_57_fu_1096        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_20_fu_1123        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          lhs_V_fu_468         |    0    |    0    |    0    |    0    |    0    |
|          |       sext_i_cast_fu_502      |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_i_cast_fu_533      |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_i6_fu_558         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_29_fu_607         |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_24_cast_fu_722      |    0    |    0    |    0    |    0    |    0    |
|          |      trueFreq_cast_fu_735     |    0    |    0    |    0    |    0    |    0    |
|          |      sext_i37_cast_fu_775     |    0    |    0    |    0    |    0    |    0    |
|   sext   |      trunc_i1_cast_fu_814     |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_i1_49_fu_839       |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_30_fu_888         |    0    |    0    |    0    |    0    |    0    |
|          |       OP1_V_cast_fu_981       |    0    |    0    |    0    |    0    |    0    |
|          |      OP2_V_1_cast_fu_985      |    0    |    0    |    0    |    0    |    0    |
|          |      OP2_V_2_cast_fu_995      |    0    |    0    |    0    |    0    |    0    |
|          |      OP1_V_1_cast_fu_1045     |    0    |    0    |    0    |    0    |    0    |
|          |     sext_cast_cast_fu_1067    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_cast_fu_1106      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_39_fu_483         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_47_fu_570         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_53_fu_851         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_40_fu_487         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_46_fu_562         |    0    |    0    |    0    |    0    |    0    |
| bitselect|         tmp_55_fu_669         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_49_fu_785         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_52_fu_843         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_56_fu_1077        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           t_V_fu_495          |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          t_V_1_fu_661         |    0    |    0    |    0    |    0    |    0    |
|          |          t_V_7_fu_767         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_33_fu_1059        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|    shl   |         tmp_48_fu_602         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_54_fu_883         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    2    |    83   | 53.3565 |   4217  |   6325  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|deltaPhiPrimeMod_V|    2   |    0   |    0   |
|      imag_V      |    2   |    0   |    0   |
| phaseCumulative_V|    2   |    0   |    0   |
|      real_V      |    2   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    8   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|           OP1_V_1_cast_reg_1455          |   52   |
|            OP1_V_cast_reg_1416           |   52   |
|           OP2_V_1_cast_reg_1422          |   52   |
|           OP2_V_2_cast_reg_1427          |   52   |
|            OP2_V_cast_reg_1460           |   52   |
|      agg_result_V_i61_cast1_reg_1353     |   31   |
|      agg_result_V_i61_cast_reg_1358      |   21   |
|         amplitude_V_addr_reg_1391        |   10   |
|           angle_V_addr_reg_1150          |   10   |
|          cos_value_V_1_reg_1386          |   32   |
|            cos_value_V_reg_345           |   32   |
|    deltaPhiPrimeMod_V_addr_2_reg_1241    |   10   |
|          deltaPhiPrime_reg_1170          |   32   |
|                i_5_reg_287               |   11   |
|                i_reg_1137                |   11   |
|               j_1_reg_1284               |   11   |
|                 j_reg_321                |   11   |
|               m_1_reg_1435               |   11   |
|                 m_reg_358                |   11   |
|              mul_i1_reg_1317             |   105  |
|              mul_i_reg_1200              |   105  |
|               mul_reg_1476               |   157  |
|             neg_mul_reg_1481             |   157  |
|            neg_ti_i1_reg_1328            |   31   |
|             neg_ti_i_reg_1211            |   31   |
|            next_mul7_reg_1160            |   41   |
|             next_mul_reg_1231            |   33   |
|          p_lshr_f1_cast_reg_1236         |   23   |
|          p_lshr_f_cast_reg_1165          |   31   |
|     phaseCumulative_V_addr_1_reg_1246    |   10   |
|      phaseCumulative_V_addr_reg_1296     |   10   |
|             phi_mul6_reg_310             |   41   |
|              phi_mul_reg_298             |   33   |
|       previousPhase_V_addr_reg_1155      |   10   |
|              r_V_16_reg_1276             |   32   |
|          r_V_64_i_cast_reg_1396          |   32   |
|          r_V_65_i_cast_reg_1376          |   32   |
|            r_V_i_cast_reg_1401           |   32   |
|           real_V_addr_reg_1445           |   10   |
|           real_angle_V_reg_1348          |   32   |
|                  reg_403                 |   32   |
|                  reg_409                 |   32   |
|             result_2_reg_1333            |   32   |
|              result_reg_1216             |   32   |
|         rhs_V3_i58_cast_reg_1343         |   52   |
|          rhs_V3_i_cast_reg_1226          |   52   |
|          sext_cast_cast_reg_1465         |   157  |
|          sext_i37_cast_reg_1306          |   105  |
|           sext_i_cast_reg_1195           |   105  |
|          sin_value_V_3_reg_1381          |   32   |
|            sin_value_V_reg_332           |   32   |
|ssdm_int_32_true_V_write_assign_2_reg_1411|   32   |
| ssdm_int_32_true_V_write_assign_reg_1406 |   32   |
|              t_V_7_reg_1301              |   52   |
|               t_V_reg_1190               |   52   |
|              tmp_16_reg_1440             |   64   |
|              tmp_29_reg_1221             |   52   |
|              tmp_30_reg_1338             |   52   |
|              tmp_31_reg_1256             |   24   |
|              tmp_32_reg_1261             |   24   |
|              tmp_39_reg_1179             |   32   |
|              tmp_40_reg_1184             |    1   |
|              tmp_49_reg_1311             |    1   |
|              tmp_55_reg_1251             |    1   |
|              tmp_56_reg_1470             |    1   |
|              tmp_5_reg_1289              |   64   |
|             tmp_68_i_reg_1372            |    1   |
|             tmp_i_50_reg_1368            |    1   |
|              tmp_i_reg_1364              |    1   |
|               tmp_reg_1142               |   64   |
|              tmp_s_reg_1175              |    1   |
|          trueFreq_cast_reg_1271          |   32   |
|             trueFreq_reg_1266            |   26   |
|          trunc_i1_cast_reg_1323          |   31   |
|           trunc_i_cast_reg_1206          |   31   |
|           wn_V_1_addr_reg_1450           |   10   |
+------------------------------------------+--------+
|                   Total                  |  2837  |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_163 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_175 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_186 |  p0  |   4  |  10  |   40   ||    10   |
| grp_access_fu_186 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_211 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_229 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_240 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_270 |  p0  |   2  |  10  |   20   ||    10   |
|  phi_mul_reg_298  |  p0  |   2  |  33  |   66   ||    33   |
| grp_cordic_fu_376 |  p1  |   8  |  32  |   256  ||    64   |
|     grp_fu_506    |  p0  |   2  |  52  |   104  ||    52   |
|     grp_fu_611    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_738    |  p0  |   2  |  26  |   52   ||    26   |
|     grp_fu_779    |  p0  |   2  |  52  |   104  ||    52   |
|     grp_fu_892    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_989    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_989    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_999    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_999    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_1053    |  p0  |   2  |  20  |   40   ||    20   |
|    grp_fu_1053    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_1071    |  p0  |   2  |  72  |   144  ||    72   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1458  || 34.0087 ||   645   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   83   |   53   |  4217  |  6325  |
|   Memory  |    8   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   34   |    -   |   645  |
|  Register |    -   |    -   |    -   |  2837  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   10   |   83   |   87   |  7054  |  6970  |
+-----------+--------+--------+--------+--------+--------+
