Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 79416 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rom.ngc ...
WARNING:NetListWriters:298 - No output is written to rom.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rom.edif ...
ngc2edif: Total memory usage is 79864 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 78392 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design graphic_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to graphic_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file graphic_ram.edif ...
ngc2edif: Total memory usage is 78392 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   Inst_pixel_gen/Maddsub_cursor_x_share0000_cy<4 : 1> on block top_level is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Inst_pixel_gen/Maddsub_cursor_x_share0000_lut<5 : 2> on block top_level is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Inst_pixel_gen/Maddsub_cursor_y_share0000_cy<3 : 1> on block top_level is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Inst_pixel_gen/Maddsub_cursor_y_share0000_lut<4 : 2> on block top_level is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 78328 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design graphic_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to graphic_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file graphic_ram.edif ...
ngc2edif: Total memory usage is 78584 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_y_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 78392 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design graphic_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to graphic_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file graphic_ram.edif ...
ngc2edif: Total memory usage is 78392 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_y_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 78392 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design graphic_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to graphic_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file graphic_ram.edif ...
ngc2edif: Total memory usage is 79096 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_y_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 79160 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design graphic_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to graphic_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file graphic_ram.edif ...
ngc2edif: Total memory usage is 78264 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_x_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_y_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 79416 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design graphic_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to graphic_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file graphic_ram.edif ...
ngc2edif: Total memory usage is 78712 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_x_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_y_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 79352 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design graphic_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to graphic_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file graphic_ram.edif ...
ngc2edif: Total memory usage is 79032 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_x_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_y_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 79416 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design graphic_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to graphic_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file graphic_ram.edif ...
ngc2edif: Total memory usage is 78968 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_level.ngc ...
WARNING:NetListWriters:298 - No output is written to top_level.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_x_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Inst_pixel_gen/Mcount_cursor_y_cy<3 : 1>
   on block top_level is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top_level.edif ...
ngc2edif: Total memory usage is 79416 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design graphic_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to graphic_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file graphic_ram.edif ...
ngc2edif: Total memory usage is 78392 kilobytes

