TimeQuest Timing Analyzer report for ALUUAPR
Mon Mar 12 16:15:29 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'
 13. Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 14. Slow 1200mV 85C Model Setup: 'Ob:inst1|block_name:inst14|y[26]'
 15. Slow 1200mV 85C Model Setup: 'Ob:inst1|block_name:inst14|y[25]'
 16. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'
 18. Slow 1200mV 85C Model Hold: 'Ob:inst1|block_name:inst14|y[26]'
 19. Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 20. Slow 1200mV 85C Model Hold: 'Ob:inst1|block_name:inst14|y[25]'
 21. Slow 1200mV 85C Model Recovery: 'Ob:inst1|block_name:inst14|y[25]'
 22. Slow 1200mV 85C Model Recovery: 'Ob:inst1|block_name:inst14|y[26]'
 23. Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'
 24. Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'
 27. Slow 1200mV 85C Model Removal: 'Ob:inst1|block_name:inst14|y[26]'
 28. Slow 1200mV 85C Model Removal: 'Ob:inst1|block_name:inst14|y[25]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[26]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[25]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Slow 1200mV 85C Model Metastability Report
 42. Slow 1200mV 0C Model Fmax Summary
 43. Slow 1200mV 0C Model Setup Summary
 44. Slow 1200mV 0C Model Hold Summary
 45. Slow 1200mV 0C Model Recovery Summary
 46. Slow 1200mV 0C Model Removal Summary
 47. Slow 1200mV 0C Model Minimum Pulse Width Summary
 48. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 50. Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 51. Slow 1200mV 0C Model Setup: 'Ob:inst1|block_name:inst14|y[26]'
 52. Slow 1200mV 0C Model Setup: 'Ob:inst1|block_name:inst14|y[25]'
 53. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 55. Slow 1200mV 0C Model Hold: 'Ob:inst1|block_name:inst14|y[26]'
 56. Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 57. Slow 1200mV 0C Model Hold: 'Ob:inst1|block_name:inst14|y[25]'
 58. Slow 1200mV 0C Model Recovery: 'Ob:inst1|block_name:inst14|y[25]'
 59. Slow 1200mV 0C Model Recovery: 'Ob:inst1|block_name:inst14|y[26]'
 60. Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
 61. Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
 64. Slow 1200mV 0C Model Removal: 'Ob:inst1|block_name:inst14|y[26]'
 65. Slow 1200mV 0C Model Removal: 'Ob:inst1|block_name:inst14|y[25]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[26]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[25]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Propagation Delay
 77. Minimum Propagation Delay
 78. Slow 1200mV 0C Model Metastability Report
 79. Fast 1200mV 0C Model Setup Summary
 80. Fast 1200mV 0C Model Hold Summary
 81. Fast 1200mV 0C Model Recovery Summary
 82. Fast 1200mV 0C Model Removal Summary
 83. Fast 1200mV 0C Model Minimum Pulse Width Summary
 84. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 86. Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 87. Fast 1200mV 0C Model Setup: 'Ob:inst1|block_name:inst14|y[26]'
 88. Fast 1200mV 0C Model Setup: 'Ob:inst1|block_name:inst14|y[25]'
 89. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 91. Fast 1200mV 0C Model Hold: 'Ob:inst1|block_name:inst14|y[26]'
 92. Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 93. Fast 1200mV 0C Model Hold: 'Ob:inst1|block_name:inst14|y[25]'
 94. Fast 1200mV 0C Model Recovery: 'Ob:inst1|block_name:inst14|y[25]'
 95. Fast 1200mV 0C Model Recovery: 'Ob:inst1|block_name:inst14|y[26]'
 96. Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
 97. Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 99. Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
100. Fast 1200mV 0C Model Removal: 'Ob:inst1|block_name:inst14|y[26]'
101. Fast 1200mV 0C Model Removal: 'Ob:inst1|block_name:inst14|y[25]'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[26]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[25]'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Propagation Delay
113. Minimum Propagation Delay
114. Fast 1200mV 0C Model Metastability Report
115. Multicorner Timing Analysis Summary
116. Setup Times
117. Hold Times
118. Clock to Output Times
119. Minimum Clock to Output Times
120. Progagation Delay
121. Minimum Progagation Delay
122. Board Trace Model Assignments
123. Input Transition Times
124. Slow Corner Signal Integrity Metrics
125. Fast Corner Signal Integrity Metrics
126. Setup Transfers
127. Hold Transfers
128. Recovery Transfers
129. Removal Transfers
130. Report TCCS
131. Report RSKM
132. Unconstrained Paths
133. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; ALUUAPR                                                        ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C7                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[0] } ;
; Ob:inst1|block_name:inst14|y[25]                  ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { Ob:inst1|block_name:inst14|y[25] }                  ;
; Ob:inst1|block_name:inst14|y[26]                  ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { Ob:inst1|block_name:inst14|y[26] }                  ;
; USBBridge:inst|USBRDn                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|USBRDn }                             ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|Z_ALTERA_SYNTHESIZED }               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 17.14 MHz  ; 17.14 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 174.34 MHz ; 174.34 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -13.212 ; -649.981      ;
; USBBridge:inst|USBRDn                             ; -4.736  ; -427.811      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -3.847  ; -71.922       ;
; Ob:inst1|block_name:inst14|y[26]                  ; -2.778  ; -4.526        ;
; Ob:inst1|block_name:inst14|y[25]                  ; -2.458  ; -2.458        ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.789 ; -20.218       ;
; USBBridge:inst|USBRDn                             ; -0.121 ; -1.440        ;
; Ob:inst1|block_name:inst14|y[26]                  ; 1.251  ; 0.000         ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.443  ; 0.000         ;
; Ob:inst1|block_name:inst14|y[25]                  ; 2.254  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Ob:inst1|block_name:inst14|y[25]                  ; -3.383 ; -3.383        ;
; Ob:inst1|block_name:inst14|y[26]                  ; -2.228 ; -4.187        ;
; USBBridge:inst|USBRDn                             ; -1.689 ; -3.231        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -1.415 ; -5.262        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.926 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.348 ; 0.000         ;
; Ob:inst1|block_name:inst14|y[26]                  ; 1.836 ; 0.000         ;
; Ob:inst1|block_name:inst14|y[25]                  ; 3.286 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.285  ; -149.060      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.285  ; -41.120       ;
; Ob:inst1|block_name:inst14|y[26]                  ; -1.285  ; -2.570        ;
; Ob:inst1|block_name:inst14|y[25]                  ; -1.285  ; -1.285        ;
; clk_25mhz                                         ; 19.889  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.725 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+---------+------------------------------------------------------------+------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                          ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; -13.212 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[1]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 14.140     ;
; -12.721 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[4]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 13.649     ;
; -12.596 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[31]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.039     ; 13.495     ;
; -12.594 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[30]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.033     ; 13.499     ;
; -12.542 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[19]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.036     ; 13.444     ;
; -12.484 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[8]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 13.388     ;
; -12.482 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[23]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 13.375     ;
; -12.473 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[12]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.044     ; 13.367     ;
; -12.472 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[14]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.029     ; 13.381     ;
; -12.452 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[22]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.044     ; 13.346     ;
; -12.451 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[2]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.024     ; 13.365     ;
; -12.438 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[20]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.031     ; 13.345     ;
; -12.435 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[11]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.028     ; 13.345     ;
; -12.421 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[15]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.050     ; 13.309     ;
; -12.414 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[25]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.025     ; 13.327     ;
; -12.413 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[17]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 13.317     ;
; -12.409 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[18]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.030     ; 13.317     ;
; -12.409 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[21]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.029     ; 13.318     ;
; -12.397 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[26]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.047     ; 13.288     ;
; -12.395 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[16]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 13.301     ;
; -12.394 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[10]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.035     ; 13.297     ;
; -12.389 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[27]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.036     ; 13.291     ;
; -12.388 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[9]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.048     ; 13.278     ;
; -12.380 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[29]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 13.286     ;
; -12.373 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[28]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 13.265     ;
; -12.372 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[24]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.028     ; 13.282     ;
; -12.364 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[7]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.039     ; 13.263     ;
; -12.351 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[13]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.037     ; 13.252     ;
; -12.304 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[3]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 13.232     ;
; -12.297 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[0]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 13.225     ;
; -12.294 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[6]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 13.222     ;
; -11.853 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[5]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 12.781     ;
; -11.490 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[0]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 12.418     ;
; -11.230 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[10]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 12.158     ;
; -11.034 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[20]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.024     ; 11.948     ;
; -10.165 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[7]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.028     ; 11.075     ;
; -9.657  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[6]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.023     ; 10.572     ;
; -9.654  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[19]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.023     ; 10.569     ;
; -9.605  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[11]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.024     ; 10.519     ;
; -9.238  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[5]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.024     ; 10.152     ;
; -9.025  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[18]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.024     ; 9.939      ;
; -8.742  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[12]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.013     ; 9.667      ;
; -8.683  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[14]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 9.589      ;
; -8.468  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[8]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 9.396      ;
; -8.204  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[2]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.018     ; 9.124      ;
; -8.183  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[13]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 9.111      ;
; -8.126  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[9]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.011     ; 9.053      ;
; -7.945  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[21]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.011     ; 8.872      ;
; -7.919  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[17]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.024     ; 8.833      ;
; -7.539  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[27]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.023     ; 8.454      ;
; -7.207  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[25]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 8.135      ;
; -7.068  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[4]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.037     ; 7.969      ;
; -6.944  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[15]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.023     ; 7.859      ;
; -6.863  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[16]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.028     ; 7.773      ;
; -6.695  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[24]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 7.623      ;
; -6.030  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[26]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.010     ; 6.958      ;
; -5.849  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[22]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.029     ; 6.758      ;
; -5.627  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[23]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.013     ; 6.552      ;
; -1.125  ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                              ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 2.077      ;
; -0.988  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.005     ; 1.921      ;
; -0.986  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.005     ; 1.919      ;
; -0.724  ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                              ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.673      ;
; -0.718  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.667      ;
; -0.700  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.649      ;
; -0.700  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.649      ;
; -0.695  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 1.647      ;
; -0.673  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.622      ;
; -0.668  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.617      ;
; -0.653  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 1.605      ;
; -0.627  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 1.579      ;
; -0.625  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 1.577      ;
; -0.625  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 1.577      ;
; -0.619  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 1.571      ;
; -0.617  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.566      ;
; -0.614  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 1.566      ;
; -0.613  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 1.565      ;
; -0.613  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.562      ;
; -0.608  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.024      ; 1.570      ;
; -0.602  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.551      ;
; -0.602  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.551      ;
; -0.599  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 1.551      ;
; -0.599  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.024      ; 1.561      ;
; -0.597  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.025      ; 1.560      ;
; -0.596  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.025      ; 1.559      ;
; -0.596  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.545      ;
; -0.591  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.024      ; 1.553      ;
; -0.590  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.539      ;
; -0.589  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.024      ; 1.551      ;
; -0.588  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.024      ; 1.550      ;
; -0.588  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.018      ; 1.544      ;
; -0.581  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.024      ; 1.543      ;
; -0.574  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.025      ; 1.537      ;
; -0.573  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.025      ; 1.536      ;
; -0.572  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.025      ; 1.535      ;
; -0.571  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.025      ; 1.534      ;
; -0.566  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 1.518      ;
; -0.562  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.011      ; 1.511      ;
; -0.549  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 1.501      ;
; -0.543  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.018      ; 1.499      ;
; -0.541  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.018      ; 1.497      ;
+---------+------------------------------------------------------------+------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.736 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.329     ; 3.405      ;
; -4.634 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.558      ;
; -4.610 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.534      ;
; -4.593 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.514      ;
; -4.593 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.514      ;
; -4.593 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.514      ;
; -4.593 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.514      ;
; -4.593 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.514      ;
; -4.593 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.514      ;
; -4.593 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.514      ;
; -4.593 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.514      ;
; -4.582 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.483      ;
; -4.582 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.483      ;
; -4.582 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.483      ;
; -4.582 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.483      ;
; -4.582 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.483      ;
; -4.582 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.483      ;
; -4.582 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.483      ;
; -4.582 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.483      ;
; -4.569 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.490      ;
; -4.569 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.490      ;
; -4.569 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.490      ;
; -4.569 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.490      ;
; -4.569 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.490      ;
; -4.569 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.490      ;
; -4.569 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.490      ;
; -4.569 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 5.490      ;
; -4.558 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.459      ;
; -4.558 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.459      ;
; -4.558 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.459      ;
; -4.558 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.459      ;
; -4.558 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.459      ;
; -4.558 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.459      ;
; -4.558 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.459      ;
; -4.558 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 5.459      ;
; -4.530 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.123     ; 3.405      ;
; -4.513 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.329     ; 3.182      ;
; -4.402 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.326      ;
; -4.378 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.329     ; 3.047      ;
; -4.334 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.257      ;
; -4.334 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.257      ;
; -4.334 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.257      ;
; -4.334 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.257      ;
; -4.334 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.257      ;
; -4.334 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.257      ;
; -4.334 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.257      ;
; -4.310 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.233      ;
; -4.310 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.233      ;
; -4.310 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.233      ;
; -4.310 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.233      ;
; -4.310 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.233      ;
; -4.310 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.233      ;
; -4.310 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.233      ;
; -4.292 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.123     ; 3.167      ;
; -4.272 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.329     ; 2.941      ;
; -4.242 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 5.147      ;
; -4.242 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 5.147      ;
; -4.172 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.123     ; 3.047      ;
; -4.125 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.329     ; 2.794      ;
; -4.120 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.045      ;
; -4.120 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.045      ;
; -4.120 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.045      ;
; -4.120 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.045      ;
; -4.120 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.045      ;
; -4.120 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.045      ;
; -4.120 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.073     ; 5.045      ;
; -4.086 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 4.987      ;
; -4.086 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 4.987      ;
; -4.086 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 4.987      ;
; -4.086 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 4.987      ;
; -4.078 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 4.979      ;
; -4.078 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 4.979      ;
; -4.078 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 4.979      ;
; -4.078 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 4.979      ;
; -4.066 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.123     ; 2.941      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.970      ;
; -4.041 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.970      ;
; -4.017 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.946      ;
; -4.017 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.946      ;
; -4.017 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.946      ;
; -4.017 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.946      ;
; -4.017 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.946      ;
; -4.017 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.946      ;
; -4.017 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.946      ;
; -4.017 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.946      ;
; -4.007 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.329     ; 2.676      ;
; -3.991 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 4.896      ;
; -3.991 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 4.896      ;
; -3.990 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.919      ;
; -3.990 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.919      ;
; -3.990 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.919      ;
; -3.990 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.919      ;
; -3.990 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.919      ;
; -3.990 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.919      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -3.847 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.981     ; 3.284      ;
; -3.726 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.981     ; 3.163      ;
; -3.697 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 3.119      ;
; -3.646 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.981     ; 3.083      ;
; -3.595 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 3.016      ;
; -3.588 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 3.010      ;
; -3.573 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.981     ; 3.010      ;
; -3.561 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.981     ; 2.998      ;
; -3.494 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.981     ; 2.931      ;
; -3.478 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 2.899      ;
; -3.469 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 2.890      ;
; -3.414 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 2.835      ;
; -3.409 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 2.830      ;
; -3.384 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.981     ; 2.821      ;
; -3.374 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 2.796      ;
; -3.298 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 2.720      ;
; -3.279 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.981     ; 2.716      ;
; -3.271 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 2.693      ;
; -3.076 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.985     ; 2.509      ;
; -3.030 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.998     ; 2.450      ;
; -2.992 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 2.414      ;
; -2.982 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 2.404      ;
; -2.879 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 2.301      ;
; -2.834 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 2.256      ;
; -2.717 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 2.139      ;
; -2.702 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.981     ; 2.139      ;
; -2.660 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 2.081      ;
; -2.593 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.982     ; 2.029      ;
; -2.547 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.001     ; 1.964      ;
; -2.526 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 1.948      ;
; -2.519 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.998     ; 1.939      ;
; -2.455 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 1.876      ;
; -2.403 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.000     ; 1.821      ;
; -2.308 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 1.729      ;
; -2.277 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 1.698      ;
; -2.269 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 1.690      ;
; -2.248 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.998     ; 1.668      ;
; -2.217 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.982     ; 1.653      ;
; -2.216 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.998     ; 1.636      ;
; -2.214 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 1.635      ;
; -2.212 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.982     ; 1.648      ;
; -2.190 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 1.611      ;
; -2.169 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.997     ; 1.590      ;
; -2.061 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.980     ; 1.499      ;
; -1.988 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.979     ; 1.427      ;
; -1.923 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.981     ; 1.360      ;
; -1.904 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.996     ; 1.326      ;
; -1.849 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.980     ; 1.287      ;
; -1.847 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.980     ; 1.285      ;
; -1.832 ; Ob:inst1|block_name:inst14|y[0]                                                                  ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.928     ; 1.322      ;
; -1.821 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.982     ; 1.257      ;
; -1.771 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.982     ; 1.207      ;
; -1.745 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.980     ; 1.183      ;
; -1.729 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.979     ; 1.168      ;
; -1.705 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.983     ; 1.140      ;
; -1.683 ; Ob:inst1|block_name:inst14|y[24]                                                                 ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.928     ; 1.173      ;
; -1.561 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.980     ; 0.999      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                                                 ;
+--------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.778 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.055     ; 2.641      ;
; -2.661 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.070     ; 2.509      ;
; -2.657 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.055     ; 2.520      ;
; -2.614 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.055     ; 2.477      ;
; -2.560 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.070     ; 2.408      ;
; -2.526 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.071     ; 2.373      ;
; -2.495 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.055     ; 2.358      ;
; -2.482 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.055     ; 2.345      ;
; -2.425 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.055     ; 2.288      ;
; -2.409 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.071     ; 2.256      ;
; -2.400 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.071     ; 2.247      ;
; -2.345 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.071     ; 2.192      ;
; -2.330 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.071     ; 2.177      ;
; -2.328 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.070     ; 2.176      ;
; -2.305 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.055     ; 2.168      ;
; -2.252 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.070     ; 2.100      ;
; -2.235 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.070     ; 2.083      ;
; -2.200 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.055     ; 2.063      ;
; -1.923 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.070     ; 1.771      ;
; -1.913 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.070     ; 1.761      ;
; -1.810 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.070     ; 1.658      ;
; -1.806 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.070     ; 1.654      ;
; -1.748 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.073     ; 1.593      ;
; -1.648 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.070     ; 1.496      ;
; -1.402 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.071     ; 1.249      ;
+--------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.458 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 1.000        ; -2.414     ; 0.972      ;
; -2.308 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 1.000        ; -2.414     ; 0.822      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.789 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[28]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.648      ; 3.377      ;
; -0.786 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[24]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.667      ; 3.399      ;
; -0.781 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[29]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.663      ; 3.400      ;
; -0.781 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[9]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.646      ; 3.383      ;
; -0.770 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[25]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.670      ; 3.418      ;
; -0.755 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[21]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.666      ; 3.429      ;
; -0.753 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[26]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.647      ; 3.412      ;
; -0.753 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[7]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.656      ; 3.421      ;
; -0.752 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[27]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.659      ; 3.425      ;
; -0.745 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[18]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.665      ; 3.438      ;
; -0.731 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[13]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.658      ; 3.445      ;
; -0.729 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[16]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.663      ; 3.452      ;
; -0.728 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[17]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.661      ; 3.451      ;
; -0.714 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[15]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.645      ; 3.449      ;
; -0.700 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[11]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.667      ; 3.485      ;
; -0.699 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[8]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.660      ; 3.479      ;
; -0.698 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[22]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.651      ; 3.471      ;
; -0.697 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[20]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.663      ; 3.484      ;
; -0.693 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[10]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.660      ; 3.485      ;
; -0.667 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[23]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.650      ; 3.501      ;
; -0.657 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[0]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.685      ; 3.546      ;
; -0.632 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[14]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.666      ; 3.552      ;
; -0.631 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; USBBridge:inst|DFFE_inst33                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.724      ; 3.611      ;
; -0.620 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[12]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.650      ; 3.548      ;
; -0.613 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[4]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.685      ; 3.590      ;
; -0.603 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[19]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.659      ; 3.574      ;
; -0.492 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                              ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.724      ; 3.750      ;
; -0.489 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[30]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.662      ; 3.691      ;
; -0.479 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[31]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.656      ; 3.695      ;
; -0.281 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|y[27]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.672      ; 3.909      ;
; -0.212 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; USBBridge:inst|DFFE_inst33                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.724      ; 3.530      ;
; -0.137 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[0]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.685      ; 3.566      ;
; -0.120 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[13]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.658      ; 3.556      ;
; -0.108 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[20]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.663      ; 3.573      ;
; -0.108 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[7]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.656      ; 3.566      ;
; -0.101 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[24]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.667      ; 3.584      ;
; -0.099 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[28]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.648      ; 3.567      ;
; -0.093 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[29]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.663      ; 3.588      ;
; -0.085 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[9]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.646      ; 3.579      ;
; -0.084 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[27]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.659      ; 3.593      ;
; -0.081 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[10]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.660      ; 3.597      ;
; -0.079 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[16]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.663      ; 3.602      ;
; -0.075 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[26]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.647      ; 3.590      ;
; -0.067 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[18]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.665      ; 3.616      ;
; -0.065 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[21]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.666      ; 3.619      ;
; -0.064 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[17]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.661      ; 3.615      ;
; -0.060 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[25]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.670      ; 3.628      ;
; -0.054 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[4]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.685      ; 3.649      ;
; -0.053 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[15]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.645      ; 3.610      ;
; -0.041 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[11]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.667      ; 3.644      ;
; -0.024 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[22]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.651      ; 3.645      ;
; -0.019 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[14]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.666      ; 3.665      ;
; -0.019 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[12]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.650      ; 3.649      ;
; -0.009 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[8]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.660      ; 3.669      ;
; 0.006  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[23]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.650      ; 3.674      ;
; 0.029  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                              ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.724      ; 3.771      ;
; 0.063  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[19]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.659      ; 3.740      ;
; 0.101  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[31]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.656      ; 3.775      ;
; 0.111  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[30]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.662      ; 3.791      ;
; 0.196  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|y[27]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.672      ; 3.886      ;
; 0.303  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.298      ;
; 0.307  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.304      ;
; 0.313  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.322      ;
; 0.322  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.319      ;
; 0.329  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.324      ;
; 0.331  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.340      ;
; 0.334  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.329      ;
; 0.338  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.347      ;
; 0.338  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.335      ;
; 0.339  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.348      ;
; 0.341  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.350      ;
; 0.342  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.351      ;
; 0.344  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.353      ;
; 0.345  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.340      ;
; 0.346  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.355      ;
; 0.351  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.360      ;
; 0.353  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.362      ;
; 0.354  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.349      ;
; 0.354  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.723      ; 1.363      ;
; 0.359  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.359      ;
; 0.360  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.355      ;
; 0.363  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 1.352      ;
; 0.363  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.358      ;
; 0.365  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.365      ;
; 0.367  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.367      ;
; 0.380  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 1.388      ;
; 0.381  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]            ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.381  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.381  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.722      ; 1.389      ;
; 0.382  ; Ob:inst1|block_name:inst14|pc[3]                                ; Ob:inst1|block_name:inst14|pc[3]                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.382  ; Ob:inst1|block_name:inst14|pc[4]                                ; Ob:inst1|block_name:inst14|pc[4]                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.382  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.379      ;
; 0.383  ; USBBridge:inst|X_ALTERA_SYNTHESIZED                             ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.383  ; USBBridge:inst|DFFE_inst23                                      ; USBBridge:inst|DFFE_inst23                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.384      ;
; 0.389  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.709      ; 1.384      ;
; 0.400  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.710      ; 1.396      ;
; 0.407  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.717      ; 1.410      ;
; 0.414  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.718      ; 1.418      ;
; 0.420  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.718      ; 1.424      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.121 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 3.319      ;
; -0.121 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 3.319      ;
; -0.121 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 3.319      ;
; -0.121 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 3.319      ;
; -0.121 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 3.319      ;
; -0.121 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 3.319      ;
; -0.121 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 3.319      ;
; -0.121 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 3.319      ;
; -0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.391      ;
; -0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.391      ;
; -0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.391      ;
; -0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.391      ;
; -0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.391      ;
; -0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.391      ;
; -0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.391      ;
; -0.041 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.391      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.176      ; 3.424      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.176      ; 3.424      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.176      ; 3.424      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.176      ; 3.424      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.176      ; 3.424      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.176      ; 3.424      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.176      ; 3.424      ;
; -0.018 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.176      ; 3.424      ;
; 0.001  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.175      ; 3.442      ;
; 0.001  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.175      ; 3.442      ;
; 0.001  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.175      ; 3.442      ;
; 0.001  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.175      ; 3.442      ;
; 0.001  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.175      ; 3.442      ;
; 0.001  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.175      ; 3.442      ;
; 0.001  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.175      ; 3.442      ;
; 0.109  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.173      ; 3.548      ;
; 0.109  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.173      ; 3.548      ;
; 0.109  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.173      ; 3.548      ;
; 0.109  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.173      ; 3.548      ;
; 0.111  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.186      ; 3.563      ;
; 0.111  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.186      ; 3.563      ;
; 0.111  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.186      ; 3.563      ;
; 0.111  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.186      ; 3.563      ;
; 0.111  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.186      ; 3.563      ;
; 0.111  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.186      ; 3.563      ;
; 0.111  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.186      ; 3.563      ;
; 0.111  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.186      ; 3.563      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.175      ; 3.613      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.175      ; 3.613      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.175      ; 3.613      ;
; 0.199  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.636      ;
; 0.199  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.636      ;
; 0.199  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.636      ;
; 0.199  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.636      ;
; 0.199  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.636      ;
; 0.199  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.636      ;
; 0.199  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.636      ;
; 0.199  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.636      ;
; 0.229  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 3.675      ;
; 0.229  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 3.675      ;
; 0.229  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 3.675      ;
; 0.229  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 3.675      ;
; 0.229  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 3.675      ;
; 0.229  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 3.675      ;
; 0.229  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 3.675      ;
; 0.229  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 3.675      ;
; 0.249  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 3.689      ;
; 0.252  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.689      ;
; 0.252  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.689      ;
; 0.252  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.689      ;
; 0.252  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 3.689      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.685      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.685      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.685      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.685      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.685      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.685      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.685      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.166      ; 3.685      ;
; 0.470  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.156      ; 3.892      ;
; 0.470  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.156      ; 3.892      ;
; 0.470  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.156      ; 3.892      ;
; 0.470  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.156      ; 3.892      ;
; 0.634  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 4.080      ;
; 0.634  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 4.080      ;
; 0.634  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 4.080      ;
; 0.634  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 4.080      ;
; 0.634  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 4.080      ;
; 0.634  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 4.080      ;
; 0.634  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 4.080      ;
; 0.634  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.180      ; 4.080      ;
; 0.753  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.141      ; 4.160      ;
; 0.946  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 4.386      ;
; 0.946  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 4.386      ;
; 0.946  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 4.386      ;
; 0.946  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 4.386      ;
; 0.946  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 4.386      ;
; 0.946  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 4.386      ;
; 0.946  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.174      ; 4.386      ;
; 0.953  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.154      ; 4.373      ;
; 0.953  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.154      ; 4.373      ;
; 1.157  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 4.594      ;
; 1.157  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 4.594      ;
; 1.157  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.171      ; 4.594      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                                                 ;
+-------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.251 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.386     ; 1.131      ;
; 1.509 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.385     ; 1.390      ;
; 1.593 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.388     ; 1.471      ;
; 1.628 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.385     ; 1.509      ;
; 1.632 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.385     ; 1.513      ;
; 1.714 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.385     ; 1.595      ;
; 1.717 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.385     ; 1.598      ;
; 2.043 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.371     ; 1.938      ;
; 2.103 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.385     ; 1.984      ;
; 2.113 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.385     ; 1.994      ;
; 2.166 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.371     ; 2.061      ;
; 2.176 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.385     ; 2.057      ;
; 2.196 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.386     ; 2.076      ;
; 2.202 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.386     ; 2.082      ;
; 2.257 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.386     ; 2.137      ;
; 2.267 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.371     ; 2.162      ;
; 2.271 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.386     ; 2.151      ;
; 2.335 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.371     ; 2.230      ;
; 2.355 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.371     ; 2.250      ;
; 2.360 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.385     ; 2.241      ;
; 2.368 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.386     ; 2.248      ;
; 2.464 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.371     ; 2.359      ;
; 2.471 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.371     ; 2.366      ;
; 2.513 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.385     ; 2.394      ;
; 2.573 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.371     ; 2.468      ;
+-------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.443 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.292     ; 0.917      ;
; 1.542 ; Ob:inst1|block_name:inst14|y[24]                                                                 ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.254     ; 1.054      ;
; 1.565 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.296     ; 1.035      ;
; 1.598 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.292     ; 1.072      ;
; 1.629 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.292     ; 1.103      ;
; 1.666 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 1.138      ;
; 1.680 ; Ob:inst1|block_name:inst14|y[0]                                                                  ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.254     ; 1.192      ;
; 1.719 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 1.191      ;
; 1.731 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.293     ; 1.204      ;
; 1.744 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.293     ; 1.217      ;
; 1.761 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 1.219      ;
; 1.824 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 1.296      ;
; 1.882 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.292     ; 1.356      ;
; 1.892 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.292     ; 1.366      ;
; 2.045 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 1.503      ;
; 2.087 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 1.545      ;
; 2.110 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.309     ; 1.567      ;
; 2.112 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.295     ; 1.583      ;
; 2.116 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 1.574      ;
; 2.117 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.309     ; 1.574      ;
; 2.118 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.295     ; 1.589      ;
; 2.147 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.309     ; 1.604      ;
; 2.162 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 1.620      ;
; 2.207 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.309     ; 1.664      ;
; 2.251 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.312     ; 1.705      ;
; 2.312 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 1.770      ;
; 2.400 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 1.858      ;
; 2.409 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.309     ; 1.866      ;
; 2.424 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.313     ; 1.877      ;
; 2.460 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 1.932      ;
; 2.519 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.309     ; 1.976      ;
; 2.553 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 2.025      ;
; 2.559 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 2.017      ;
; 2.647 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 2.105      ;
; 2.657 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 2.115      ;
; 2.682 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 2.140      ;
; 2.764 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 2.222      ;
; 2.767 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 2.225      ;
; 2.886 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.310     ; 2.342      ;
; 2.888 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.298     ; 2.356      ;
; 3.083 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 2.555      ;
; 3.105 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 2.563      ;
; 3.113 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 2.571      ;
; 3.176 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 2.634      ;
; 3.206 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 2.678      ;
; 3.236 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.309     ; 2.693      ;
; 3.249 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.309     ; 2.706      ;
; 3.303 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.309     ; 2.760      ;
; 3.312 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.309     ; 2.769      ;
; 3.317 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 2.789      ;
; 3.375 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 2.847      ;
; 3.395 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 2.867      ;
; 3.418 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.309     ; 2.875      ;
; 3.469 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 2.941      ;
; 3.514 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.308     ; 2.972      ;
; 3.521 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 2.993      ;
; 3.623 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.294     ; 3.095      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 2.254 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 0.000        ; -1.786     ; 0.724      ;
; 2.369 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 0.000        ; -1.786     ; 0.839      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                         ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -3.383 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 1.000        ; -2.362     ; 1.949      ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                         ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.228 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.001     ; 2.145      ;
; -1.959 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.003     ; 1.874      ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.689 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.707     ; 1.900      ;
; -1.542 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.711     ; 1.749      ;
; -1.437 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 2.351      ;
; -1.241 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 2.168      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.415  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.002     ; 2.351      ;
; -1.415  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.002     ; 2.351      ;
; -1.216  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 2.168      ;
; -1.216  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.014      ; 2.168      ;
; 497.116 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.024     ; 2.848      ;
; 998.018 ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.070     ; 1.900      ;
; 998.018 ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.070     ; 1.900      ;
; 998.168 ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.749      ;
; 998.168 ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.749      ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.926   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.923      ;
; 0.926   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.711      ; 1.923      ;
; 1.212   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.694      ; 2.192      ;
; 1.212   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.694      ; 2.192      ;
; 1.313   ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.600      ;
; 1.313   ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.600      ;
; 1.433   ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.719      ;
; 1.433   ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.719      ;
; 502.333 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.147      ; 2.696      ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.348 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.014     ; 1.600      ;
; 1.464 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.011     ; 1.719      ;
; 1.646 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.071      ; 1.923      ;
; 1.928 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.058      ; 2.192      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                         ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.836 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.333     ; 1.769      ;
; 2.100 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.331     ; 2.035      ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                         ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 3.286 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 0.000        ; -1.748     ; 1.794      ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                     ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.208  ; 0.428        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.383  ; 0.571        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.384  ; 0.572        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[26]'                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst51                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst52                     ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst51                     ;
; 0.250  ; 0.438        ; 0.188          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst52                     ;
; 0.336  ; 0.556        ; 0.220          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst52                     ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst51                     ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst51|clk                    ;
; 0.403  ; 0.403        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst52|clk                    ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|inclk[0] ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]|q                ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|inclk[0] ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|outclk   ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst52|clk                    ;
; 0.593  ; 0.593        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst51|clk                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[25]'                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; Ob:inst1|inst49      ;
; 0.269  ; 0.489        ; 0.220          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; Ob:inst1|inst49      ;
; 0.321  ; 0.509        ; 0.188          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; Ob:inst1|inst49      ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst49|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst14|y[25]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst14|y[25]|q ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst49|clk     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.895 ; 19.895       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.912 ; 19.912       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.087 ; 20.087       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.105 ; 20.105       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.109 ; 20.109       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.109 ; 20.109       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|FF:inst62|lpm_ff:lpm_ff_component|dffs[1]                                               ;
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ;
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ;
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ;
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ;
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ;
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ;
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                  ;
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                  ;
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                  ;
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                       ;
; 499.725 ; 499.945      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                              ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10]                                             ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11]                                             ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12]                                             ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13]                                             ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14]                                             ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15]                                             ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16]                                             ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17]                                             ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18]                                             ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19]                                             ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]                                              ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]                                              ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]                                              ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]                                              ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]                                              ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]                                              ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]                                              ;
; 499.726 ; 499.946      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|inst50                                                                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ;
; 499.727 ; 499.947      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.954 ; 5.306 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 4.954 ; 5.306 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 3.810 ; 4.203 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 2.977 ; 3.356 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 2.357 ; 2.811 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 2.238 ; 2.569 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.345 ; 2.808 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 2.532 ; 2.932 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 2.619 ; 2.912 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; 6.203 ; 6.616 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.511 ; 6.925 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 1.776 ; 2.156 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 1.776 ; 2.156 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 1.416 ; 1.825 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.819 ; -1.184 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -1.122 ; -1.542 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -1.115 ; -1.504 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -1.082 ; -1.447 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -1.314 ; -1.770 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -1.031 ; -1.362 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.936 ; -1.337 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.819 ; -1.184 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -1.072 ; -1.407 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; -5.511 ; -5.935 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -5.840 ; -6.246 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -0.532 ; -0.931 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; -0.883 ; -1.248 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -0.532 ; -0.931 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; Ob:inst1|block_name:inst14|y[25]    ; 6.653  ; 6.749  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  led[6]   ; Ob:inst1|block_name:inst14|y[25]    ; 6.653  ; 6.749  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[25]    ; 11.082 ; 10.966 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[0] ; Ob:inst1|block_name:inst14|y[25]    ; 11.082 ; 10.966 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[4] ; Ob:inst1|block_name:inst14|y[25]    ; 8.742  ; 8.731  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[26]    ; 12.045 ; 11.920 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[1] ; Ob:inst1|block_name:inst14|y[26]    ; 11.450 ; 11.404 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[2] ; Ob:inst1|block_name:inst14|y[26]    ; 12.045 ; 11.920 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
; led[*]    ; USBBridge:inst|USBRDn               ; 5.879  ; 5.817  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 5.879  ; 5.817  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 17.866 ; 17.607 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 14.518 ; 14.312 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 15.594 ; 15.492 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 13.045 ; 13.002 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 15.512 ; 15.441 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 14.719 ; 14.592 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 15.795 ; 15.577 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 15.421 ; 15.210 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 17.866 ; 17.607 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 3.462  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 3.415  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.014 ; 12.797 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.552 ; 12.269 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.449 ; 11.375 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.064 ; 9.946  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.832 ; 11.824 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.755  ; 9.654  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.318  ; 9.227  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.396  ; 9.361  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.014 ; 12.797 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 9.715  ; 9.785  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 9.715  ; 9.785  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 4.156  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 42.777 ; 42.602 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.118 ; 14.028 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 9.603  ; 9.628  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 9.185  ; 9.160  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 42.777 ; 42.602 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 35.149 ; 35.010 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 8.203  ; 8.083  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 8.534  ; 8.486  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 11.074 ; 11.047 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.157  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.157  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 24.004 ; 23.722 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.586 ; 15.634 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 16.139 ; 16.100 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 15.714 ; 15.613 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 24.004 ; 23.722 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 14.372 ; 14.243 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 12.928 ; 12.799 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 10.159 ; 10.103 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 16.188 ; 16.032 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.275  ; 4.238  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; Ob:inst1|block_name:inst14|y[25]    ; 6.466  ; 6.557  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  led[6]   ; Ob:inst1|block_name:inst14|y[25]    ; 6.466  ; 6.557  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[25]    ; 8.385  ; 8.347  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[0] ; Ob:inst1|block_name:inst14|y[25]    ; 10.657 ; 10.534 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[4] ; Ob:inst1|block_name:inst14|y[25]    ; 8.385  ; 8.347  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[26]    ; 11.015 ; 10.954 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[1] ; Ob:inst1|block_name:inst14|y[26]    ; 11.015 ; 10.954 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[2] ; Ob:inst1|block_name:inst14|y[26]    ; 11.582 ; 11.443 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
; led[*]    ; USBBridge:inst|USBRDn               ; 5.010  ; 5.031  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 5.010  ; 5.031  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 7.666  ; 7.653  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 10.060 ; 9.951  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 7.666  ; 7.653  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 8.416  ; 8.338  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 8.873  ; 8.718  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 8.278  ; 8.160  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.585  ; 8.499  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 8.121  ; 8.000  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.851  ; 8.692  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 3.413  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 3.368  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.127  ; 8.040  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.198 ; 10.917 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.100 ; 9.942  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.689  ; 8.521  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.336 ; 10.190 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.127  ; 8.040  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.291  ; 8.192  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.382  ; 8.219  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.501 ; 11.224 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.944  ; 3.707  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.944  ; 9.025  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 3.707  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 5.293  ; 5.168  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.288  ; 7.261  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 6.613  ; 6.500  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.173  ; 6.104  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.124  ; 6.085  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.318  ; 6.265  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 5.293  ; 5.168  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.579  ; 5.503  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 7.061  ; 6.909  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 3.696  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 3.696  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 4.154  ; 4.172  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 4.834  ; 4.866  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 4.520  ; 4.533  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 4.811  ; 4.811  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 4.520  ; 4.533  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 5.409  ; 5.409  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.154  ; 4.172  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 4.154  ; 4.172  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.409  ; 5.409  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 3.829  ; 3.794  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.385 ; 6.265 ; 6.447 ; 6.447 ;
; mode_usb_n ; usb_d[1]    ; 6.036 ; 5.916 ; 6.120 ; 6.120 ;
; mode_usb_n ; usb_d[2]    ; 6.326 ; 6.206 ; 6.446 ; 6.446 ;
; mode_usb_n ; usb_d[3]    ; 6.036 ; 5.916 ; 6.120 ; 6.120 ;
; mode_usb_n ; usb_d[4]    ; 6.942 ; 6.824 ; 7.039 ; 7.039 ;
; mode_usb_n ; usb_d[5]    ; 5.659 ; 5.539 ; 5.739 ; 5.739 ;
; mode_usb_n ; usb_d[6]    ; 5.659 ; 5.539 ; 5.739 ; 5.739 ;
; mode_usb_n ; usb_d[7]    ; 6.942 ; 6.824 ; 7.039 ; 7.039 ;
; mode_usb_n ; usb_rdn     ; 3.834 ; 3.834 ; 4.002 ; 3.884 ;
; mode_usb_n ; usb_wr      ; 3.846 ; 3.846 ; 3.979 ; 3.861 ;
; sw[0]      ; led[0]      ;       ; 6.044 ; 6.387 ;       ;
; sw[1]      ; led[1]      ;       ; 6.441 ; 6.693 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 5.819 ; 5.819 ; 5.897 ; 5.929 ;
; mode_usb_n ; usb_d[1]    ; 5.484 ; 5.484 ; 5.583 ; 5.615 ;
; mode_usb_n ; usb_d[2]    ; 5.762 ; 5.762 ; 5.896 ; 5.928 ;
; mode_usb_n ; usb_d[3]    ; 5.484 ; 5.484 ; 5.583 ; 5.615 ;
; mode_usb_n ; usb_d[4]    ; 6.360 ; 6.360 ; 6.472 ; 6.502 ;
; mode_usb_n ; usb_d[5]    ; 5.123 ; 5.123 ; 5.217 ; 5.249 ;
; mode_usb_n ; usb_d[6]    ; 5.123 ; 5.123 ; 5.217 ; 5.249 ;
; mode_usb_n ; usb_d[7]    ; 6.360 ; 6.360 ; 6.472 ; 6.502 ;
; mode_usb_n ; usb_rdn     ; 3.450 ; 3.480 ; 3.615 ; 3.615 ;
; mode_usb_n ; usb_wr      ; 3.461 ; 3.491 ; 3.593 ; 3.593 ;
; sw[0]      ; led[0]      ;       ; 5.916 ; 6.245 ;       ;
; sw[1]      ; led[1]      ;       ; 6.291 ; 6.539 ;       ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 18.55 MHz  ; 18.55 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 190.26 MHz ; 190.26 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -11.927 ; -577.449      ;
; USBBridge:inst|USBRDn                             ; -4.256  ; -388.495      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -3.550  ; -68.253       ;
; Ob:inst1|block_name:inst14|y[26]                  ; -2.512  ; -4.068        ;
; Ob:inst1|block_name:inst14|y[25]                  ; -2.193  ; -2.193        ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.914 ; -23.423       ;
; USBBridge:inst|USBRDn                             ; -0.044 ; -0.352        ;
; Ob:inst1|block_name:inst14|y[26]                  ; 1.224  ; 0.000         ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 1.482  ; 0.000         ;
; Ob:inst1|block_name:inst14|y[25]                  ; 2.112  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Ob:inst1|block_name:inst14|y[25]                  ; -3.114 ; -3.114        ;
; Ob:inst1|block_name:inst14|y[26]                  ; -2.087 ; -3.910        ;
; USBBridge:inst|USBRDn                             ; -1.489 ; -2.841        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -1.125 ; -4.126        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.782 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.278 ; 0.000         ;
; Ob:inst1|block_name:inst14|y[26]                  ; 1.813 ; 0.000         ;
; Ob:inst1|block_name:inst14|y[25]                  ; 3.135 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.285  ; -149.060      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.285  ; -41.120       ;
; Ob:inst1|block_name:inst14|y[26]                  ; -1.285  ; -2.570        ;
; Ob:inst1|block_name:inst14|y[25]                  ; -1.285  ; -1.285        ;
; clk_25mhz                                         ; 19.862  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.727 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+---------+------------------------------------------------------------+------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                          ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; -11.927 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[1]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 12.990     ;
; -11.687 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[4]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 12.750     ;
; -11.342 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[31]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.097      ; 12.378     ;
; -11.314 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[30]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.103      ; 12.356     ;
; -11.300 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[0]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 12.363     ;
; -11.299 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[3]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 12.362     ;
; -11.252 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[19]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.100      ; 12.291     ;
; -11.221 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[20]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.103      ; 12.263     ;
; -11.219 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[12]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.091      ; 12.249     ;
; -11.205 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[2]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.110      ; 12.254     ;
; -11.204 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[8]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.101      ; 12.244     ;
; -11.193 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[23]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.092      ; 12.224     ;
; -11.193 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[14]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.106      ; 12.238     ;
; -11.168 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[22]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.093      ; 12.200     ;
; -11.155 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[11]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.107      ; 12.201     ;
; -11.141 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[25]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.110      ; 12.190     ;
; -11.140 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[15]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.087      ; 12.166     ;
; -11.136 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[18]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.106      ; 12.181     ;
; -11.135 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[16]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.104      ; 12.178     ;
; -11.133 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[17]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.102      ; 12.174     ;
; -11.131 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[10]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.100      ; 12.170     ;
; -11.130 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[21]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.106      ; 12.175     ;
; -11.116 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[27]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.100      ; 12.155     ;
; -11.115 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[26]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 12.144     ;
; -11.107 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[29]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.103      ; 12.149     ;
; -11.106 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[24]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.107      ; 12.152     ;
; -11.106 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[9]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.088      ; 12.133     ;
; -11.097 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[28]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 12.126     ;
; -11.096 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[13]                                ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.098      ; 12.133     ;
; -11.088 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[7]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.097      ; 12.124     ;
; -11.071 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[6]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 12.134     ;
; -10.617 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[5]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 11.680     ;
; -10.286 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[0]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 11.349     ;
; -10.049 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[10]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 11.112     ;
; -9.894  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[20]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.110      ; 10.943     ;
; -9.065  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[7]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.109      ; 10.113     ;
; -8.775  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[6]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.111      ; 9.825      ;
; -8.772  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[19]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.111      ; 9.822      ;
; -8.700  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[11]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.110      ; 9.749      ;
; -8.379  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[5]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.110      ; 9.428      ;
; -8.199  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[18]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.110      ; 9.248      ;
; -7.937  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[12]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 8.997      ;
; -7.897  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[14]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.104      ; 8.940      ;
; -7.664  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[8]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 8.727      ;
; -7.447  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[13]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 8.510      ;
; -7.401  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[9]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 8.464      ;
; -7.385  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[2]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.117      ; 8.441      ;
; -7.212  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[21]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 8.275      ;
; -7.051  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[17]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.110      ; 8.100      ;
; -6.843  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[27]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.111      ; 7.893      ;
; -6.548  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[25]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 7.611      ;
; -6.393  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[4]                                  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.098      ; 7.430      ;
; -6.275  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[15]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.111      ; 7.325      ;
; -6.184  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[16]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.109      ; 7.232      ;
; -6.066  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[24]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 7.129      ;
; -5.435  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[26]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.124      ; 6.498      ;
; -5.244  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[22]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.108      ; 6.291      ;
; -5.048  ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[23]                                 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.121      ; 6.108      ;
; -0.909  ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                              ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.920      ;
; -0.768  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.761      ;
; -0.767  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.054      ; 1.760      ;
; -0.498  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 1.505      ;
; -0.491  ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                              ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 1.500      ;
; -0.482  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 1.489      ;
; -0.480  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 1.487      ;
; -0.458  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.469      ;
; -0.451  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 1.458      ;
; -0.449  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 1.456      ;
; -0.447  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.458      ;
; -0.436  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 1.444      ;
; -0.430  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.076      ; 1.445      ;
; -0.428  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 1.436      ;
; -0.428  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 1.436      ;
; -0.427  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 1.434      ;
; -0.422  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 1.430      ;
; -0.421  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.432      ;
; -0.420  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 1.439      ;
; -0.418  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.429      ;
; -0.414  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.425      ;
; -0.411  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 1.430      ;
; -0.410  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 1.429      ;
; -0.410  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.421      ;
; -0.409  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.420      ;
; -0.397  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.408      ;
; -0.395  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 1.403      ;
; -0.387  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 1.406      ;
; -0.382  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 1.401      ;
; -0.382  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.076      ; 1.397      ;
; -0.381  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.392      ;
; -0.381  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.076      ; 1.396      ;
; -0.376  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.075      ; 1.390      ;
; -0.374  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 1.394      ;
; -0.362  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 1.382      ;
; -0.355  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 1.375      ;
; -0.354  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 1.374      ;
; -0.354  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 1.374      ;
; -0.354  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 1.362      ;
; -0.351  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 1.371      ;
; -0.349  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.360      ;
; -0.348  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]  ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 1.367      ;
+---------+------------------------------------------------------------+------------------------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.256 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.139     ; 3.116      ;
; -4.203 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.136      ;
; -4.181 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.114      ;
; -4.172 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.101      ;
; -4.172 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.101      ;
; -4.172 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.101      ;
; -4.172 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.101      ;
; -4.172 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.101      ;
; -4.172 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.101      ;
; -4.172 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.101      ;
; -4.172 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.101      ;
; -4.165 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.076      ;
; -4.165 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.076      ;
; -4.165 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.076      ;
; -4.165 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.076      ;
; -4.165 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.076      ;
; -4.165 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.076      ;
; -4.165 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.076      ;
; -4.165 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.076      ;
; -4.150 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.079      ;
; -4.150 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.079      ;
; -4.150 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.079      ;
; -4.150 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.079      ;
; -4.150 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.079      ;
; -4.150 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.079      ;
; -4.150 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.079      ;
; -4.150 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.079      ;
; -4.143 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.054      ;
; -4.143 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.054      ;
; -4.143 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.054      ;
; -4.143 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.054      ;
; -4.143 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.054      ;
; -4.143 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.054      ;
; -4.143 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.054      ;
; -4.143 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.054      ;
; -4.053 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.937     ; 3.115      ;
; -4.053 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.139     ; 2.913      ;
; -4.053 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.985      ;
; -3.950 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.139     ; 2.810      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.855      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.855      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.855      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.855      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.855      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.855      ;
; -3.923 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.855      ;
; -3.901 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.833      ;
; -3.901 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.833      ;
; -3.901 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.833      ;
; -3.901 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.833      ;
; -3.901 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.833      ;
; -3.901 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.833      ;
; -3.901 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.833      ;
; -3.850 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.937     ; 2.912      ;
; -3.850 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.763      ;
; -3.850 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.763      ;
; -3.847 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.139     ; 2.707      ;
; -3.787 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.720      ;
; -3.787 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.720      ;
; -3.787 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.720      ;
; -3.787 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.720      ;
; -3.787 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.720      ;
; -3.787 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.720      ;
; -3.787 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.720      ;
; -3.747 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.937     ; 2.809      ;
; -3.725 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 4.636      ;
; -3.725 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 4.636      ;
; -3.725 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 4.636      ;
; -3.725 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 4.636      ;
; -3.720 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 4.631      ;
; -3.720 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 4.631      ;
; -3.720 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 4.631      ;
; -3.720 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 4.631      ;
; -3.661 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.139     ; 2.521      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.589      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.589      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.589      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.589      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.589      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.589      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.589      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.589      ;
; -3.647 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.560      ;
; -3.647 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.086     ; 4.560      ;
; -3.644 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.937     ; 2.706      ;
; -3.631 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.567      ;
; -3.631 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.567      ;
; -3.631 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.567      ;
; -3.631 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.567      ;
; -3.631 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.567      ;
; -3.631 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.567      ;
; -3.631 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.567      ;
; -3.631 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.567      ;
; -3.614 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[2]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.097     ; 4.516      ;
; -3.613 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.549      ;
; -3.613 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.549      ;
; -3.613 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.549      ;
; -3.613 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.549      ;
; -3.613 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.549      ;
; -3.613 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 4.549      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -3.550 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.002     ; 2.967      ;
; -3.442 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.002     ; 2.859      ;
; -3.438 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 2.843      ;
; -3.391 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.002     ; 2.808      ;
; -3.349 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 2.754      ;
; -3.334 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 2.738      ;
; -3.330 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.002     ; 2.747      ;
; -3.315 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.002     ; 2.732      ;
; -3.242 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 2.646      ;
; -3.241 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.002     ; 2.658      ;
; -3.232 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 2.636      ;
; -3.181 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 2.585      ;
; -3.179 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 2.583      ;
; -3.164 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.002     ; 2.581      ;
; -3.150 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 2.555      ;
; -3.068 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 2.473      ;
; -3.068 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.002     ; 2.485      ;
; -3.043 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 2.448      ;
; -2.886 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.016     ; 2.289      ;
; -2.871 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.006     ; 2.284      ;
; -2.746 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 2.151      ;
; -2.741 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 2.146      ;
; -2.667 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 2.072      ;
; -2.631 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 2.036      ;
; -2.583 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.002     ; 2.000      ;
; -2.550 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 1.955      ;
; -2.518 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 1.922      ;
; -2.438 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.003     ; 1.854      ;
; -2.425 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.019     ; 1.825      ;
; -2.408 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 1.813      ;
; -2.400 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.016     ; 1.803      ;
; -2.319 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 1.723      ;
; -2.291 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.018     ; 1.692      ;
; -2.202 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 1.606      ;
; -2.190 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 1.594      ;
; -2.159 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 1.563      ;
; -2.143 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.016     ; 1.546      ;
; -2.115 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.016     ; 1.518      ;
; -2.111 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 1.515      ;
; -2.107 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.003     ; 1.523      ;
; -2.106 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.003     ; 1.522      ;
; -2.089 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 1.493      ;
; -2.057 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.015     ; 1.461      ;
; -1.940 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.001     ; 1.358      ;
; -1.892 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.000     ; 1.311      ;
; -1.826 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.002     ; 1.243      ;
; -1.820 ; Ob:inst1|block_name:inst14|y[0]                                                                  ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.032     ; 1.207      ;
; -1.795 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.014     ; 1.200      ;
; -1.764 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.001     ; 1.182      ;
; -1.759 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.001     ; 1.177      ;
; -1.739 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.003     ; 1.155      ;
; -1.696 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.003     ; 1.112      ;
; -1.673 ; Ob:inst1|block_name:inst14|y[24]                                                                 ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.032     ; 1.060      ;
; -1.663 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.000     ; 1.082      ;
; -1.642 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.001     ; 1.060      ;
; -1.610 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.004     ; 1.025      ;
; -1.477 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -1.001     ; 0.895      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                                                  ;
+--------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.512 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.024     ; 2.407      ;
; -2.414 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.036     ; 2.297      ;
; -2.404 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.024     ; 2.299      ;
; -2.369 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.024     ; 2.264      ;
; -2.344 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.036     ; 2.227      ;
; -2.295 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.037     ; 2.177      ;
; -2.261 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.024     ; 2.156      ;
; -2.250 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.024     ; 2.145      ;
; -2.182 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.024     ; 2.077      ;
; -2.171 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.037     ; 2.053      ;
; -2.159 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.037     ; 2.041      ;
; -2.113 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.037     ; 1.995      ;
; -2.104 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.037     ; 1.986      ;
; -2.095 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.036     ; 1.978      ;
; -2.078 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.024     ; 1.973      ;
; -2.048 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.036     ; 1.931      ;
; -2.037 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.036     ; 1.920      ;
; -1.979 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.024     ; 1.874      ;
; -1.700 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.036     ; 1.583      ;
; -1.690 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.036     ; 1.573      ;
; -1.605 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.036     ; 1.488      ;
; -1.602 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.036     ; 1.485      ;
; -1.556 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.039     ; 1.436      ;
; -1.461 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.036     ; 1.344      ;
; -1.244 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.037     ; 1.126      ;
+--------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.193 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 1.000        ; -2.246     ; 0.876      ;
; -2.055 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 1.000        ; -2.246     ; 0.738      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.914 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[29]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.476      ; 3.046      ;
; -0.906 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[24]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.479      ; 3.057      ;
; -0.897 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[28]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.462      ; 3.049      ;
; -0.894 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[9]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.460      ; 3.050      ;
; -0.886 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[21]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.479      ; 3.077      ;
; -0.886 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[25]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.482      ; 3.080      ;
; -0.876 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[27]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.080      ;
; -0.869 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[7]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.469      ; 3.084      ;
; -0.865 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[18]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.478      ; 3.097      ;
; -0.863 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[16]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.476      ; 3.097      ;
; -0.862 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[26]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.462      ; 3.084      ;
; -0.852 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[17]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.475      ; 3.107      ;
; -0.847 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[13]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.470      ; 3.107      ;
; -0.838 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[8]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.473      ; 3.119      ;
; -0.836 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[15]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.458      ; 3.106      ;
; -0.818 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[22]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.465      ; 3.131      ;
; -0.818 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[20]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.476      ; 3.142      ;
; -0.814 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[10]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.473      ; 3.143      ;
; -0.810 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[11]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.479      ; 3.153      ;
; -0.776 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[23]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.464      ; 3.172      ;
; -0.776 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[14]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.479      ; 3.187      ;
; -0.749 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[12]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.464      ; 3.199      ;
; -0.741 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[0]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.497      ; 3.240      ;
; -0.734 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[19]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.472      ; 3.222      ;
; -0.717 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[4]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.497      ; 3.264      ;
; -0.639 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[30]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.475      ; 3.320      ;
; -0.612 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[31]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.469      ; 3.341      ;
; -0.567 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; USBBridge:inst|DFFE_inst33                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.451      ; 3.368      ;
; -0.443 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                              ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.451      ; 3.492      ;
; -0.318 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|y[27]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.483      ; 3.649      ;
; -0.284 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; USBBridge:inst|DFFE_inst33                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.451      ; 3.151      ;
; -0.211 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[0]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.497      ; 3.270      ;
; -0.154 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[13]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.470      ; 3.300      ;
; -0.137 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[7]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.469      ; 3.316      ;
; -0.133 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[20]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.476      ; 3.327      ;
; -0.131 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[10]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.473      ; 3.326      ;
; -0.125 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[28]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.462      ; 3.321      ;
; -0.119 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[29]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.476      ; 3.341      ;
; -0.118 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[24]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.479      ; 3.345      ;
; -0.116 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[9]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.460      ; 3.328      ;
; -0.114 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[4]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.497      ; 3.367      ;
; -0.108 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[26]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.462      ; 3.338      ;
; -0.108 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[27]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.472      ; 3.348      ;
; -0.096 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[17]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.475      ; 3.363      ;
; -0.096 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[21]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.479      ; 3.367      ;
; -0.091 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[16]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.476      ; 3.369      ;
; -0.091 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[18]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.478      ; 3.371      ;
; -0.084 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[25]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.482      ; 3.382      ;
; -0.084 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[15]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.458      ; 3.358      ;
; -0.071 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[11]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.479      ; 3.392      ;
; -0.063 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[14]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.479      ; 3.400      ;
; -0.057 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[22]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.465      ; 3.392      ;
; -0.057 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[12]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.464      ; 3.391      ;
; -0.043 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[8]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.473      ; 3.414      ;
; -0.035 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[23]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.464      ; 3.413      ;
; -0.025 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                              ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.451      ; 3.410      ;
; 0.022  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[19]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.472      ; 3.478      ;
; 0.046  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[31]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.469      ; 3.499      ;
; 0.048  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|pc[30]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.475      ; 3.507      ;
; 0.058  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                             ; Ob:inst1|block_name:inst14|y[27]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.483      ; 3.525      ;
; 0.224  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 1.199      ;
; 0.229  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 1.193      ;
; 0.232  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 1.196      ;
; 0.235  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.197      ;
; 0.236  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 1.211      ;
; 0.248  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 1.212      ;
; 0.250  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 1.225      ;
; 0.253  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.215      ;
; 0.253  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.215      ;
; 0.253  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 1.228      ;
; 0.255  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 1.230      ;
; 0.258  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 1.233      ;
; 0.260  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 1.235      ;
; 0.261  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 1.236      ;
; 0.263  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 1.238      ;
; 0.268  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.230      ;
; 0.271  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.233      ;
; 0.273  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.235      ;
; 0.274  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.236      ;
; 0.277  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 1.252      ;
; 0.278  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 1.252      ;
; 0.279  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 1.253      ;
; 0.279  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 1.243      ;
; 0.280  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 1.255      ;
; 0.282  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 1.248      ;
; 0.285  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.699      ; 1.255      ;
; 0.292  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 1.258      ;
; 0.294  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.256      ;
; 0.294  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 1.260      ;
; 0.300  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.699      ; 1.270      ;
; 0.302  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 1.257      ;
; 0.302  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]      ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                  ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.699      ; 1.272      ;
; 0.307  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 1.273      ;
; 0.331  ; Ob:inst1|block_name:inst14|pc[3]                                ; Ob:inst1|block_name:inst14|pc[3]                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.597      ;
; 0.331  ; Ob:inst1|block_name:inst14|pc[4]                                ; Ob:inst1|block_name:inst14|pc[4]                                                                 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.597      ;
; 0.331  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]            ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.597      ;
; 0.331  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 1.293      ;
; 0.332  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.333  ; USBBridge:inst|X_ALTERA_SYNTHESIZED                             ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                              ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.333  ; USBBridge:inst|DFFE_inst23                                      ; USBBridge:inst|DFFE_inst23                                                                       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.044 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 2.974      ;
; -0.044 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 2.974      ;
; -0.044 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 2.974      ;
; -0.044 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 2.974      ;
; -0.044 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 2.974      ;
; -0.044 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 2.974      ;
; -0.044 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 2.974      ;
; -0.044 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 2.974      ;
; 0.034  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.045      ;
; 0.034  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.045      ;
; 0.034  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.045      ;
; 0.034  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.045      ;
; 0.034  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.045      ;
; 0.034  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.045      ;
; 0.034  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.045      ;
; 0.034  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.045      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.092      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.092      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.092      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.092      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.092      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.092      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.092      ;
; 0.112  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.132      ;
; 0.112  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.132      ;
; 0.112  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.132      ;
; 0.112  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.132      ;
; 0.112  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.132      ;
; 0.112  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.132      ;
; 0.112  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.132      ;
; 0.112  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.132      ;
; 0.174  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.765      ; 3.190      ;
; 0.174  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.765      ; 3.190      ;
; 0.174  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.765      ; 3.190      ;
; 0.174  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.765      ; 3.190      ;
; 0.214  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.777      ; 3.242      ;
; 0.214  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.777      ; 3.242      ;
; 0.214  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.777      ; 3.242      ;
; 0.214  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.777      ; 3.242      ;
; 0.214  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.777      ; 3.242      ;
; 0.214  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.777      ; 3.242      ;
; 0.214  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.777      ; 3.242      ;
; 0.214  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.777      ; 3.242      ;
; 0.249  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.264      ;
; 0.249  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.264      ;
; 0.249  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.264      ;
; 0.249  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.264      ;
; 0.249  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.264      ;
; 0.249  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.264      ;
; 0.249  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.264      ;
; 0.249  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.264      ;
; 0.286  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.297      ;
; 0.286  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.297      ;
; 0.286  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.297      ;
; 0.286  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.297      ;
; 0.286  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.297      ;
; 0.286  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.297      ;
; 0.286  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.297      ;
; 0.286  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.760      ; 3.297      ;
; 0.292  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.768      ; 3.311      ;
; 0.326  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.348      ;
; 0.326  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.348      ;
; 0.326  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.348      ;
; 0.326  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.348      ;
; 0.326  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.348      ;
; 0.326  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.348      ;
; 0.326  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.348      ;
; 0.326  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.348      ;
; 0.340  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.360      ;
; 0.340  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.360      ;
; 0.340  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.769      ; 3.360      ;
; 0.409  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.424      ;
; 0.409  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.424      ;
; 0.409  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.424      ;
; 0.409  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 3.424      ;
; 0.499  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.750      ; 3.500      ;
; 0.499  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.750      ; 3.500      ;
; 0.499  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.750      ; 3.500      ;
; 0.499  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.750      ; 3.500      ;
; 0.645  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.667      ;
; 0.645  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.667      ;
; 0.645  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.667      ;
; 0.645  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.667      ;
; 0.645  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.667      ;
; 0.645  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.667      ;
; 0.645  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.667      ;
; 0.645  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.771      ; 3.667      ;
; 0.779  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.736      ; 3.766      ;
; 0.929  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 3.947      ;
; 0.929  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 3.947      ;
; 0.929  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 3.947      ;
; 0.929  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 3.947      ;
; 0.929  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 3.947      ;
; 0.929  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 3.947      ;
; 0.929  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.767      ; 3.947      ;
; 0.962  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.747      ; 3.960      ;
; 0.962  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.747      ; 3.960      ;
; 1.107  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 4.122      ;
; 1.107  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 4.122      ;
; 1.107  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 2.764      ; 4.122      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                                                  ;
+-------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.224 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.427     ; 1.048      ;
; 1.431 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.427     ; 1.255      ;
; 1.541 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.429     ; 1.363      ;
; 1.554 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.427     ; 1.378      ;
; 1.557 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.427     ; 1.381      ;
; 1.628 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.427     ; 1.452      ;
; 1.633 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.427     ; 1.457      ;
; 1.928 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.415     ; 1.764      ;
; 1.961 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.426     ; 1.786      ;
; 1.986 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.426     ; 1.811      ;
; 2.045 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.415     ; 1.881      ;
; 2.060 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.426     ; 1.885      ;
; 2.063 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.427     ; 1.887      ;
; 2.064 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.427     ; 1.888      ;
; 2.112 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.427     ; 1.936      ;
; 2.122 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.415     ; 1.958      ;
; 2.122 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.427     ; 1.946      ;
; 2.193 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.415     ; 2.029      ;
; 2.194 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.426     ; 2.019      ;
; 2.208 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.415     ; 2.044      ;
; 2.210 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.427     ; 2.034      ;
; 2.296 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.415     ; 2.132      ;
; 2.297 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.415     ; 2.133      ;
; 2.342 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.426     ; 2.167      ;
; 2.391 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.415     ; 2.227      ;
+-------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.482 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.390     ; 0.843      ;
; 1.599 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.393     ; 0.957      ;
; 1.631 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.389     ; 0.993      ;
; 1.633 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.390     ; 0.994      ;
; 1.640 ; Ob:inst1|block_name:inst14|y[24]                                                                 ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.427     ; 0.964      ;
; 1.661 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.392     ; 1.020      ;
; 1.704 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.392     ; 1.063      ;
; 1.728 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.390     ; 1.089      ;
; 1.728 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.390     ; 1.089      ;
; 1.754 ; Ob:inst1|block_name:inst14|y[0]                                                                  ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.427     ; 1.078      ;
; 1.788 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.402     ; 1.137      ;
; 1.827 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.391     ; 1.187      ;
; 1.886 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.389     ; 1.248      ;
; 1.891 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.390     ; 1.252      ;
; 2.005 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 1.353      ;
; 2.042 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 1.389      ;
; 2.052 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 1.399      ;
; 2.072 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 1.419      ;
; 2.072 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 1.419      ;
; 2.076 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.392     ; 1.435      ;
; 2.081 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.392     ; 1.440      ;
; 2.108 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 1.455      ;
; 2.112 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 1.459      ;
; 2.149 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 1.497      ;
; 2.186 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.406     ; 1.531      ;
; 2.243 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 1.591      ;
; 2.318 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 1.666      ;
; 2.330 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 1.677      ;
; 2.338 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.407     ; 1.682      ;
; 2.420 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.392     ; 1.779      ;
; 2.421 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 1.769      ;
; 2.445 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 1.793      ;
; 2.452 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.391     ; 1.812      ;
; 2.552 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 1.900      ;
; 2.552 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.402     ; 1.901      ;
; 2.588 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 1.936      ;
; 2.668 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 2.016      ;
; 2.678 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 2.026      ;
; 2.784 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.404     ; 2.131      ;
; 2.818 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.395     ; 2.174      ;
; 2.942 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.391     ; 2.302      ;
; 2.987 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.402     ; 2.336      ;
; 2.997 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.402     ; 2.346      ;
; 3.042 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.402     ; 2.391      ;
; 3.059 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.391     ; 2.419      ;
; 3.085 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 2.433      ;
; 3.091 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 2.439      ;
; 3.136 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 2.484      ;
; 3.147 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 2.495      ;
; 3.158 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.391     ; 2.518      ;
; 3.225 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.391     ; 2.585      ;
; 3.235 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.391     ; 2.595      ;
; 3.268 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.403     ; 2.616      ;
; 3.306 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.391     ; 2.666      ;
; 3.349 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.402     ; 2.698      ;
; 3.358 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.391     ; 2.718      ;
; 3.453 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.391     ; 2.813      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 2.112 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 0.000        ; -1.688     ; 0.665      ;
; 2.216 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 0.000        ; -1.688     ; 0.769      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                          ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -3.114 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 1.000        ; -2.277     ; 1.766      ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                          ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -2.087 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.053     ; 1.953      ;
; -1.823 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -1.055     ; 1.687      ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.489 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.691     ; 1.717      ;
; -1.352 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.693     ; 1.578      ;
; -1.199 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 2.123      ;
; -1.014 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.064     ; 1.949      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.125  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.059      ; 2.123      ;
; -1.125  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.059      ; 2.123      ;
; -0.938  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.949      ;
; -0.938  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.949      ;
; 497.304 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.094     ; 2.591      ;
; 998.209 ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 1.717      ;
; 998.209 ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 1.717      ;
; 998.348 ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 1.578      ;
; 998.348 ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 1.578      ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.782   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 1.746      ;
; 0.782   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 1.746      ;
; 1.062   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.680      ; 2.013      ;
; 1.062   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.680      ; 2.013      ;
; 1.193   ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.457      ;
; 1.193   ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.457      ;
; 1.299   ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.563      ;
; 1.299   ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.563      ;
; 502.193 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.052      ; 2.446      ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.278 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.072     ; 1.457      ;
; 1.382 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.070     ; 1.563      ;
; 1.491 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.064      ; 1.746      ;
; 1.769 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.053      ; 2.013      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                          ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.813 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.452     ; 1.612      ;
; 2.045 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.450     ; 1.846      ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                          ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 3.135 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 0.000        ; -1.725     ; 1.651      ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.262  ; 0.480        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.331  ; 0.517        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.332  ; 0.518        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[26]'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst51                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst52                     ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst51                     ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst52                     ;
; 0.314  ; 0.500        ; 0.186          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst51                     ;
; 0.314  ; 0.500        ; 0.186          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst52                     ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst51|clk                    ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst52|clk                    ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|inclk[0] ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]|q                ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|inclk[0] ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|outclk   ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst51|clk                    ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst52|clk                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[25]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; Ob:inst1|inst49      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; Ob:inst1|inst49      ;
; 0.346  ; 0.532        ; 0.186          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; Ob:inst1|inst49      ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst49|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst14|y[25]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst14|y[25]|q ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst49|clk     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.895 ; 19.895       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.912 ; 19.912       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.088 ; 20.088       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.105 ; 20.105       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.136 ; 20.136       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.136 ; 20.136       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 499.727 ; 499.945      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[16]                                                                              ;
; 499.727 ; 499.945      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[22]                                                                              ;
; 499.727 ; 499.945      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[7]                                                                               ;
; 499.729 ; 499.947      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[15]                                                                             ;
; 499.729 ; 499.947      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[22]                                                                             ;
; 499.729 ; 499.947      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[23]                                                                             ;
; 499.729 ; 499.947      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[25]                                                                             ;
; 499.729 ; 499.947      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[26]                                                                             ;
; 499.729 ; 499.947      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[2]                                                                              ;
; 499.729 ; 499.947      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[11]                                                                              ;
; 499.729 ; 499.947      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[15]                                                                              ;
; 499.729 ; 499.947      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[19]                                                                              ;
; 499.729 ; 499.947      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[27]                                                                              ;
; 499.729 ; 499.947      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[6]                                                                               ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[0]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[12]                                                                             ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[1]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[27]                                                                             ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[28]                                                                             ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[3]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[4]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[5]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[6]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[9]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[0]                                                                               ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[10]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[13]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[17]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[18]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[20]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[21]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[24]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[25]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[26]                                                                              ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[2]                                                                               ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[5]                                                                               ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[8]                                                                               ;
; 499.730 ; 499.948      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[9]                                                                               ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[11]                                                                             ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[14]                                                                             ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[16]                                                                             ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[17]                                                                             ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[18]                                                                             ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[21]                                                                             ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[24]                                                                             ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[29]                                                                             ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[30]                                                                             ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[8]                                                                              ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[12]                                                                              ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[14]                                                                              ;
; 499.731 ; 499.949      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[23]                                                                              ;
; 499.732 ; 499.950      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[10]                                                                             ;
; 499.732 ; 499.950      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[13]                                                                             ;
; 499.732 ; 499.950      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[19]                                                                             ;
; 499.732 ; 499.950      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[20]                                                                             ;
; 499.732 ; 499.950      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[31]                                                                             ;
; 499.732 ; 499.950      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|pc[7]                                                                              ;
; 499.732 ; 499.950      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|block_name:inst14|y[4]                                                                               ;
; 499.740 ; 499.958      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.740 ; 499.958      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.740 ; 499.958      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0]              ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1]              ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2]              ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3]              ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4]              ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5]              ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6]              ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7]              ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8]              ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|FF:inst62|lpm_ff:lpm_ff_component|dffs[0]                                                            ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                                          ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                                          ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                                          ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                                          ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                                          ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                                          ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                                          ;
; 499.770 ; 499.956      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                                          ;
; 499.772 ; 499.958      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                               ;
; 499.772 ; 499.958      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                               ;
; 499.772 ; 499.958      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                               ;
; 499.772 ; 499.958      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                               ;
; 499.772 ; 499.958      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                               ;
; 499.772 ; 499.958      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                               ;
; 499.772 ; 499.958      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                               ;
; 499.772 ; 499.958      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                               ;
; 499.772 ; 499.958      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                              ;
; 499.772 ; 499.958      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                    ;
; 499.772 ; 499.958      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.773 ; 499.959      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]              ;
; 499.773 ; 499.959      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]              ;
; 499.773 ; 499.959      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]              ;
; 499.773 ; 499.959      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]              ;
; 499.773 ; 499.959      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]              ;
; 499.773 ; 499.959      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]              ;
; 499.773 ; 499.959      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]              ;
; 499.773 ; 499.959      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7]              ;
; 499.773 ; 499.959      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                ;
; 499.773 ; 499.959      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.504 ; 4.730 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 4.504 ; 4.730 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 3.408 ; 3.704 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 2.666 ; 2.930 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 2.099 ; 2.450 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 1.988 ; 2.214 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.078 ; 2.437 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 2.265 ; 2.539 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 2.339 ; 2.520 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; 5.461 ; 5.798 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 5.752 ; 6.065 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 1.497 ; 1.798 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 1.497 ; 1.798 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 1.155 ; 1.494 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.686 ; -0.955 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.959 ; -1.303 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.946 ; -1.253 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.911 ; -1.192 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -1.134 ; -1.498 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.877 ; -1.113 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.792 ; -1.099 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.686 ; -0.955 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.916 ; -1.169 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; -4.854 ; -5.197 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -5.161 ; -5.463 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -0.374 ; -0.703 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; -0.706 ; -0.993 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -0.374 ; -0.703 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; Ob:inst1|block_name:inst14|y[25]    ; 6.240  ; 6.449  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  led[6]   ; Ob:inst1|block_name:inst14|y[25]    ; 6.240  ; 6.449  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[25]    ; 10.498 ; 10.137 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[0] ; Ob:inst1|block_name:inst14|y[25]    ; 10.498 ; 10.137 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[4] ; Ob:inst1|block_name:inst14|y[25]    ; 8.284  ; 8.082  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[26]    ; 11.349 ; 10.983 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[1] ; Ob:inst1|block_name:inst14|y[26]    ; 10.770 ; 10.516 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[2] ; Ob:inst1|block_name:inst14|y[26]    ; 11.349 ; 10.983 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
; led[*]    ; USBBridge:inst|USBRDn               ; 5.525  ; 5.565  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 5.525  ; 5.565  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 16.815 ; 16.313 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 13.637 ; 13.254 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 14.651 ; 14.389 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 12.264 ; 12.054 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 14.554 ; 14.295 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 13.840 ; 13.534 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 14.877 ; 14.514 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 14.516 ; 14.139 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 16.815 ; 16.313 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 3.399  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 3.298  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.131 ; 11.689 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.725 ; 11.259 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.681 ; 10.457 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.374  ; 9.154  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.021 ; 10.824 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.124  ; 8.934  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.675  ; 8.478  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.803  ; 8.593  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.131 ; 11.689 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 9.136  ; 9.363  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 9.136  ; 9.363  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 4.158  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 40.353 ; 39.837 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 13.412 ; 13.033 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 9.244  ; 9.213  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 8.866  ; 8.809  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 40.353 ; 39.837 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 33.242 ; 32.935 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.934  ; 7.770  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 8.244  ; 8.123  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 10.476 ; 10.441 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.068  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.068  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 22.571 ; 21.769 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.573 ; 14.609 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 15.105 ; 14.863 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 14.738 ; 14.455 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 22.571 ; 21.769 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 13.553 ; 13.194 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 12.188 ; 11.825 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 9.616  ; 9.370  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 15.082 ; 14.903 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.272  ; 4.149  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; Ob:inst1|block_name:inst14|y[25]    ; 6.070  ; 6.270  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  led[6]   ; Ob:inst1|block_name:inst14|y[25]    ; 6.070  ; 6.270  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[25]    ; 7.954  ; 7.737  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[0] ; Ob:inst1|block_name:inst14|y[25]    ; 10.103 ; 9.741  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[4] ; Ob:inst1|block_name:inst14|y[25]    ; 7.954  ; 7.737  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[26]    ; 10.370 ; 10.106 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[1] ; Ob:inst1|block_name:inst14|y[26]    ; 10.370 ; 10.106 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[2] ; Ob:inst1|block_name:inst14|y[26]    ; 10.918 ; 10.549 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
; led[*]    ; USBBridge:inst|USBRDn               ; 4.741  ; 4.822  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 4.741  ; 4.822  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 7.257  ; 7.151  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 9.537  ; 9.208  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 7.257  ; 7.151  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 7.886  ; 7.775  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 8.337  ; 8.136  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 7.813  ; 7.600  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.075  ; 7.895  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 7.685  ; 7.440  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.364  ; 8.081  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 3.353  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 3.256  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.612  ; 7.431  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.500 ; 10.039 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.460  ; 9.167  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.138  ; 7.868  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.668  ; 9.352  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.612  ; 7.431  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.749  ; 7.550  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.850  ; 7.564  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.768 ; 10.276 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.446  ; 3.755  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.446  ; 8.673  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 3.755  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 5.155  ; 4.990  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.973  ; 6.914  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 6.332  ; 6.182  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.935  ; 5.849  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.900  ; 5.816  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.097  ; 5.980  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 5.155  ; 4.990  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.413  ; 5.289  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 6.883  ; 6.575  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 3.661  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 3.661  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.968  ; 3.930  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 4.606  ; 4.551  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 4.305  ; 4.251  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 4.607  ; 4.500  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 4.305  ; 4.251  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 5.141  ; 5.036  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.968  ; 3.930  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.968  ; 3.930  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.141  ; 5.036  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 3.875  ; 3.756  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 5.777 ; 5.777 ; 5.928 ; 5.926 ;
; mode_usb_n ; usb_d[1]    ; 5.466 ; 5.466 ; 5.615 ; 5.613 ;
; mode_usb_n ; usb_d[2]    ; 5.724 ; 5.724 ; 5.929 ; 5.927 ;
; mode_usb_n ; usb_d[3]    ; 5.466 ; 5.466 ; 5.615 ; 5.613 ;
; mode_usb_n ; usb_d[4]    ; 6.281 ; 6.281 ; 6.496 ; 6.495 ;
; mode_usb_n ; usb_d[5]    ; 5.130 ; 5.130 ; 5.263 ; 5.261 ;
; mode_usb_n ; usb_d[6]    ; 5.130 ; 5.130 ; 5.263 ; 5.261 ;
; mode_usb_n ; usb_d[7]    ; 6.281 ; 6.281 ; 6.496 ; 6.495 ;
; mode_usb_n ; usb_rdn     ; 3.471 ; 3.470 ; 3.657 ; 3.657 ;
; mode_usb_n ; usb_wr      ; 3.485 ; 3.484 ; 3.638 ; 3.638 ;
; sw[0]      ; led[0]      ;       ; 5.632 ; 5.917 ;       ;
; sw[1]      ; led[1]      ;       ; 6.002 ; 6.177 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 5.482 ; 5.367 ; 5.525 ; 5.525 ;
; mode_usb_n ; usb_d[1]    ; 5.182 ; 5.067 ; 5.224 ; 5.224 ;
; mode_usb_n ; usb_d[2]    ; 5.431 ; 5.316 ; 5.526 ; 5.526 ;
; mode_usb_n ; usb_d[3]    ; 5.182 ; 5.067 ; 5.224 ; 5.224 ;
; mode_usb_n ; usb_d[4]    ; 5.957 ; 5.852 ; 6.073 ; 6.073 ;
; mode_usb_n ; usb_d[5]    ; 4.861 ; 4.746 ; 4.887 ; 4.887 ;
; mode_usb_n ; usb_d[6]    ; 4.861 ; 4.746 ; 4.887 ; 4.887 ;
; mode_usb_n ; usb_d[7]    ; 5.957 ; 5.852 ; 6.073 ; 6.073 ;
; mode_usb_n ; usb_rdn     ; 3.219 ; 3.219 ; 3.507 ; 3.402 ;
; mode_usb_n ; usb_wr      ; 3.232 ; 3.232 ; 3.489 ; 3.384 ;
; sw[0]      ; led[0]      ;       ; 5.523 ; 5.795 ;       ;
; sw[1]      ; led[1]      ;       ; 5.875 ; 6.045 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -6.341 ; -295.599      ;
; USBBridge:inst|USBRDn                             ; -1.832 ; -158.309      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.662 ; -29.648       ;
; Ob:inst1|block_name:inst14|y[26]                  ; -0.936 ; -1.478        ;
; Ob:inst1|block_name:inst14|y[25]                  ; -0.855 ; -0.855        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.554 ; -8.959        ;
; USBBridge:inst|USBRDn                             ; -0.253 ; -10.382       ;
; Ob:inst1|block_name:inst14|y[26]                  ; 0.588  ; 0.000         ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0.780  ; 0.000         ;
; Ob:inst1|block_name:inst14|y[25]                  ; 1.156  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Ob:inst1|block_name:inst14|y[25]                  ; -1.212 ; -1.212        ;
; Ob:inst1|block_name:inst14|y[26]                  ; -0.627 ; -1.097        ;
; USBBridge:inst|USBRDn                             ; -0.461 ; -0.854        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.193 ; -0.488        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.284 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 0.674 ; 0.000         ;
; Ob:inst1|block_name:inst14|y[26]                  ; 0.766 ; 0.000         ;
; Ob:inst1|block_name:inst14|y[25]                  ; 1.550 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.000  ; -116.000      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.000  ; -32.000       ;
; Ob:inst1|block_name:inst14|y[26]                  ; -1.000  ; -2.000        ;
; Ob:inst1|block_name:inst14|y[25]                  ; -1.000  ; -1.000        ;
; clk_25mhz                                         ; 19.597  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.613 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                          ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -6.341 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[4]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 7.209      ;
; -6.225 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[1]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 7.093      ;
; -6.119 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[3]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 6.987      ;
; -6.100 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[20]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 6.954      ;
; -6.090 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[29]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 6.945      ;
; -6.079 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[25]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.068     ; 6.938      ;
; -6.053 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[0]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 6.921      ;
; -6.035 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[10]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.074     ; 6.888      ;
; -6.031 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[14]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 6.887      ;
; -6.011 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[23]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.079     ; 6.859      ;
; -6.006 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[2]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.067     ; 6.866      ;
; -5.998 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[28]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 6.843      ;
; -5.997 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[12]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.081     ; 6.843      ;
; -5.996 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[13]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.078     ; 6.845      ;
; -5.993 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[31]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.075     ; 6.845      ;
; -5.992 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[7]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.075     ; 6.844      ;
; -5.984 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[16]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 6.840      ;
; -5.970 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[17]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 6.824      ;
; -5.941 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[18]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.072     ; 6.796      ;
; -5.939 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[21]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 6.795      ;
; -5.936 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[30]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 6.790      ;
; -5.926 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[11]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.070     ; 6.783      ;
; -5.923 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[19]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.074     ; 6.776      ;
; -5.921 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[24]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.070     ; 6.778      ;
; -5.918 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[15]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.086     ; 6.759      ;
; -5.917 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[6]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 6.785      ;
; -5.905 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[27]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.077     ; 6.755      ;
; -5.897 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[8]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.076     ; 6.748      ;
; -5.893 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[22]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.078     ; 6.742      ;
; -5.888 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[26]                                ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.083     ; 6.732      ;
; -5.864 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[9]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 6.709      ;
; -5.804 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|pc[5]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 6.672      ;
; -5.499 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[20]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.067     ; 6.359      ;
; -5.456 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[0]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 6.324      ;
; -5.343 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[10]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 6.211      ;
; -5.042 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[7]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 5.896      ;
; -4.645 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[6]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.066     ; 5.506      ;
; -4.644 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[19]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.066     ; 5.505      ;
; -4.624 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[11]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.067     ; 5.484      ;
; -4.425 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[5]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.067     ; 5.285      ;
; -4.328 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[18]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.067     ; 5.188      ;
; -4.206 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[12]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.061     ; 5.072      ;
; -4.190 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[14]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.071     ; 5.046      ;
; -4.025 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[8]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.058     ; 4.894      ;
; -4.001 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[13]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.058     ; 4.870      ;
; -3.928 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[9]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 4.796      ;
; -3.872 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[2]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.068     ; 4.731      ;
; -3.794 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[21]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 4.662      ;
; -3.654 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[17]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.067     ; 4.514      ;
; -3.610 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[27]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.066     ; 4.471      ;
; -3.388 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[25]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 4.256      ;
; -3.370 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[4]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.078     ; 4.219      ;
; -3.307 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[15]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.066     ; 4.168      ;
; -3.251 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[16]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 4.105      ;
; -3.159 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[24]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 4.027      ;
; -2.799 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[26]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.059     ; 3.667      ;
; -2.700 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[22]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.075     ; 3.552      ;
; -2.597 ; USBBridge:inst|DOStrobes[0]                                ; Ob:inst1|block_name:inst14|y[23]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.061     ; 3.463      ;
; -0.201 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|y[27]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.492      ; 2.225      ;
; -0.018 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 1.014      ;
; -0.018 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.069      ; 1.014      ;
; -0.014 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                              ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 1.021      ;
; 0.090  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                              ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.638      ; 2.080      ;
; 0.149  ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                              ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 0.858      ;
; 0.166  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 0.839      ;
; 0.167  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 0.838      ;
; 0.168  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 0.837      ;
; 0.179  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.638      ; 1.991      ;
; 0.182  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 0.823      ;
; 0.186  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[31]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.483      ; 1.829      ;
; 0.186  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.085      ; 0.826      ;
; 0.189  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 0.816      ;
; 0.192  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[23]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.479      ; 1.819      ;
; 0.195  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[4]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.499      ; 1.836      ;
; 0.195  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.085      ; 0.817      ;
; 0.200  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[30]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.485      ; 1.817      ;
; 0.213  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[19]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.484      ; 1.803      ;
; 0.215  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.085      ; 0.797      ;
; 0.216  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[0]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.499      ; 1.815      ;
; 0.216  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 0.789      ;
; 0.217  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.085      ; 0.795      ;
; 0.217  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.085      ; 0.795      ;
; 0.218  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.088      ; 0.797      ;
; 0.219  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.085      ; 0.793      ;
; 0.220  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.085      ; 0.792      ;
; 0.223  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.085      ; 0.789      ;
; 0.224  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.085      ; 0.788      ;
; 0.225  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 0.782      ;
; 0.231  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 0.776      ;
; 0.231  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 0.776      ;
; 0.232  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.086      ; 0.781      ;
; 0.235  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[12]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.477      ; 1.774      ;
; 0.235  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 0.772      ;
; 0.239  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[8]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.482      ; 1.775      ;
; 0.242  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.086      ; 0.771      ;
; 0.242  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.088      ; 0.773      ;
; 0.243  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[22]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.480      ; 1.769      ;
; 0.244  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[11]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.488      ; 1.776      ;
; 0.245  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.086      ; 0.768      ;
; 0.245  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 0.762      ;
+--------+------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.832 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.766      ;
; -1.832 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.766      ;
; -1.832 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.766      ;
; -1.832 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.766      ;
; -1.832 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.766      ;
; -1.832 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.766      ;
; -1.832 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.766      ;
; -1.832 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.766      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.765      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.765      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.765      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.765      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.765      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.765      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.765      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.765      ;
; -1.824 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.773      ;
; -1.823 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.772      ;
; -1.777 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.162     ; 1.602      ;
; -1.755 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.701      ;
; -1.755 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.701      ;
; -1.755 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.701      ;
; -1.755 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.701      ;
; -1.755 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.701      ;
; -1.755 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.701      ;
; -1.755 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.701      ;
; -1.755 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.701      ;
; -1.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.700      ;
; -1.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.700      ;
; -1.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.700      ;
; -1.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.700      ;
; -1.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.700      ;
; -1.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.700      ;
; -1.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.700      ;
; -1.754 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.041     ; 2.700      ;
; -1.743 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.692      ;
; -1.741 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.162     ; 1.566      ;
; -1.688 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.078     ; 1.597      ;
; -1.652 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.078     ; 1.561      ;
; -1.647 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.595      ;
; -1.647 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.595      ;
; -1.647 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.595      ;
; -1.647 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.595      ;
; -1.647 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.595      ;
; -1.647 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.595      ;
; -1.647 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.595      ;
; -1.646 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.594      ;
; -1.646 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.594      ;
; -1.646 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.594      ;
; -1.646 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.594      ;
; -1.646 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.594      ;
; -1.646 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.594      ;
; -1.646 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.039     ; 2.594      ;
; -1.608 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.162     ; 1.433      ;
; -1.605 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.540      ;
; -1.605 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.540      ;
; -1.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.514      ;
; -1.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.514      ;
; -1.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.514      ;
; -1.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.514      ;
; -1.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.514      ;
; -1.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.514      ;
; -1.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.514      ;
; -1.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.514      ;
; -1.572 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.521      ;
; -1.569 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.504      ;
; -1.569 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[3]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 2.504      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.517      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.517      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.517      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.517      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.517      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.517      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.517      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.501      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.501      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.501      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.501      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.501      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.501      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.501      ;
; -1.567 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.501      ;
; -1.559 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.162     ; 1.384      ;
; -1.559 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.508      ;
; -1.555 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.162     ; 1.380      ;
; -1.548 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.482      ;
; -1.548 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.482      ;
; -1.548 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.482      ;
; -1.548 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.482      ;
; -1.548 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.482      ;
; -1.548 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.482      ;
; -1.548 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.482      ;
; -1.548 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.482      ;
; -1.519 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.078     ; 1.428      ;
; -1.504 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.451      ;
; -1.504 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.451      ;
; -1.504 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.451      ;
; -1.504 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.451      ;
; -1.504 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.451      ;
; -1.504 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.040     ; 2.451      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.662 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.491     ; 1.578      ;
; -1.602 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.491     ; 1.518      ;
; -1.591 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 1.502      ;
; -1.566 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.491     ; 1.482      ;
; -1.534 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 1.445      ;
; -1.533 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 1.442      ;
; -1.527 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.491     ; 1.443      ;
; -1.518 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.491     ; 1.434      ;
; -1.500 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.491     ; 1.416      ;
; -1.490 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 1.399      ;
; -1.486 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 1.395      ;
; -1.463 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 1.372      ;
; -1.443 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 1.352      ;
; -1.439 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.491     ; 1.355      ;
; -1.437 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 1.348      ;
; -1.408 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 1.319      ;
; -1.404 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.495     ; 1.316      ;
; -1.397 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 1.308      ;
; -1.378 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.491     ; 1.294      ;
; -1.363 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 1.271      ;
; -1.280 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 1.189      ;
; -1.278 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 1.187      ;
; -1.220 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 1.129      ;
; -1.216 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.491     ; 1.132      ;
; -1.205 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 1.114      ;
; -1.165 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 1.074      ;
; -1.147 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 1.056      ;
; -1.136 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.492     ; 1.051      ;
; -1.073 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.497     ; 0.983      ;
; -1.073 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.502     ; 0.978      ;
; -1.066 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.974      ;
; -1.051 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 0.960      ;
; -1.026 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.500     ; 0.933      ;
; -0.950 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.498     ; 0.859      ;
; -0.932 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.840      ;
; -0.911 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.819      ;
; -0.909 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.497     ; 0.819      ;
; -0.908 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.816      ;
; -0.907 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.815      ;
; -0.907 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.492     ; 0.822      ;
; -0.902 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.492     ; 0.817      ;
; -0.895 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.803      ;
; -0.886 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.499     ; 0.794      ;
; -0.835 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.490     ; 0.752      ;
; -0.769 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.488     ; 0.688      ;
; -0.764 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.496     ; 0.675      ;
; -0.735 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.489     ; 0.653      ;
; -0.731 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.489     ; 0.649      ;
; -0.730 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.491     ; 0.646      ;
; -0.714 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.492     ; 0.629      ;
; -0.680 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.492     ; 0.595      ;
; -0.664 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.488     ; 0.583      ;
; -0.652 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.489     ; 0.570      ;
; -0.630 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.492     ; 0.545      ;
; -0.567 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.489     ; 0.485      ;
; -0.524 ; Ob:inst1|block_name:inst14|y[0]                                                                  ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.318     ; 0.613      ;
; -0.467 ; Ob:inst1|block_name:inst14|y[24]                                                                 ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.318     ; 0.556      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                                                  ;
+--------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.936 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.603     ; 1.240      ;
; -0.908 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.608     ; 1.207      ;
; -0.885 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.603     ; 1.189      ;
; -0.874 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.603     ; 1.178      ;
; -0.853 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.608     ; 1.152      ;
; -0.836 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.603     ; 1.140      ;
; -0.833 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.603     ; 1.137      ;
; -0.811 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.610     ; 1.108      ;
; -0.781 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.603     ; 1.085      ;
; -0.762 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.610     ; 1.059      ;
; -0.758 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.610     ; 1.055      ;
; -0.747 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.608     ; 1.046      ;
; -0.741 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.603     ; 1.045      ;
; -0.735 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.610     ; 1.032      ;
; -0.728 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.608     ; 1.027      ;
; -0.724 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.610     ; 1.021      ;
; -0.717 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.608     ; 1.016      ;
; -0.691 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.603     ; 0.995      ;
; -0.552 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.610     ; 0.849      ;
; -0.550 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.610     ; 0.847      ;
; -0.542 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.612     ; 0.837      ;
; -0.492 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.610     ; 0.789      ;
; -0.488 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.610     ; 0.785      ;
; -0.419 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.610     ; 0.716      ;
; -0.308 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.610     ; 0.605      ;
+--------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.855 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 1.000        ; -1.314     ; 0.458      ;
; -0.788 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 1.000        ; -1.314     ; 0.391      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                          ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.554 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.936      ; 1.671      ;
; -0.458 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                              ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.936      ; 1.767      ;
; -0.334 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[0]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.777      ; 1.732      ;
; -0.300 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[16]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.764      ; 1.753      ;
; -0.295 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[24]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.765      ; 1.759      ;
; -0.288 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[4]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.777      ; 1.778      ;
; -0.288 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[7]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.760      ; 1.761      ;
; -0.281 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[18]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.764      ; 1.772      ;
; -0.280 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[21]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.764      ; 1.773      ;
; -0.275 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[17]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.762      ; 1.776      ;
; -0.271 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[28]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.752      ; 1.770      ;
; -0.270 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[10]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.780      ;
; -0.269 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[13]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.757      ; 1.777      ;
; -0.267 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[9]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.752      ; 1.774      ;
; -0.263 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[20]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.762      ; 1.788      ;
; -0.262 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[29]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.764      ; 1.791      ;
; -0.261 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[27]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.758      ; 1.786      ;
; -0.251 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[14]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.764      ; 1.802      ;
; -0.248 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[25]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.768      ; 1.809      ;
; -0.248 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[15]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.749      ; 1.790      ;
; -0.244 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[8]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.759      ; 1.804      ;
; -0.244 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[11]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.765      ; 1.810      ;
; -0.241 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[26]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.752      ; 1.800      ;
; -0.235 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[22]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.757      ; 1.811      ;
; -0.226 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[12]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.754      ; 1.817      ;
; -0.210 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[19]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.761      ; 1.840      ;
; -0.187 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[30]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.763      ; 1.865      ;
; -0.182 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[23]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.756      ; 1.863      ;
; -0.174 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[31]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.760      ; 1.875      ;
; -0.159 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|y[27]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.769      ; 1.899      ;
; -0.059 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.575      ;
; -0.049 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.593      ;
; -0.047 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.587      ;
; -0.046 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.588      ;
; -0.045 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.589      ;
; -0.044 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.598      ;
; -0.044 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.592      ;
; -0.043 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.593      ;
; -0.039 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.595      ;
; -0.035 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.599      ;
; -0.034 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.600      ;
; -0.034 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.608      ;
; -0.034 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.602      ;
; -0.033 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.609      ;
; -0.030 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.612      ;
; -0.030 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.612      ;
; -0.029 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.613      ;
; -0.028 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.606      ;
; -0.028 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.614      ;
; -0.028 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.614      ;
; -0.028 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.614      ;
; -0.027 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.615      ;
; -0.018 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.623      ;
; -0.018 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.618      ;
; -0.015 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.626      ;
; -0.012 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.629      ;
; -0.008 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.633      ;
; -0.006 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.635      ;
; -0.002 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.642      ;
; -0.001 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.640      ;
; 0.000  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.635      ;
; 0.003  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.648      ;
; 0.004  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.649      ;
; 0.012  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.653      ;
; 0.014  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.655      ;
; 0.015  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.656      ;
; 0.016  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.657      ;
; 0.017  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.658      ;
; 0.018  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.659      ;
; 0.019  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.660      ;
; 0.019  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.660      ;
; 0.019  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.661      ;
; 0.022  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.663      ;
; 0.022  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 0.667      ;
; 0.025  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.661      ;
; 0.028  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.664      ;
; 0.028  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.664      ;
; 0.033  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.667      ;
; 0.034  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.670      ;
; 0.035  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.669      ;
; 0.040  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.674      ;
; 0.043  ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                              ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.678      ;
; 0.045  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.679      ;
; 0.045  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.679      ;
; 0.083  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.717      ;
; 0.094  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[24]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.765      ; 1.648      ;
; 0.096  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[16]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.764      ; 1.649      ;
; 0.106  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[21]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.764      ; 1.659      ;
; 0.107  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[18]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.764      ; 1.660      ;
; 0.108  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[7]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.760      ; 1.657      ;
; 0.111  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[13]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.757      ; 1.657      ;
; 0.112  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[20]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.762      ; 1.663      ;
; 0.112  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[9]                                                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.752      ; 1.653      ;
; 0.115  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[29]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.764      ; 1.668      ;
; 0.115  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[27]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.758      ; 1.662      ;
; 0.122  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[17]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.762      ; 1.673      ;
; 0.122  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[28]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.752      ; 1.663      ;
; 0.123  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[10]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.761      ; 1.673      ;
; 0.131  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[25]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.768      ; 1.688      ;
; 0.131  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; Ob:inst1|block_name:inst14|pc[14]                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.764      ; 1.684      ;
+--------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.253 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 1.567      ;
; -0.253 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 1.567      ;
; -0.253 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 1.567      ;
; -0.253 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 1.567      ;
; -0.253 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 1.567      ;
; -0.253 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 1.567      ;
; -0.253 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 1.567      ;
; -0.253 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 1.567      ;
; -0.194 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.616      ;
; -0.194 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.616      ;
; -0.194 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.616      ;
; -0.194 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.616      ;
; -0.194 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.616      ;
; -0.194 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.616      ;
; -0.194 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.616      ;
; -0.194 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.616      ;
; -0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.657      ; 1.630      ;
; -0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.657      ; 1.630      ;
; -0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.657      ; 1.630      ;
; -0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.657      ; 1.630      ;
; -0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.657      ; 1.630      ;
; -0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.657      ; 1.630      ;
; -0.191 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.657      ; 1.630      ;
; -0.172 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.647      ;
; -0.172 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.647      ;
; -0.172 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.647      ;
; -0.172 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.647      ;
; -0.165 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.663      ; 1.662      ;
; -0.165 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.663      ; 1.662      ;
; -0.165 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.663      ; 1.662      ;
; -0.165 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.663      ; 1.662      ;
; -0.165 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.663      ; 1.662      ;
; -0.165 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.663      ; 1.662      ;
; -0.165 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.663      ; 1.662      ;
; -0.165 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.663      ; 1.662      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.658      ; 1.699      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.658      ; 1.699      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.658      ; 1.699      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.658      ; 1.699      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.658      ; 1.699      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.658      ; 1.699      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.658      ; 1.699      ;
; -0.123 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.658      ; 1.699      ;
; -0.090 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.727      ;
; -0.090 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.727      ;
; -0.090 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.727      ;
; -0.090 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.727      ;
; -0.090 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.727      ;
; -0.090 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.727      ;
; -0.090 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.727      ;
; -0.090 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.727      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.731      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.731      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.731      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.731      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.731      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.731      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.731      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.731      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.657      ; 1.733      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.657      ; 1.733      ;
; -0.088 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.657      ; 1.733      ;
; -0.066 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.744      ;
; -0.066 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.744      ;
; -0.066 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.744      ;
; -0.066 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.744      ;
; -0.066 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.744      ;
; -0.066 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.744      ;
; -0.066 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.744      ;
; -0.066 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.646      ; 1.744      ;
; -0.053 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 1.767      ;
; -0.052 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.765      ;
; -0.052 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.765      ;
; -0.052 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.765      ;
; -0.052 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.653      ; 1.765      ;
; 0.035  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.645      ; 1.844      ;
; 0.035  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.645      ; 1.844      ;
; 0.035  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.645      ; 1.844      ;
; 0.035  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.645      ; 1.844      ;
; 0.128  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.947      ;
; 0.128  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.947      ;
; 0.128  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.947      ;
; 0.128  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.947      ;
; 0.128  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.947      ;
; 0.128  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.947      ;
; 0.128  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.947      ;
; 0.128  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.655      ; 1.947      ;
; 0.169  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.634      ; 1.967      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 2.073      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 2.073      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 2.073      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 2.073      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 2.073      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 2.073      ;
; 0.253  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.656      ; 2.073      ;
; 0.267  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.642      ; 2.073      ;
; 0.267  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.642      ; 2.073      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.654      ; 2.166      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.654      ; 2.166      ;
; 0.348  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.654      ; 2.166      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                                                  ;
+-------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.588 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.244     ; 0.508      ;
; 0.713 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.244     ; 0.633      ;
; 0.769 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.244     ; 0.689      ;
; 0.772 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.244     ; 0.692      ;
; 0.777 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.246     ; 0.695      ;
; 0.810 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.244     ; 0.730      ;
; 0.812 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.244     ; 0.732      ;
; 0.983 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.237     ; 0.910      ;
; 1.006 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.243     ; 0.927      ;
; 1.010 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.243     ; 0.931      ;
; 1.042 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.237     ; 0.969      ;
; 1.045 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.244     ; 0.965      ;
; 1.051 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.243     ; 0.972      ;
; 1.061 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.244     ; 0.981      ;
; 1.085 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.244     ; 1.005      ;
; 1.089 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.244     ; 1.009      ;
; 1.099 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.237     ; 1.026      ;
; 1.117 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.237     ; 1.044      ;
; 1.126 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.237     ; 1.053      ;
; 1.132 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.244     ; 1.052      ;
; 1.143 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.243     ; 1.064      ;
; 1.174 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.237     ; 1.101      ;
; 1.196 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.237     ; 1.123      ;
; 1.199 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.243     ; 1.120      ;
; 1.254 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.237     ; 1.181      ;
+-------+------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.780 ; Ob:inst1|block_name:inst14|y[24]                                                                 ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.033      ; 0.477      ;
; 0.862 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.118     ; 0.408      ;
; 0.863 ; Ob:inst1|block_name:inst14|y[0]                                                                  ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.033      ; 0.560      ;
; 0.921 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.121     ; 0.464      ;
; 0.934 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.118     ; 0.480      ;
; 0.952 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.118     ; 0.498      ;
; 0.967 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 0.511      ;
; 0.987 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 0.531      ;
; 1.006 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.119     ; 0.551      ;
; 1.009 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.119     ; 0.554      ;
; 1.029 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.126     ; 0.567      ;
; 1.036 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 0.580      ;
; 1.059 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.118     ; 0.605      ;
; 1.101 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.119     ; 0.646      ;
; 1.150 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.126     ; 0.688      ;
; 1.167 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.704      ;
; 1.174 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.121     ; 0.717      ;
; 1.175 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.712      ;
; 1.176 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.121     ; 0.719      ;
; 1.180 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.717      ;
; 1.182 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.128     ; 0.718      ;
; 1.190 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.727      ;
; 1.195 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.732      ;
; 1.210 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.747      ;
; 1.264 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.129     ; 0.799      ;
; 1.298 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.126     ; 0.836      ;
; 1.300 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.837      ;
; 1.306 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.843      ;
; 1.328 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.130     ; 0.862      ;
; 1.357 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 0.901      ;
; 1.359 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.896      ;
; 1.380 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.917      ;
; 1.403 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 0.947      ;
; 1.432 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.969      ;
; 1.439 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 0.976      ;
; 1.474 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.126     ; 1.012      ;
; 1.477 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 1.014      ;
; 1.479 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 1.016      ;
; 1.568 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.128     ; 1.104      ;
; 1.571 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.123     ; 1.112      ;
; 1.693 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 1.237      ;
; 1.706 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.126     ; 1.244      ;
; 1.710 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.126     ; 1.248      ;
; 1.728 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 1.265      ;
; 1.729 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 1.266      ;
; 1.743 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 1.287      ;
; 1.746 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.126     ; 1.284      ;
; 1.752 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 1.289      ;
; 1.759 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 1.296      ;
; 1.781 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 1.325      ;
; 1.812 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.127     ; 1.349      ;
; 1.827 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 1.371      ;
; 1.834 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 1.378      ;
; 1.865 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 1.409      ;
; 1.874 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 1.418      ;
; 1.899 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.126     ; 1.437      ;
; 1.932 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.120     ; 1.476      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.156 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 0.000        ; -0.979     ; 0.331      ;
; 1.210 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 0.000        ; -0.979     ; 0.385      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                          ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.212 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 1.000        ; -1.142     ; 0.987      ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                          ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.627 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.428     ; 1.106      ;
; -0.470 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 1.000        ; -0.430     ; 0.947      ;
+--------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.461 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.451     ; 0.917      ;
; -0.393 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.451     ; 0.849      ;
; -0.249 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 1.192      ;
; -0.107 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 1.058      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.193  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.192      ;
; -0.193  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.192      ;
; -0.051  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 1.058      ;
; -0.051  ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.080      ; 1.058      ;
; 498.600 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.119      ; 1.496      ;
; 999.022 ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.917      ;
; 999.022 ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.917      ;
; 999.090 ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.849      ;
; 999.090 ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.849      ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.284   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.919      ;
; 0.284   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.919      ;
; 0.408   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.035      ;
; 0.408   ; USBBridge:inst|DOStrobes[0]     ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.035      ;
; 0.606   ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.758      ;
; 0.606   ; USBBridge:inst|DFFE_inst33      ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.758      ;
; 0.661   ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.813      ;
; 0.661   ; USBBridge:inst|DFFE_inst23      ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.813      ;
; 500.962 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.222      ; 1.298      ;
+---------+---------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.674 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.080     ; 0.758      ;
; 0.729 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.080     ; 0.813      ;
; 0.779 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.919      ;
; 0.903 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.028      ; 1.035      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Ob:inst1|block_name:inst14|y[26]'                                                                                                                          ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.766 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst51 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.085     ; 0.845      ;
; 0.884 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst52 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26] ; 0.000        ; -0.083     ; 0.965      ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Ob:inst1|block_name:inst14|y[25]'                                                                                                                          ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node         ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.550 ; Ob:inst1|block_name:inst14|y[0] ; Ob:inst1|inst49 ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25] ; 0.000        ; -0.827     ; 0.877      ;
+-------+---------------------------------+-----------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.175  ; 0.391        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.422  ; 0.606        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.422  ; 0.606        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[26]'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst51                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst52                     ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst51                     ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst52                     ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst51                     ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; Ob:inst1|inst52                     ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst51|clk                    ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst52|clk                    ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|inclk[0] ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]|q                ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|inclk[0] ;
; 0.585  ; 0.585        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst14|y[26]~clkctrl|outclk   ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst51|clk                    ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[26] ; Rise       ; inst1|inst52|clk                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|block_name:inst14|y[25]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; Ob:inst1|inst49      ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; Ob:inst1|inst49      ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; Ob:inst1|inst49      ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst49|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst14|y[25]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst14|y[25]|q ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; Ob:inst1|block_name:inst14|y[25] ; Rise       ; inst1|inst49|clk     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.623 ; 19.623       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.374 ; 20.374       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                   ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                  ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                  ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                   ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                  ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                  ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                  ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                  ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                  ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                  ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                  ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                   ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                   ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                   ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                   ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                   ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                   ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]                                              ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]                                              ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]                                              ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                       ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                       ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                              ;
; 499.613 ; 499.829      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                              ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|FF:inst62|lpm_ff:lpm_ff_component|dffs[0]                                               ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|FF:inst62|lpm_ff:lpm_ff_component|dffs[1]                                               ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                   ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                   ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10]                                             ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11]                                             ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12]                                             ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13]                                             ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14]                                             ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15]                                             ;
; 499.614 ; 499.830      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16]                                             ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 2.530 ; 3.240 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 2.530 ; 3.240 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 1.971 ; 2.634 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 1.564 ; 2.288 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 1.296 ; 2.010 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 1.171 ; 1.797 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 1.262 ; 1.945 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 1.332 ; 2.035 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 1.333 ; 1.977 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; 3.220 ; 3.835 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 3.382 ; 3.993 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 0.879 ; 1.488 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 0.879 ; 1.488 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 0.710 ; 1.318 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.487 ; -1.093 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.667 ; -1.270 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.634 ; -1.245 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.581 ; -1.170 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.738 ; -1.421 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.567 ; -1.171 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.567 ; -1.189 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.487 ; -1.093 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.618 ; -1.220 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; -2.870 ; -3.482 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -3.037 ; -3.639 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -0.253 ; -0.851 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; -0.413 ; -1.014 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -0.253 ; -0.851 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; Ob:inst1|block_name:inst14|y[25]    ; 3.631  ; 3.434  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  led[6]   ; Ob:inst1|block_name:inst14|y[25]    ; 3.631  ; 3.434  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[25]    ; 5.456  ; 5.851  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[0] ; Ob:inst1|block_name:inst14|y[25]    ; 5.456  ; 5.851  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[4] ; Ob:inst1|block_name:inst14|y[25]    ; 4.339  ; 4.659  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[26]    ; 5.988  ; 6.343  ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[1] ; Ob:inst1|block_name:inst14|y[26]    ; 5.772  ; 6.162  ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[2] ; Ob:inst1|block_name:inst14|y[26]    ; 5.988  ; 6.343  ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
; led[*]    ; USBBridge:inst|USBRDn               ; 3.182  ; 2.989  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 3.182  ; 2.989  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 9.051  ; 9.418  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 7.331  ; 7.648  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 8.062  ; 8.410  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 6.610  ; 6.809  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 7.917  ; 8.202  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 7.524  ; 7.792  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.140  ; 8.384  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 7.933  ; 8.128  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 9.051  ; 9.418  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 1.878  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 1.980  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.534  ; 6.873  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.377  ; 6.668  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.820  ; 6.132  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.155  ; 5.329  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.974  ; 6.289  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.062  ; 5.225  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.789  ; 4.958  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.805  ; 5.048  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.534  ; 6.873  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 5.174  ; 4.925  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 5.174  ; 4.925  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 2.146  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 22.287 ; 23.076 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.947  ; 7.394  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.092  ; 5.127  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 4.869  ; 4.917  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 22.287 ; 23.076 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 18.424 ; 18.712 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.328  ; 4.402  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 4.507  ; 4.540  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.755  ; 5.725  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.334  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.334  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 12.069 ; 13.012 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 8.192  ; 8.212  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 8.164  ; 8.639  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 8.030  ; 8.270  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 12.069 ; 13.012 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 7.289  ; 7.699  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.495  ; 6.881  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.157  ; 5.379  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.384  ; 8.369  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.240  ; 2.355  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; Ob:inst1|block_name:inst14|y[25]    ; 3.534 ; 3.344 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  led[6]   ; Ob:inst1|block_name:inst14|y[25]    ; 3.534 ; 3.344 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[25]    ; 4.171 ; 4.464 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[0] ; Ob:inst1|block_name:inst14|y[25]    ; 5.255 ; 5.632 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[4] ; Ob:inst1|block_name:inst14|y[25]    ; 4.171 ; 4.464 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[26]    ; 5.556 ; 5.930 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[1] ; Ob:inst1|block_name:inst14|y[26]    ; 5.556 ; 5.930 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[2] ; Ob:inst1|block_name:inst14|y[26]    ; 5.765 ; 6.101 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
; led[*]    ; USBBridge:inst|USBRDn               ; 2.763 ; 2.641 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 2.763 ; 2.641 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.926 ; 4.089 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 5.010 ; 5.378 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 3.926 ; 4.089 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.243 ; 4.374 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.535 ; 4.590 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.204 ; 4.363 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 4.314 ; 4.480 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.103 ; 4.240 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 4.480 ; 4.678 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 1.856 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 1.955 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.225 ; 4.395 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.703 ; 5.988 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.151 ; 5.423 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.474 ; 4.636 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.234 ; 5.488 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.225 ; 4.395 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.277 ; 4.445 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.308 ; 4.444 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.787 ; 6.098 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 4.776 ; 1.916 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 4.776 ; 4.545 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 1.916 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.632 ; 2.710 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.685 ; 3.773 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.263 ; 3.367 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.082 ; 3.142 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.061 ; 3.137 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.147 ; 3.262 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.632 ; 2.710 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.776 ; 2.818 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.495 ; 3.760 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.085 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.085 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.253 ; 2.253 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.592 ; 2.592 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.432 ; 2.432 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.585 ; 2.585 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 2.432 ; 2.432 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.868 ; 2.868 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.253 ; 2.253 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.253 ; 2.253 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.868 ; 2.868 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.005 ; 2.117 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.237 ; 4.237 ; 4.445 ; 4.442 ;
; mode_usb_n ; usb_d[1]    ; 4.047 ; 4.047 ; 4.278 ; 4.275 ;
; mode_usb_n ; usb_d[2]    ; 4.229 ; 4.229 ; 4.437 ; 4.434 ;
; mode_usb_n ; usb_d[3]    ; 4.047 ; 4.047 ; 4.278 ; 4.275 ;
; mode_usb_n ; usb_d[4]    ; 4.571 ; 4.571 ; 4.735 ; 4.731 ;
; mode_usb_n ; usb_d[5]    ; 3.831 ; 3.831 ; 4.091 ; 4.088 ;
; mode_usb_n ; usb_d[6]    ; 3.831 ; 3.831 ; 4.091 ; 4.088 ;
; mode_usb_n ; usb_d[7]    ; 4.571 ; 4.571 ; 4.735 ; 4.731 ;
; mode_usb_n ; usb_rdn     ; 2.875 ; 2.871 ; 3.239 ; 3.239 ;
; mode_usb_n ; usb_wr      ; 2.879 ; 2.875 ; 3.232 ; 3.232 ;
; sw[0]      ; led[0]      ;       ; 3.289 ; 3.847 ;       ;
; sw[1]      ; led[1]      ;       ; 3.447 ; 4.027 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.356 ; 3.290 ; 3.510 ; 3.510 ;
; mode_usb_n ; usb_d[1]    ; 3.173 ; 3.107 ; 3.350 ; 3.350 ;
; mode_usb_n ; usb_d[2]    ; 3.348 ; 3.282 ; 3.503 ; 3.503 ;
; mode_usb_n ; usb_d[3]    ; 3.173 ; 3.107 ; 3.350 ; 3.350 ;
; mode_usb_n ; usb_d[4]    ; 3.665 ; 3.607 ; 3.786 ; 3.786 ;
; mode_usb_n ; usb_d[5]    ; 2.966 ; 2.900 ; 3.171 ; 3.171 ;
; mode_usb_n ; usb_d[6]    ; 2.966 ; 2.900 ; 3.171 ; 3.171 ;
; mode_usb_n ; usb_d[7]    ; 3.665 ; 3.607 ; 3.786 ; 3.786 ;
; mode_usb_n ; usb_rdn     ; 2.018 ; 2.018 ; 2.440 ; 2.382 ;
; mode_usb_n ; usb_wr      ; 2.021 ; 2.021 ; 2.434 ; 2.376 ;
; sw[0]      ; led[0]      ;       ; 3.218 ; 3.772 ;       ;
; sw[1]      ; led[1]      ;       ; 3.372 ; 3.945 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+----------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                              ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -13.212   ; -0.914  ; -3.383   ; 0.284   ; -1.285              ;
;  Ob:inst1|block_name:inst14|y[25]                  ; -2.458    ; 1.156   ; -3.383   ; 1.550   ; -1.285              ;
;  Ob:inst1|block_name:inst14|y[26]                  ; -2.778    ; 0.588   ; -2.228   ; 0.766   ; -1.285              ;
;  USBBridge:inst|USBRDn                             ; -4.736    ; -0.253  ; -1.689   ; 0.674   ; -1.285              ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -3.847    ; 0.780   ; N/A      ; N/A     ; -1.285              ;
;  clk_25mhz                                         ; N/A       ; N/A     ; N/A      ; N/A     ; 19.597              ;
;  inst4|altpll_component|auto_generated|pll1|clk[0] ; -13.212   ; -0.914  ; -1.415   ; 0.284   ; 499.613             ;
; Design-wide TNS                                    ; -1156.698 ; -23.775 ; -16.063  ; 0.0     ; -194.035            ;
;  Ob:inst1|block_name:inst14|y[25]                  ; -2.458    ; 0.000   ; -3.383   ; 0.000   ; -1.285              ;
;  Ob:inst1|block_name:inst14|y[26]                  ; -4.526    ; 0.000   ; -4.187   ; 0.000   ; -2.570              ;
;  USBBridge:inst|USBRDn                             ; -427.811  ; -10.382 ; -3.231   ; 0.000   ; -149.060            ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -71.922   ; 0.000   ; N/A      ; N/A     ; -41.120             ;
;  clk_25mhz                                         ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[0] ; -649.981  ; -23.423 ; -5.262   ; 0.000   ; 0.000               ;
+----------------------------------------------------+-----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.954 ; 5.306 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 4.954 ; 5.306 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 3.810 ; 4.203 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 2.977 ; 3.356 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 2.357 ; 2.811 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 2.238 ; 2.569 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.345 ; 2.808 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 2.532 ; 2.932 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 2.619 ; 2.912 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; 6.203 ; 6.616 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.511 ; 6.925 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 1.776 ; 2.156 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 1.776 ; 2.156 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 1.416 ; 1.825 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.487 ; -0.955 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.667 ; -1.270 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.634 ; -1.245 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.581 ; -1.170 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.738 ; -1.421 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.567 ; -1.113 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.567 ; -1.099 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.487 ; -0.955 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.618 ; -1.169 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rxfn  ; clk_25mhz             ; -2.870 ; -3.482 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -3.037 ; -3.639 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -0.253 ; -0.703 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; -0.413 ; -0.993 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -0.253 ; -0.703 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; Ob:inst1|block_name:inst14|y[25]    ; 6.653  ; 6.749  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  led[6]   ; Ob:inst1|block_name:inst14|y[25]    ; 6.653  ; 6.749  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[25]    ; 11.082 ; 10.966 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[0] ; Ob:inst1|block_name:inst14|y[25]    ; 11.082 ; 10.966 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[4] ; Ob:inst1|block_name:inst14|y[25]    ; 8.742  ; 8.731  ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[26]    ; 12.045 ; 11.920 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[1] ; Ob:inst1|block_name:inst14|y[26]    ; 11.450 ; 11.404 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[2] ; Ob:inst1|block_name:inst14|y[26]    ; 12.045 ; 11.920 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
; led[*]    ; USBBridge:inst|USBRDn               ; 5.879  ; 5.817  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 5.879  ; 5.817  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 17.866 ; 17.607 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 14.518 ; 14.312 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 15.594 ; 15.492 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 13.045 ; 13.002 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 15.512 ; 15.441 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 14.719 ; 14.592 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 15.795 ; 15.577 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 15.421 ; 15.210 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 17.866 ; 17.607 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 3.462  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 3.415  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.014 ; 12.797 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.552 ; 12.269 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.449 ; 11.375 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.064 ; 9.946  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.832 ; 11.824 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.755  ; 9.654  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.318  ; 9.227  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.396  ; 9.361  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.014 ; 12.797 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 9.715  ; 9.785  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 9.715  ; 9.785  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 4.158  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 42.777 ; 42.602 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.118 ; 14.028 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 9.603  ; 9.628  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 9.185  ; 9.160  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 42.777 ; 42.602 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 35.149 ; 35.010 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 8.203  ; 8.083  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 8.534  ; 8.486  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 11.074 ; 11.047 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.157  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.157  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 24.004 ; 23.722 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.586 ; 15.634 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 16.139 ; 16.100 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 15.714 ; 15.613 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 24.004 ; 23.722 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 14.372 ; 14.243 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 12.928 ; 12.799 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 10.159 ; 10.103 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 16.188 ; 16.032 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.275  ; 4.238  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; Ob:inst1|block_name:inst14|y[25]    ; 3.534 ; 3.344 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  led[6]   ; Ob:inst1|block_name:inst14|y[25]    ; 3.534 ; 3.344 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[25]    ; 4.171 ; 4.464 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[0] ; Ob:inst1|block_name:inst14|y[25]    ; 5.255 ; 5.632 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
;  usb_d[4] ; Ob:inst1|block_name:inst14|y[25]    ; 4.171 ; 4.464 ; Rise       ; Ob:inst1|block_name:inst14|y[25]                  ;
; usb_d[*]  ; Ob:inst1|block_name:inst14|y[26]    ; 5.556 ; 5.930 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[1] ; Ob:inst1|block_name:inst14|y[26]    ; 5.556 ; 5.930 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
;  usb_d[2] ; Ob:inst1|block_name:inst14|y[26]    ; 5.765 ; 6.101 ; Rise       ; Ob:inst1|block_name:inst14|y[26]                  ;
; led[*]    ; USBBridge:inst|USBRDn               ; 2.763 ; 2.641 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 2.763 ; 2.641 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.926 ; 4.089 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 5.010 ; 5.378 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 3.926 ; 4.089 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.243 ; 4.374 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.535 ; 4.590 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.204 ; 4.363 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 4.314 ; 4.480 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.103 ; 4.240 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 4.480 ; 4.678 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 1.856 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 1.955 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.225 ; 4.395 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.703 ; 5.988 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.151 ; 5.423 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.474 ; 4.636 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.234 ; 5.488 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.225 ; 4.395 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.277 ; 4.445 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.308 ; 4.444 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.787 ; 6.098 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 4.776 ; 1.916 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 4.776 ; 4.545 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 1.916 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.632 ; 2.710 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.685 ; 3.773 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.263 ; 3.367 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.082 ; 3.142 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.061 ; 3.137 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.147 ; 3.262 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.632 ; 2.710 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.776 ; 2.818 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.495 ; 3.760 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.085 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.085 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.253 ; 2.253 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.592 ; 2.592 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.432 ; 2.432 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.585 ; 2.585 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 2.432 ; 2.432 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.868 ; 2.868 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.253 ; 2.253 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.253 ; 2.253 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.868 ; 2.868 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.005 ; 2.117 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.385 ; 6.265 ; 6.447 ; 6.447 ;
; mode_usb_n ; usb_d[1]    ; 6.036 ; 5.916 ; 6.120 ; 6.120 ;
; mode_usb_n ; usb_d[2]    ; 6.326 ; 6.206 ; 6.446 ; 6.446 ;
; mode_usb_n ; usb_d[3]    ; 6.036 ; 5.916 ; 6.120 ; 6.120 ;
; mode_usb_n ; usb_d[4]    ; 6.942 ; 6.824 ; 7.039 ; 7.039 ;
; mode_usb_n ; usb_d[5]    ; 5.659 ; 5.539 ; 5.739 ; 5.739 ;
; mode_usb_n ; usb_d[6]    ; 5.659 ; 5.539 ; 5.739 ; 5.739 ;
; mode_usb_n ; usb_d[7]    ; 6.942 ; 6.824 ; 7.039 ; 7.039 ;
; mode_usb_n ; usb_rdn     ; 3.834 ; 3.834 ; 4.002 ; 3.884 ;
; mode_usb_n ; usb_wr      ; 3.846 ; 3.846 ; 3.979 ; 3.861 ;
; sw[0]      ; led[0]      ;       ; 6.044 ; 6.387 ;       ;
; sw[1]      ; led[1]      ;       ; 6.441 ; 6.693 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.356 ; 3.290 ; 3.510 ; 3.510 ;
; mode_usb_n ; usb_d[1]    ; 3.173 ; 3.107 ; 3.350 ; 3.350 ;
; mode_usb_n ; usb_d[2]    ; 3.348 ; 3.282 ; 3.503 ; 3.503 ;
; mode_usb_n ; usb_d[3]    ; 3.173 ; 3.107 ; 3.350 ; 3.350 ;
; mode_usb_n ; usb_d[4]    ; 3.665 ; 3.607 ; 3.786 ; 3.786 ;
; mode_usb_n ; usb_d[5]    ; 2.966 ; 2.900 ; 3.171 ; 3.171 ;
; mode_usb_n ; usb_d[6]    ; 2.966 ; 2.900 ; 3.171 ; 3.171 ;
; mode_usb_n ; usb_d[7]    ; 3.665 ; 3.607 ; 3.786 ; 3.786 ;
; mode_usb_n ; usb_rdn     ; 2.018 ; 2.018 ; 2.440 ; 2.382 ;
; mode_usb_n ; usb_wr      ; 2.021 ; 2.021 ; 2.434 ; 2.376 ;
; sw[0]      ; led[0]      ;       ; 3.218 ; 3.772 ;       ;
; sw[1]      ; led[1]      ;       ; 3.372 ; 3.945 ;       ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; usb_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_usb_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_25mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.33 V              ; -0.0027 V           ; 0.131 V                              ; 0.055 V                              ; 3.54e-009 s                 ; 3.29e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.33 V             ; -0.0027 V          ; 0.131 V                             ; 0.055 V                             ; 3.54e-009 s                ; 3.29e-009 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-007 V                  ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-010 s                 ; 3.59e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-007 V                 ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-010 s                ; 3.59e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-007 V                   ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-010 s                  ; 7.91e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-007 V                  ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-010 s                 ; 7.91e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 225569   ; 252868   ; 2158     ; 2686     ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 65153    ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 28       ; 28       ; 2        ; 2        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25]                  ; 0        ; 2        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26]                  ; 0        ; 25       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 2        ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 225569   ; 252868   ; 2158     ; 2686     ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 65153    ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 28       ; 28       ; 2        ; 2        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25]                  ; 0        ; 2        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26]                  ; 0        ; 25       ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 2        ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25]                  ; 1        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26]                  ; 2        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[25]                  ; 1        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|block_name:inst14|y[26]                  ; 2        ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 145   ; 145  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 329   ; 329  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Mar 12 16:14:26 2018
Info: Command: quartus_sta ALUUAPR -c ALUUAPR
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst1|inst43~latch|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'ALUUAPR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[0]} {inst4|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name USBBridge:inst|USBRDn USBBridge:inst|USBRDn
    Info: create_clock -period 1.000 -name USBBridge:inst|Z_ALTERA_SYNTHESIZED USBBridge:inst|Z_ALTERA_SYNTHESIZED
    Info: create_clock -period 1.000 -name Ob:inst1|block_name:inst14|y[25] Ob:inst1|block_name:inst14|y[25]
    Info: create_clock -period 1.000 -name Ob:inst1|block_name:inst14|y[26] Ob:inst1|block_name:inst14|y[26]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -13.212
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -13.212      -649.981 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -4.736      -427.811 USBBridge:inst|USBRDn 
    Info:    -3.847       -71.922 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -2.778        -4.526 Ob:inst1|block_name:inst14|y[26] 
    Info:    -2.458        -2.458 Ob:inst1|block_name:inst14|y[25] 
Info: Worst-case hold slack is -0.789
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.789       -20.218 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.121        -1.440 USBBridge:inst|USBRDn 
    Info:     1.251         0.000 Ob:inst1|block_name:inst14|y[26] 
    Info:     1.443         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     2.254         0.000 Ob:inst1|block_name:inst14|y[25] 
Info: Worst-case recovery slack is -3.383
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.383        -3.383 Ob:inst1|block_name:inst14|y[25] 
    Info:    -2.228        -4.187 Ob:inst1|block_name:inst14|y[26] 
    Info:    -1.689        -3.231 USBBridge:inst|USBRDn 
    Info:    -1.415        -5.262 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.926
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.926         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.348         0.000 USBBridge:inst|USBRDn 
    Info:     1.836         0.000 Ob:inst1|block_name:inst14|y[26] 
    Info:     3.286         0.000 Ob:inst1|block_name:inst14|y[25] 
Info: Worst-case minimum pulse width slack is -1.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.285      -149.060 USBBridge:inst|USBRDn 
    Info:    -1.285       -41.120 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.285        -2.570 Ob:inst1|block_name:inst14|y[26] 
    Info:    -1.285        -1.285 Ob:inst1|block_name:inst14|y[25] 
    Info:    19.889         0.000 clk_25mhz 
    Info:   499.725         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -11.927
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -11.927      -577.449 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -4.256      -388.495 USBBridge:inst|USBRDn 
    Info:    -3.550       -68.253 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -2.512        -4.068 Ob:inst1|block_name:inst14|y[26] 
    Info:    -2.193        -2.193 Ob:inst1|block_name:inst14|y[25] 
Info: Worst-case hold slack is -0.914
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.914       -23.423 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.044        -0.352 USBBridge:inst|USBRDn 
    Info:     1.224         0.000 Ob:inst1|block_name:inst14|y[26] 
    Info:     1.482         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     2.112         0.000 Ob:inst1|block_name:inst14|y[25] 
Info: Worst-case recovery slack is -3.114
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.114        -3.114 Ob:inst1|block_name:inst14|y[25] 
    Info:    -2.087        -3.910 Ob:inst1|block_name:inst14|y[26] 
    Info:    -1.489        -2.841 USBBridge:inst|USBRDn 
    Info:    -1.125        -4.126 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.782
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.782         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.278         0.000 USBBridge:inst|USBRDn 
    Info:     1.813         0.000 Ob:inst1|block_name:inst14|y[26] 
    Info:     3.135         0.000 Ob:inst1|block_name:inst14|y[25] 
Info: Worst-case minimum pulse width slack is -1.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.285      -149.060 USBBridge:inst|USBRDn 
    Info:    -1.285       -41.120 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.285        -2.570 Ob:inst1|block_name:inst14|y[26] 
    Info:    -1.285        -1.285 Ob:inst1|block_name:inst14|y[25] 
    Info:    19.862         0.000 clk_25mhz 
    Info:   499.727         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[26]}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|block_name:inst14|y[25]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.341
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.341      -295.599 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.832      -158.309 USBBridge:inst|USBRDn 
    Info:    -1.662       -29.648 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -0.936        -1.478 Ob:inst1|block_name:inst14|y[26] 
    Info:    -0.855        -0.855 Ob:inst1|block_name:inst14|y[25] 
Info: Worst-case hold slack is -0.554
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.554        -8.959 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.253       -10.382 USBBridge:inst|USBRDn 
    Info:     0.588         0.000 Ob:inst1|block_name:inst14|y[26] 
    Info:     0.780         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     1.156         0.000 Ob:inst1|block_name:inst14|y[25] 
Info: Worst-case recovery slack is -1.212
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.212        -1.212 Ob:inst1|block_name:inst14|y[25] 
    Info:    -0.627        -1.097 Ob:inst1|block_name:inst14|y[26] 
    Info:    -0.461        -0.854 USBBridge:inst|USBRDn 
    Info:    -0.193        -0.488 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.284
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.284         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.674         0.000 USBBridge:inst|USBRDn 
    Info:     0.766         0.000 Ob:inst1|block_name:inst14|y[26] 
    Info:     1.550         0.000 Ob:inst1|block_name:inst14|y[25] 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:inst|USBRDn 
    Info:    -1.000       -32.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.000        -2.000 Ob:inst1|block_name:inst14|y[26] 
    Info:    -1.000        -1.000 Ob:inst1|block_name:inst14|y[25] 
    Info:    19.597         0.000 clk_25mhz 
    Info:   499.613         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 269 megabytes
    Info: Processing ended: Mon Mar 12 16:15:29 2018
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:00:10


