{
  "models": { "ILA":"m0", "VERILOG": "m1" },
  "state mapping": {
      "u0_DOT_len": "u0_DOT_len",
      "u1_DOT_buff0": "u1_DOT_buff0",
      "u1_DOT_buff1": "u1_DOT_buff1",
      "u1_DOT_buff2": "u1_DOT_buff2",
      "u1_DOT_buff2": "u1_DOT_buff2"
    },

  "interface mapping": {
      "clk":"**CLOCK**"
  },
  "mapping control": [
   ]
}
