%PDF-1.4
%“Œ‹ž ReportLab Generated PDF document http://www.reportlab.com
1 0 obj
<<
/F1 2 0 R /F2 7 0 R /F3 327 0 R /F4 512 0 R /F5 625 0 R /F6 681 0 R
>>
endobj
2 0 obj
<<
/BaseFont /Helvetica /Encoding /WinAnsiEncoding /Name /F1 /Subtype /Type1 /Type /Font
>>
endobj
3 0 obj
<<
/BitsPerComponent 8 /ColorSpace /DeviceRGB /Filter [ /ASCII85Decode /DCTDecode ] /Height 350 /Length 11835 /Subtype /Image 
  /Type /XObject /Width 264
>>
stream
s4IA0!"_al8O`[\!<E1.!+5d,s4[N@!!ic5#6k>;#6tJ?#m^kH'FbHY$Odmc'+Yct)BU"@)B9_>,VCGe+tOrY*%3`p/2/e81c-:%3B]>W4>&EH1B6)/6NIK"#n.1M(_$ok1*IV\1,:U?1,:U?1,:U?1,:U?1,:U?1,:U?1,:U?1,:U?1,:U?1,:U?1,:U?1,:U?1,AmF!"fJ;?3(<6!?qLF&HMtG!WU(<*rl9A"T\W)!<E3$z!!!!"!WrQ/"pYD?$4HmP!4<@<!W`B*!X&T/"U"r.!!.KK!WrE*&Hrdj0gQ!W;.0\RE>10ZOeE%*6F"?A;UOtZ1LbBV#mqFa(`=5<-7:2j.Ps"@2`NfY6UX@47n?3D;cHat='/U/@q9._B4u!oF*)PJGBeCZK7nr5LPUeEP*;,qQC!u,R\HRQV5C/hWN*81['d?O\@K2f_o0O6a2lBFdaQ^rf%8R-g>V&OjQ5OekiqC&o(2MHp@n@XqZ"J6*ru?D!<E3%!<E3%!<<*"!!!!"!WrQ/"pYD?$4HmP!4<C=!W`?*"9Sc3"U"r.!<RHF!<N?8"9fr'"qj4!#@VTc+u4]T'LIqUZ,$_k1K*]W@WKj'(*k`q-1Mcg)&ahL-n-W'2E*TU3^Z;(7Rp!@8lJ\h<``C+>%;)SAnPdkC3+K>G'A1VH@gd&KnbA=M2II[Pa.Q$R$jD;USO``Vl6SpZEppG[^WcW]#)A'`Q#s>ai`&\eCE.%f\,!<j5f=akNM0qo(2MHp@n@XqZ#7L$j-M1!YGMH!'^JXqC&(g$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7MX!$7N)<n`RmI'>^8OP\`#G?nq@gT8:hjD;4=+J3=A&=Oa^3<E*Od4Y+kV7Id"dhB$<fqa:6IiBQFhOPeBrrSQ2?Dt.2QIhI"C;uNP?a_REKS0'"K5+V]R*7lQ'*pK^(dQ3;P>ouGCKh"]ej>%hSj`^Y(1L-L.a"JK>TAAdogNj-BPQ(Vp#/&fM!:@P[Dg;.>rr@_8j8T"trrC!fX'^jX5.3]H)A@VP>Bnp&!+i>uUBf4t4e#.DUO5LKL"*KQ$cVODh%P6bO4(]T62:974].Lc6gYdkkD[]Uj8T+nQhl8?.a^L'HJ%KuR[pJ7=PZ8a!tU\gA.GO-'l(H"d!SQhph'&6oSl=U8McMA^/k76H$URP^%]=7*c,shMbiju-&'bB;XJt`\c2YFqnL>=5T\HE0cae1is^l%#WW#dkQ%?7-ig!!-ig!!-ig!!-ig!!-ig!!-ig!!-ig!!-ig!!-ig%j""2\7[GX7g4t+'>2h^fBN%k'GmSUM:oZ/$P!8h.MXT10:T>n=q2ML*?N"M;ae>$s,@R'`Sjm-4YbjmK$@a)k<k9QL-'ED"WjAFWiT?_rqT3damr`.ElJ&#A=nNd\]knD;LETaY'E?Frf^op/TIqKdJGh'2R@`$X"qiRpO8+I>pik;:oTi^r$[jgqDU0[`kfaNAoFe=$X2X40$lo[XP1NlpZB_2"NBEQ,`;-hJ\n<_.D*_2OV88F];))Ks<0Os<,+,I'BJu"Eol8([7U5C?$e,C9`>efc]nEKe3P4q@Va-Ob!DsndWq`g?o9;cN*R^If-p(O:AXNS18;"-o$(LE6nX5[F*K/G<dh`FE'gqW<BoAhY+!1&QA7sY13hMQn6j11!nM:LUJ6R/SO+S6kUTE:!!TE:!!TE:!!TE:!!TE:!!TE:!!TE:!!TE:!"Uo7*]!Co`^i'&[dl$O0'<bl=ig6]@)d!&:S8bdcj/*'cohF;^4/mBmFjHJn8LW'c>[u7n=HZpEqZ*ur1[/faYWU'>LT>nCP!'ARsC1s%frr@k_Rp@C:[qT`_?Xftt4\>8JWLsFAZlMfXHF-jnQ"_P`bbsPjkQc-(@IIPop`&./NT&rUpKJ6pRZd9Ia6k09bPY^Jr2Zmf-\4,S!!;BDda0PSP,L<@7=JrTqC(\\Y+Q'J<[7s.'i],P^_J.0:]X!!:]XfcN4p,'GK+X8[hb^i;/Shi\,j_O!,-Ima7HInM?*FX`kDK)]FUql3eTh(=W@)OEA,E]p`F!NSkhQCpL^h-fPC=Wg2<m-[hb/93k4G<60q+DI#IM*^mCVqf@nYRC$__?g>))8p$N@f6biX$?@Y#h..'N'P<^3WqucKT:BPi/:m@@l;^I@,4Kn9FpiRY2oWNMCK/C82k=4"(2&ek[in?[LAGUpcDKp5+\+(Pq/9Qke#d0h'1"f?Bp`,@3J2QPbM?#'!M?#'!M?#'!M?#'!M?#'!M?#'!M?#/`poWO#iNJ#?V:9@jicP&K38fR@1\D->pfD<=!W,H'\4m?%9Pl+LR/fFC.fTK-TF[[Ym72IN!3`<7"F))3D\%?76[]49I\a`h%_TacDu8jTqJGu1T=cDB^PR>DVJ--O>H-.YLLobkrqQc4gkI6ETT0j#7hf\M'i2sPi!KIQMC>,!MC>,!MC>,!MC>,!\R-G'7LpF4;Wg];+M%["[?[*W>be4TH66X&<>5K'4iP(bQSVk$,=ajI;FGC0ODmWSg:^GFf8!Eunb;a1.>TiP]`&H>ZlD=&5E0qo!#>-=m-3L32NOh^IV/DX,Sr.erRTrJi'9Nr.f%B''B"nNg0_f.3D%/5W:mF`OcfYDO"/K]f5skY!#/:!!#/:!!#/:!!#/:!!#/:!!#/:!!#>(>m0.TEpl;THq(:rB<<M$BrjDDfI$=*QTD2UdO$E3T&,d7l"3nGeNnC(`!;4+[k>)n$&2#UQJ&e+D]&V=uYOX8P;HM..ZWdA/`:mRtq1Z2#chk_rNh?H2.%gX!.%gX!.%gX!.%gX!.%h(erM)4>5D4-\77](KHfaZ#Z_@As/*;`c]Ar,$_[2?L>s_&r-GE@!mFm'tg[L3[fK<f@>q9=%I04-:Gg0]@`E^h_)U4*Z7Dr_dha2iWo:h*j!2>?!!2>?!!2>?!!2>?!!2>?!!2>?!!3_PL4+G@Re:6eC+8RR)l[%N;8arLl^+%Xpe[7qc>4PLib`e82$k>K/!;PlDJOOumrr<B:^q]L0J,]M"-i>Cm!/1U7DOs;s!<*+nn=U7%p1jU-OQO6lrrA*n^[raX7b8gB08E^9K!$_D1ha$)98-?,9.p2Ec#rXY;+20!;+20!;+20!;+20!;+20"jo5<%chpu"q<N/6j3MK96GDON5DD#P(21shC9&jg[#6(>^;<G*c#Gu;TY(Ynob[W.p_&(nJ3Hit<qNTk$e]Nlhks9EKmcPm!"'+L^[poDrr@Ttr$h/`#k15<7k-lS\K!Bekk-$O!.&Jr;*Y:!;*Y:!;*Y:!;*Y:!;*Y:!<)2`f7S+FH-p-7SBEQh9*a)GTDu_c6l[K[4(SJB-F0.kfbJB4c)+ac-^3KTl_nIMr>JBVjo_MULE@%cA).`sX<kA$75DP78oChaD!;a2(([lqP:OiBEJ>`<\WpkLuZsOckG:&@%%3;EF-_1am\]-i`pnGKXrL/5s+6"C=lOWQ4!;DBBI8f05KJ\*\mnLH\oNYQnd)m-ZOh"3s%XM3P=2`u.5NJU7PCrl8+Y!<g!4HPCk\p6'rWpR@g]!i:l@6g+nb^-%!;"f>rrBiEr\a8;'ERl>r%ILAF,>#MDtI!-28A*'M-_4mVPQ/)Nn5j>;0gA3K4rr"]mgW$)HX9Ec.W*sKZdC6rrAF3rrCH'5T`[$&)prRSegg]YhE-Y29O`!/!,i/(d*go\?D+q5(C[O\GlQ4=F]r]!;7N0?[`.X!2$=KL]1SJO8*(2"TJIoX5@:ZokO:dM?*LjrYOIC5Nh>+Vu6EL+7R#B$3'ui=1o.B]/=u.70%aErr<Gq^n:5kHgC\3*j%s10>@R<cdhJ[q=\S!5)K@:_u:J8JUckFp\t3o>*&GcSd#,oT:=a9"`!isM?*Nl_O`U3r+T_^Fed,2OP@n=aCL+)c&D1]kps]eB&5X'XaesfrrD6a]s`GRg@sWGK!ao3k/u]Glq_OM74;A@,B,V,b,*S$2>@g\;&ArDgQTE30X;58(pB;(AcD`T^:jOH@0ur6oJ9U6!Va"(e\1@U>ZtB&E<D3B,YT(Hp*-Ti`L[G3JZSVg;-@^JBe7rPIqJ*=83`gB(%pI>2>\I0BK!H8K86nF)'QSjm\ehY!8+$'-ig!!-ig!!-igG'q!6oGFC0glBl(a9eE%J#LJ]*Jhj@Yt2<m'WhmBEtVg*<,1<tA;TF[W-k\t40J-u,pp1XI+OFN(2rrA@hoCtIrnR"Z_bocKenIH`4efK;GTFZ:NM7t/5!6I_#-3sIeVs"$`C[IScS)PgnP^a<err=c&qL?4m".>mB+&91NqK8G4]q>":)=a<#OoGD8j8T+S'"h__CYA^fB(-=ioklbgc9M.[-j/^kq*3p.r084^qXoX>=4S,WJ&gIB.Q8IBlOWQZ%ks`80RY>LU5U0d0RY>LU5U0d0RY>LU5U0d-j/]efsgrLI;Ahs=1A&.]sbRHp20g0O^D95\#]N/TF1DH!;LWT7"<'lYBU!HM1km/qCpJ@DKs?c*,D@"cpE6\%+ZI1Vcj'Nh#@@e57l!RXf;)E7OAM!^=='<MX,fMQm;V+Y7.U.p^U*t/PA3M\!oVV_4V=?kb<q7.&)S!.&)S!/&_GfBK[S>eh"0Cdrap!di=R>"ge^c^d;Nj**9RG5T^Jc_AV@*qA+47quN/a!/[KM&Dn3%!78'RJ)CaMr(VU[70%]qrr<=;MLXhnepm/j?iDCchtDHG2*E;0?;43j]X);tLoT7GdI6&cN/h]..%gXU5Om?Z4@s\Um<[dH5h0J$>s`1`ij3[.$_.bnk.\X*J3FtQ!/*/I5P-OC5PP74rr<^&r#qX\rrAa.=oSK;$%M`=qi6O6piHEGcP6BZd']tT!8n!pr(VLp^b#psdQCa59;uW,[Sa`#<,7D8NEH"5``Q<i'Mng;-iADm!0X*srr?B0rr=PF_RtfI*sSP2^Po&@B@[jHfq=?[)FM44.-J)S!V5UmoW\:a1]Y9S\Z0Q5\O:0;iO6%70A3E4O7lq:ZK1MA:ge`eJ#*-mrr>K24t-2?ih$K,:T3OEp8WW&lIihk^CiOKL_[s@qXgE^MDBU+;3U=oJ-m^Hp$"t_:^>EUZZ#c!g=CRuY]5`t"ab*2QgEJ!pdOkWJ'[E[!9aKt[X^O]nWt:Vf1>oATS3=FqAH@qh!p7$!/fZ?+S=/2n,EA^%:St'"1B`.rWE0#a]5VG!3QubkQ\]Kn?5L[&,uVU<lb3L:&b3d)?BW^MC>,!MC>,!MC>,!\F1F85gt)aDe1i)D0%JgZQsub;FUZ3G7j.HNHe7d/cPen^CPhGBts9STFF-\B^Z=MNAjo3rS2o#>rdCJcO7@=>r,O'3<&t[+9)<W?SKukrrB6\U%sH\pRi&2J]Jo*`d$\+2O32D@PoZ?\]s&\T4^E.(E(NX5J:?[rrB*,9FaL9&+(osIh)54j1kJU!PEnqcO4Cb6+X;f_FOV+`RM?r!44,-mVZKaBtBsO=]AuYl:sRY?S>F(-iQIK5P=Ogre)[%mlKSnD<!]"")-*IHB#T._^*)1[bqqV6QY<<G.N"j0A7]3iT73Qr5>AV5P35n!/LOl42T\N!0D*#rr@N.rrD'Ed!R/!K^j5G2+TRigIkU-LtsH`;<e-/O*^VSiCAJaiAU487<"7bQY$BPC^8f=_Op<Bq?()16O[p$*&'^Y&g1.R)a],&!C.=G72,`!72,aA#j>6Ib!lX]3>LO\')i5BhSVO`iE-4ACR:@'7M]?/SrN-af=4[C*s+2[DGf#$WPJgk%7f9gfAl%EA$heS=f4Yc.GQ6AC:ji`8O"8Oh]B2a?)Rc$..'G;!VD`Fg]%6t^9g,homcT7?JAd4q_nHSaK;RaOnR>OrU;>lBER5>)1T`tY5\LS6@\qBefAXQa,_2*^&J)l@6aaM22@gqM?#0TrWE0#a]5VG!3QubkQ\]J]eA;.r0:J.qVaC4J7o&N8gpEa$7MX!$7MX!$Lj\A>Q-p;*rc5CdspR1?L;&4qb)F[0>l]?g2Hon-j/XIOrX;f@.UmX3fg^!89pdXrr@:c*qTL-_Z'V:?VClL?3C'sTAFg:k3[0;rW2Ior4F6:K7T.k"8b_5hKX790gAJ/#JC+^%:%>2j=t1.DBo/]d"PE!RSWj9/@a%&7">%ETF\^$aM2Dlq'U@#p(EGd!(G"9]3[r'7!%kce.;B^a2%]TE_6>]pa+n\d/G$<gcC/"e<o%%a#d'(5OX[Ej'IpPqDGQ\kZWD7-jpKkBV9@^TG=.c"Vag!"Vag!"Vag!'_NJ)doY"qYeRV<m:KXe7,8-O:jaGU(-gka\,QHCP(3"%gXjcC2u(e[Igu2!<RL2No]CnZ?'2LV1GN1/\bWr&"4MbY;"tFtKtDj3q'Z1B'hA0O*s$l<[r;9HIjG$oiiC"ap5&6P5;eaig$>#4rr@qSrrBr*Gd%*tqH*Xc-iX/_5T`@,*Z*4O0lJqXMdViJ:Aa*@@WHIInkEt&S9uXQm]5C(02oF2i3\@.VHD5_e:9h&k9SZScj.I[1B.?:j'DZbY_<#VqAH@qh!p7$!/fZ?+S=/2n,EA^%:RTa?C1.+5Oc's5O4"&!;Z`"1p9RI&,uVU<lb3L:&b3d)?BW^MC>,!MC>,!MC>,!]I3E=rrA-fLVN/^htd[]]2s[bdbjU'nFum)S,WIS8c\\@Ukenr>n>.=a1Xu@6_?On*d8.X5TbA$qR$FPE\"qTBiFoT%fG.c3e+q.lee'->5DW:N7WUZd`;*R*TnD<a8PPs5TU#/1nXRP=`L)+M#RJI+]RahPQ(V+M_6gbOWXRU-j/p!nh8]>j5K*tYP+31q?3)L[H(]%=8\8o?i(."rrAeSTFX`DDNaTXe*`EaT%Z1g;<jh*NHq_D%hPnQnD_mG\,&R_9rj6EZuUrm+FY'i;ufca'ED!!'ED!!'ED4Rh\3.npYp+IAQ+ju[Z;Z*\V0sIp#h,gH[cRi(](h];&,lY.EVJ*%MX=d"ai7MF!]r'f2J6gb2u2XUn!kRL5J&i5T`Jpc(FP,f6GC6<.'#iL:taB2th&0nK?GD5NV#kHi:igjZjmtGg$(VNHbB='E8'rB!D/A[le1cij[OSlleTCqIjXTn=Tk2f<'@+^jl/0[QjH%DuB[fRXQ"9If]QLjJpl4!7qOloE.?#>#@^&!)Z0!!)Z0!!*=jQdbjU'nFum)S,WIS9)!)iTA!NK6%0mT!3Xe#kUAb=4*JS7%l;1smgb!,U[<r%+8,/G5;;+=oE"^'rPck@"!YA_p6@kTnF&NC3Zn)Zlee$0(Qk3tp#&'AYs)fU5rdkQTC<0fn/Aj5rrC,LbDcH$UdtFbTaI]!1nXRP=`L)+M#RJI+[@,pf9(O0=T8ATGAGP&`1uf$!)2IW?*>LOU3ZNXC-Uu0++O-",li29_Ohg/"SfAM\7Y``]E0%[+2d=B!.k(TYHHlN.H-:hSK9]jQ'C?;oHM!SY?q!.nUb*U"OXX>Q@0u;MGS?e^=_kfh7Iu0#LkS0&Bts?]Ml[IUR=Khi-u%N#,e*qMC>,!RPslZ4_`I+?PNJpY)_+;#DZQT9aQR6m=keTmMFFFhk6VN&!($[NqRSaNghZrTQ'YR.r`oHOo5M`muL*1b'Q4mbjOS\N_(TDRV-@8442cB:EQDI!VC<sfDbgn%<qfcUW4B=6XJk\)uDOCa9,`.,OJ@ulgbtg.KK6b`]s#Ulac3X-56CZkegMF\`5@=*];jP#Z(I#Tpimd5QuI@^jl/0[QjH%DuB[fRV1?f0Ao(mQ!5@,iA^adBERQm.&)5!.&)5!.&)5!n=SE=r]tuSrrB4NJ*8=fm9UJ'97P#9_r(.@DuBhf"6XE^*;T,4o=092NhhGuim7@S617&\Hmecu^c_jG&+(iqIh))(j/;eWhS&`+Z#f+g`HVp\/,m#q]g:CmrrB?$#Ct@L-iQIK>\F!Z5Q(jf3k;'d!6AWmN;imR8,iR_$39tK]SlK@rrA4+C]=BC./s;>>a=W_jBo8c+7QHcHiF)ab!%W]!)2IH&!q(7phShuipRjhl-?oC&cCsirr>`ZP!9umj'7X]=4@0L!'De1PMnO0bD<EEWP@l,]SKYWrb!VLTFY=)Wk25=7fXt%:SN^H.&)S!/*=%h&&S>Hg&</(nK#3'#,")Xn9Rc\jZeX_rqSGDX`E8_nB1O<_)d=9[!BrdmF\"n0.H_hr+H2lROUlDig#ZqAW]Om%g3f3[V,Z9[OBJdm71mkqD\+arrA,b^"810qfMWCH^/hom+;7;+:WPo^8&OE!.Z!^.KK6b`[Ca9I<^Cn:nPN$1c:%q6#/]kk,#+og4l?5rN'dYF!SRr]+Ug)S:0jPU&P*$eZ"&Fa(bPRJBe'M!TB=.If]QLjJpl4!7qOloE/Ahr%hBOO80X[5O]].`k%4drr<6V4;m/B27^,qH_cZ^(X#?APIP"@9`TMd'N%+!'N%+!'N%+!GYd]Yrr=1V%tE2F^[r5DG-6&.*Xg?m@25eXG)^ILlrk]<?9Am[T9PC/!;MJ\.S,'@`R+P#N-j1-^[S#2!RpoiDu9s/rr@qLHk,WOClKW4K:hr9Qi@&CTFXCpCgMGup#&'A\,+D\r?pNqpH@j+!J/&R>i1Ed&"n0dX\QE>--KK\o!Zj6mG3_m#kSf3nL\"oJ)i=q`dcD]rrCE"I9Z^O$9Q$FoELfb!!=PI!91!JHkYuh'1Xm*9WI<mPl7mbaSu6k:^<]GOab\bnkSS%lm3bQMitbsYe3Qd>pmVfC?aHr%<63IM*`bRT.gFpKC3CTj*qF"1O,\5qJM40]62W>*Ja,3<^2*CC[K;,3%Sm>ZF>c_DZjhiBKI=R!kF@$r&=,KK_6\AFF?%6mYVk![-o=Bl\q%l?%i7m;+1I!;+1I!;+1J4SajJ3Vo.@QP4Ab1B;u&SS8]bR!1&9/q7kifju)l,MEDiPpr^Sa9kFWr3+VV*0tBbPN-,lWJ&6j-0Dt\'rrCtU:^>+l=4TV*T_o,r!'[m,p_;5mn=_rNrr>6LTD0,M!R6)<R5tParr?D'r]_R0Eis2pSdEel'l.jpNuZP;E5G0LOr*0f=%bd^(%R]OrZ_-T:%@AVAS84&6YckcUhGEi5WfOAcMmm]ea_8i%+jD2d/O(Q!;es;pr!(HYE$B]B"m=(U&Ge_r#bITMDajY<dK4oXkd8d]FpDBKP_tX`d"-eV'r'q!%=S!!%=S!!%Kpi:bMHAc`+lT?4Hd(TD4cJGFX-Uj/:9Q"5Nn'&,c,sqrgoNLjR?u5OAgQ)`d68QTX>>F2p*<pW(u2l/tN3Cp9]%&V&,<mJK;b#0Fk@`>h\Zh`ke0rdGE.^kDjL*hma@7MYDP,]k;/PK,&2PQCO!g*"Cad"HU)a8,`8p!Tt\9Yj,q8`Ko`YCX!(jRL[3S+_7!d+%tfGHY:)A(+@e5`W.aH2JICpX#QDVC80r!%=S!!%=S!!%=S!!%Fbp7k=m.brWLuj55VqrrBmWXkU4@F/?Xt[#qpI+<S\l5Fhe#c^;K)?9d/?$o[MVQ,S+_p:HjXm1TF!he'U.p_rNI_S&+fZaZDg,int*X>BtAoN.@VHFgVlpir!+gs'argS/%12_&g&mORF,pdk)8q@.1(p_<`.j$4O_!##;3jJDX4SGrSeao(IiWF_AgM4R;8B9Ga-417^EUsr?D=/Gg"rrA4_A,cO6-N=(m%=+dr?bh0e.^hS7_JfAQcj/-d;+1I!;+1I!;+1I"i8:oNr.Fo/rr??-5E]*\f7SP#VuA"A*UimkNrI-c+$@q?&#WSbI6,^U72S4ZB^M5g.&40lK`Dk[:[Hnc$.<t@5G[O+F5sf/\Gg"2YFWE8hXI.pDnI0q_lN%@9Tb=<)h$C9oi(iRe,f:Q($AmDps%b,HJ&_\KR.LW+#Fdn[g0>`TrsUY'>Fj'd*8?b2mNA_N<"&W=$?Q`$0QuVk[r5SrrC77J)a&s-_:tN!26#Tli-rLZ2Xf`!-C%tCMTtdgLRk(RQ9;kGK20eARXj0W3mXD_b%6p>)h@OU_sR&gdi#tHXtJ,l78J+!/0s\?h?-fhtS36psK*A$0QuVk\&<C!:Vm2nXpAH\5/%Wn5t&kf"CCCcPV6fHBraTIoH,BNDnhtJomK*P&Cn7cJ8VHXlhG+^g,L:IhP!lhK\WgN]?'7>pe6l_$N=^+7DG/[qYp7qYK+-;#^NR;l6(7b?=Z@!4Iko,ZiRS!qH9j$DUAA5M&X0!2Bu';>m20rr<DV3WB)HKO=Q`f?3dZ8*p]a!$p,[qZoXj!2.#QY<W7*G0Lmg]k@DL9DB*kpfb*Jotl4W!8!ZMqXq$bp^dB)-!&(c\4uu'TGdh,dY]HG!fAD!!fAD!!k]KGQ01s4mm$Bsj1hm$][qdbd_G>2iSJhNDEj:\#L>5(T@;MQrgqU>;:+B$g5j+$$7O$Vg5MY1PQ4QM:ZY"F'N%:!'N(([70%b2nA"roQ\S*03Nj1AIaB2-9MbV:7K3@o=&8>#r^iH38,YHO(!M-R+7`*$rI799!4,K,b-Y#96]jV;'O^c[UV-XJX6Y7d?h-g2h@DBfrrAf4^.>H0^'3Qr'h4bYk=sS-\f(RDqa1;_aYf.Y_@_:]04-6]eK;.Or0(7_!:1jFrdsh6]`8aq'R$4$&&Q"5i'7.)>9E_#2u\>Cbq%6A"9/AC<O)Q(XqQ<K#(SnEU5C?!U5C?!U5C?!Y7UZ./Da/4kdOq888b5_O/DTkrrCD]gZt<ua+bf.LP0TQBikZf:!cGg_'h<Bq=4)(J3G:HRP9.N<NSbe\^Iklln>&WDQV]iZ+!^WWmCdnniCqN;;3p(!JBW+&#Bt:!CpAp.&)5%fV>FfUU;!*N\`p*iC+GW#MMBMrrD,JG^$@hGqF(ZZj6Mm'E8&>d=:N5e,1m!!0UpPhV[Ni`[dGTTKhM)TDJPFrr?Z(&!^hMoqIMaJ-nAIN:WQ:peUuu>PniSr$m[fKDrGuJ)A8LOt5jJJOBDg:7[IAm5I?2!)3n&;#R);jI4-h!+?/JoG=]rlfsPb(]I"-J+aG3rr>?2q-Ti:TEDkFrB7+HMC8Jl?E*DqdS$3hCH@&Jg<Nc@l'rmr!77dhlft*o*XS1MrYh,%^PKp[W>/n^%Ut9DkW\/k^FB6VC+,g,$7MX!$7MX!$7MX!3$07?0[b>o(YTrhHE&=1]8^mAFq-Tpe5q4eIg(4<UeKc21hmS7M/8\?8,Kq@e$XUH70%^4rr<Dd`eU2]7Q"M%l.,e6_O(6:a,Mg;iGDYgqK?fHYI1=%%uPkq>^4ToKl(%TqK?fHU])"CNB2R+/ZSIC!2!m'!"/U,M?*FLrY<J4chtr^W6_TPIt]!6Y'ao/pg7%aTD8(tn?96uTFZoEiEUWVre52nOoGDFc2JEln?+lcJ*'h_7X]-Cr%%/L-j/IipfBX95P$Dj]^u.'*j,DU^[SBgBRf/GeU$oc.t<8$X[N51rr<RGXu,U&g)ZI>&j^LHU9(Uj\7IjW<X6XX+&UVg+17u6AT<!8p:/l#JI=B`S=EZUd6JcgJ&8_cYAXe`K0GUG8,Olu)P4YYeN*X0Ve3-?BV5ln^YrFBf:Vi7oj3.4h5L>RKlQ-KqA"-Kr!$p5<f-nPX8WjSNIU.neUR'/X6G+dg0O]=nD;%&;m__=j^saa;QeRgE^pl%;*Z1:n[h?AFe8Z1Ss<eKh9`ipr2:15D#q2_r%$r+pf@ANrrA`s<W<'7B)_i<qc\jWpnRg'a,KQg!$].Zrr@SorY;-)HmJ7%V)lOO$`F(ga`E8gr9N]q-j.M;!Ur:n_tPm#Re3lM([+4V!fu-VHKUp5InKDa.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%gX!.%h+Nf`~>endstream
endobj
4 0 obj
<<
/BitsPerComponent 8 /ColorSpace /DeviceRGB /Filter [ /ASCII85Decode /FlateDecode ] /Height 33 /Length 912 /SMask 5 0 R 
  /Subtype /Image /Type /XObject /Width 148
>>
stream
Gb"/'4,t%1&DWYCGRm'`!B:)Tk+$r8E!5S/!<Ef>dL)*J&<N!85X\/W&c:F:eeAg_>4'Y*IH1&)W(PX^@sdQcQb2!8V&4qq(kuH9L1(pR@2O`-r',GuiTfk,k16lB-Vo5X4"iN'hd<)Um-U)jEU`!ahq3`W4[uV)V_9Y_)tEIXqYluOmH9i$`TsQXhq=L5<J^c>GdiB[Ckp5rS<Ee#T^Ye-qPinrhUK-Rr+-Lb///i;JZR^KAJ]R(c_p!cBUHc0</oB(jR_iX%l7qj67h2XY:qA=]DOE%ektB+/;d563+FRODAYW;"e2IN\P`sY`%:??-["bheoR1t2^aP$E!M\q>8c6G5/EXtSJ98hTH_BqOEA975m3%-UBU7.!9`V61l@&aYQWL7B3]<]GLC5b7hO4\PMJY`Nu5*rR2$\H:c(k.\+[1:Wcl87RNt]#oI^5cg=j$Z5j!+=MtOdA[C=IU!=LiPGYoo\GW0U"4btYjM"sI?%LcO>4Xh%#o,qHeBqf(5+.P15_d:F>PUCL,Da?*p%HHKi^Rr,;,V$5908dm@kAmK!b2klS'XAT*U1.p:7+0-22>(3-Yr<0X1K@>5&-79WA:Z>Gm?bM6B$tr3<RL4[7^ASlrT2f`eAfoNAoA[JY*+n7KGmXi2;mo"GEmm;0a+7H_4#PFBd7hZh:bpEO,E&,k7Df<K'M@W!@r3<l.j\5'F5B^Yu;,LZd[,1TYoIrQZEu-J-Mrn>RS_-maOm8km#=q-OQM!b*a7E)DlMVCk8S7>jbLW;]3V;XgKsm(RB,$#gd)L+AB@rdd](18R9_\b*VhWh2MEb7H]X+qL;t,[0D,f`nZhDL*d+m3n8GVjkRhN%kUE8Yf`?F'&kd?r3(>X;@dq*-"J>hpS&t2E+^#B@2O`-(kuH9`o6ChJ*\>5~>endstream
endobj
5 0 obj
<<
/BitsPerComponent 8 /ColorSpace /DeviceGray /Decode [ 0 1 ] /Filter [ /ASCII85Decode /FlateDecode ] /Height 33 /Length 36 
  /Subtype /Image /Type /XObject /Width 148
>>
stream
Gb"0;!<E0#!.pmDX)1Bm!<<*"^m>*%#Qb>~>endstream
endobj
6 0 obj
<<
/Contents 1116 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.0f8b5a27ec3847bbfc7093c5ed6cc59f 3 0 R /FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
7 0 obj
<<
/BaseFont /Helvetica-Bold /Encoding /WinAnsiEncoding /Name /F2 /Subtype /Type1 /Type /Font
>>
endobj
8 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 522 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 57.02362 709.8236 120.7991 720.0236 ] /Subtype /Link /Type /Annot
>>
endobj
9 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 522 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 533.526 710.4611 538.252 720.6611 ] /Subtype /Link /Type /Annot
>>
endobj
10 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 522 0 R /XYZ 57.02362 350.2236 0 ] /Rect [ 77.02362 693.6236 106.3146 703.8236 ] /Subtype /Link /Type /Annot
>>
endobj
11 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 522 0 R /XYZ 57.02362 350.2236 0 ] /Rect [ 533.526 694.2611 538.252 704.4611 ] /Subtype /Link /Type /Annot
>>
endobj
12 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 590.2236 0 ] /Rect [ 77.02362 677.4236 154.9601 687.6236 ] /Subtype /Link /Type /Annot
>>
endobj
13 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 590.2236 0 ] /Rect [ 533.526 678.0611 538.252 688.2611 ] /Subtype /Link /Type /Annot
>>
endobj
14 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 531.0236 0 ] /Rect [ 97.02362 661.2236 163.1536 671.4236 ] /Subtype /Link /Type /Annot
>>
endobj
15 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 531.0236 0 ] /Rect [ 533.526 661.8611 538.252 672.0611 ] /Subtype /Link /Type /Annot
>>
endobj
16 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 403.7236 0 ] /Rect [ 97.02362 645.0236 132.4516 655.2236 ] /Subtype /Link /Type /Annot
>>
endobj
17 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 403.7236 0 ] /Rect [ 533.526 645.6611 538.252 655.8611 ] /Subtype /Link /Type /Annot
>>
endobj
18 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 228.4236 0 ] /Rect [ 97.02362 628.8236 123.4841 639.0236 ] /Subtype /Link /Type /Annot
>>
endobj
19 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 228.4236 0 ] /Rect [ 533.526 629.4611 538.252 639.6611 ] /Subtype /Link /Type /Annot
>>
endobj
20 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 135.6236 0 ] /Rect [ 77.02362 612.6236 117.6536 622.8236 ] /Subtype /Link /Type /Annot
>>
endobj
21 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 135.6236 0 ] /Rect [ 533.526 613.2611 538.252 623.4611 ] /Subtype /Link /Type /Annot
>>
endobj
22 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 545 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 97.02362 596.4236 160.3316 606.6236 ] /Subtype /Link /Type /Annot
>>
endobj
23 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 545 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 533.526 597.0611 538.252 607.2611 ] /Subtype /Link /Type /Annot
>>
endobj
24 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 545 0 R /XYZ 57.02362 549.2236 0 ] /Rect [ 117.0236 580.2236 222.3726 590.4236 ] /Subtype /Link /Type /Annot
>>
endobj
25 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 545 0 R /XYZ 57.02362 549.2236 0 ] /Rect [ 533.526 580.8611 538.252 591.0611 ] /Subtype /Link /Type /Annot
>>
endobj
26 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 545 0 R /XYZ 57.02362 386.8236 0 ] /Rect [ 117.0236 564.0236 189.7751 574.2236 ] /Subtype /Link /Type /Annot
>>
endobj
27 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 545 0 R /XYZ 57.02362 386.8236 0 ] /Rect [ 533.526 564.6611 538.252 574.8611 ] /Subtype /Link /Type /Annot
>>
endobj
28 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 545 0 R /XYZ 57.02362 314.4236 0 ] /Rect [ 117.0236 547.8236 166.6211 558.0236 ] /Subtype /Link /Type /Annot
>>
endobj
29 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 545 0 R /XYZ 57.02362 314.4236 0 ] /Rect [ 533.526 548.4611 538.252 558.6611 ] /Subtype /Link /Type /Annot
>>
endobj
30 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 548 0 R /XYZ 57.02362 665.0236 0 ] /Rect [ 117.0236 532.2611 190.7101 542.4611 ] /Subtype /Link /Type /Annot
>>
endobj
31 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 548 0 R /XYZ 57.02362 665.0236 0 ] /Rect [ 533.526 532.2611 538.252 542.4611 ] /Subtype /Link /Type /Annot
>>
endobj
32 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 548 0 R /XYZ 57.02362 385.8236 0 ] /Rect [ 117.0236 515.4236 187.4036 525.6236 ] /Subtype /Link /Type /Annot
>>
endobj
33 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 548 0 R /XYZ 57.02362 385.8236 0 ] /Rect [ 533.526 516.0611 538.252 526.2611 ] /Subtype /Link /Type /Annot
>>
endobj
34 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 548 0 R /XYZ 57.02362 295.4236 0 ] /Rect [ 117.0236 499.2236 172.7581 509.4236 ] /Subtype /Link /Type /Annot
>>
endobj
35 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 548 0 R /XYZ 57.02362 295.4236 0 ] /Rect [ 533.526 499.8611 538.252 510.0611 ] /Subtype /Link /Type /Annot
>>
endobj
36 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 548 0 R /XYZ 57.02362 223.0236 0 ] /Rect [ 97.02362 483.0236 168.3556 493.2236 ] /Subtype /Link /Type /Annot
>>
endobj
37 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 548 0 R /XYZ 57.02362 223.0236 0 ] /Rect [ 533.526 483.6611 538.252 493.8611 ] /Subtype /Link /Type /Annot
>>
endobj
38 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 553 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 117.0236 466.8236 236.0661 477.0236 ] /Subtype /Link /Type /Annot
>>
endobj
39 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 553 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 533.526 467.4611 538.252 477.6611 ] /Subtype /Link /Type /Annot
>>
endobj
40 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 553 0 R /XYZ 57.02362 503.8236 0 ] /Rect [ 117.0236 451.2611 180.3231 461.4611 ] /Subtype /Link /Type /Annot
>>
endobj
41 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 553 0 R /XYZ 57.02362 503.8236 0 ] /Rect [ 533.526 451.2611 538.252 461.4611 ] /Subtype /Link /Type /Annot
>>
endobj
42 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 553 0 R /XYZ 57.02362 413.4236 0 ] /Rect [ 117.0236 435.0611 172.7581 445.2611 ] /Subtype /Link /Type /Annot
>>
endobj
43 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 553 0 R /XYZ 57.02362 413.4236 0 ] /Rect [ 533.526 435.0611 538.252 445.2611 ] /Subtype /Link /Type /Annot
>>
endobj
44 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 553 0 R /XYZ 57.02362 323.0236 0 ] /Rect [ 117.0236 418.2236 188.8231 428.4236 ] /Subtype /Link /Type /Annot
>>
endobj
45 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 553 0 R /XYZ 57.02362 323.0236 0 ] /Rect [ 533.526 418.8611 538.252 429.0611 ] /Subtype /Link /Type /Annot
>>
endobj
46 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 553 0 R /XYZ 57.02362 214.6236 0 ] /Rect [ 117.0236 402.0236 161.4191 412.2236 ] /Subtype /Link /Type /Annot
>>
endobj
47 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 553 0 R /XYZ 57.02362 214.6236 0 ] /Rect [ 533.526 402.6611 538.252 412.8611 ] /Subtype /Link /Type /Annot
>>
endobj
48 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 560 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 97.02362 385.8236 193.3881 396.0236 ] /Subtype /Link /Type /Annot
>>
endobj
49 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 560 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 533.526 386.4611 538.252 396.6611 ] /Subtype /Link /Type /Annot
>>
endobj
50 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 560 0 R /XYZ 57.02362 696.2236 0 ] /Rect [ 117.0236 370.2611 166.6211 380.4611 ] /Subtype /Link /Type /Annot
>>
endobj
51 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 560 0 R /XYZ 57.02362 696.2236 0 ] /Rect [ 533.526 370.2611 538.252 380.4611 ] /Subtype /Link /Type /Annot
>>
endobj
52 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 560 0 R /XYZ 57.02362 495.0236 0 ] /Rect [ 117.0236 353.4236 147.2581 363.6236 ] /Subtype /Link /Type /Annot
>>
endobj
53 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 560 0 R /XYZ 57.02362 495.0236 0 ] /Rect [ 533.526 354.0611 538.252 364.2611 ] /Subtype /Link /Type /Annot
>>
endobj
54 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 560 0 R /XYZ 57.02362 404.6236 0 ] /Rect [ 97.02362 337.2236 174.4926 347.4236 ] /Subtype /Link /Type /Annot
>>
endobj
55 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 560 0 R /XYZ 57.02362 404.6236 0 ] /Rect [ 533.526 337.8611 538.252 348.0611 ] /Subtype /Link /Type /Annot
>>
endobj
56 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 560 0 R /XYZ 57.02362 213.0236 0 ] /Rect [ 117.0236 321.6611 236.0661 331.8611 ] /Subtype /Link /Type /Annot
>>
endobj
57 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 560 0 R /XYZ 57.02362 213.0236 0 ] /Rect [ 533.526 321.6611 538.252 331.8611 ] /Subtype /Link /Type /Annot
>>
endobj
58 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 566 0 R /XYZ 57.02362 458.2236 0 ] /Rect [ 117.0236 305.4611 147.2581 315.6611 ] /Subtype /Link /Type /Annot
>>
endobj
59 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 566 0 R /XYZ 57.02362 458.2236 0 ] /Rect [ 533.526 305.4611 538.252 315.6611 ] /Subtype /Link /Type /Annot
>>
endobj
60 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 566 0 R /XYZ 57.02362 233.0236 0 ] /Rect [ 117.0236 288.6236 261.5746 298.8236 ] /Subtype /Link /Type /Annot
>>
endobj
61 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 566 0 R /XYZ 57.02362 233.0236 0 ] /Rect [ 533.526 289.2611 538.252 299.4611 ] /Subtype /Link /Type /Annot
>>
endobj
62 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 567 0 R /XYZ 57.02362 395.0236 0 ] /Rect [ 117.0236 272.4236 207.2596 282.6236 ] /Subtype /Link /Type /Annot
>>
endobj
63 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 567 0 R /XYZ 57.02362 395.0236 0 ] /Rect [ 533.526 273.0611 538.252 283.2611 ] /Subtype /Link /Type /Annot
>>
endobj
64 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 569 0 R /XYZ 57.02362 527.0236 0 ] /Rect [ 97.02362 256.2236 293.0676 266.4236 ] /Subtype /Link /Type /Annot
>>
endobj
65 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 569 0 R /XYZ 57.02362 527.0236 0 ] /Rect [ 533.526 256.8611 538.252 267.0611 ] /Subtype /Link /Type /Annot
>>
endobj
66 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 569 0 R /XYZ 57.02362 338.2236 0 ] /Rect [ 117.0236 240.6611 190.7101 250.8611 ] /Subtype /Link /Type /Annot
>>
endobj
67 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 569 0 R /XYZ 57.02362 338.2236 0 ] /Rect [ 533.526 240.6611 538.252 250.8611 ] /Subtype /Link /Type /Annot
>>
endobj
68 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 577 0 R /XYZ 57.02362 623.4236 0 ] /Rect [ 117.0236 223.8236 224.7186 234.0236 ] /Subtype /Link /Type /Annot
>>
endobj
69 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 577 0 R /XYZ 57.02362 623.4236 0 ] /Rect [ 528.8 224.4611 538.252 234.6611 ] /Subtype /Link /Type /Annot
>>
endobj
70 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 577 0 R /XYZ 57.02362 491.0236 0 ] /Rect [ 117.0236 207.6236 365.0366 217.8236 ] /Subtype /Link /Type /Annot
>>
endobj
71 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 577 0 R /XYZ 57.02362 491.0236 0 ] /Rect [ 528.8 208.2611 538.252 218.4611 ] /Subtype /Link /Type /Annot
>>
endobj
72 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 578 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 77.02362 191.4236 138.8951 201.6236 ] /Subtype /Link /Type /Annot
>>
endobj
73 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 578 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 192.0611 538.252 202.2611 ] /Subtype /Link /Type /Annot
>>
endobj
74 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 578 0 R /XYZ 57.02362 615.8236 0 ] /Rect [ 97.02362 175.2236 167.4121 185.4236 ] /Subtype /Link /Type /Annot
>>
endobj
75 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 578 0 R /XYZ 57.02362 615.8236 0 ] /Rect [ 528.8 175.8611 538.252 186.0611 ] /Subtype /Link /Type /Annot
>>
endobj
76 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 578 0 R /XYZ 57.02362 448.2236 0 ] /Rect [ 117.0236 159.0236 145.3626 169.2236 ] /Subtype /Link /Type /Annot
>>
endobj
77 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 578 0 R /XYZ 57.02362 448.2236 0 ] /Rect [ 528.8 159.6611 538.252 169.8611 ] /Subtype /Link /Type /Annot
>>
endobj
78 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 579 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 117.0236 142.8236 181.2751 153.0236 ] /Subtype /Link /Type /Annot
>>
endobj
79 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 579 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 143.4611 538.252 153.6611 ] /Subtype /Link /Type /Annot
>>
endobj
80 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 581 0 R /XYZ 57.02362 131.0236 0 ] /Rect [ 117.0236 126.6236 137.8061 136.8236 ] /Subtype /Link /Type /Annot
>>
endobj
81 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 581 0 R /XYZ 57.02362 131.0236 0 ] /Rect [ 528.8 127.2611 538.252 137.4611 ] /Subtype /Link /Type /Annot
>>
endobj
82 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 582 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 97.02362 110.4236 168.8231 120.6236 ] /Subtype /Link /Type /Annot
>>
endobj
83 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 582 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 111.0611 538.252 121.2611 ] /Subtype /Link /Type /Annot
>>
endobj
84 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 582 0 R /XYZ 57.02362 504.2236 0 ] /Rect [ 117.0236 94.22362 178.9121 104.4236 ] /Subtype /Link /Type /Annot
>>
endobj
85 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 582 0 R /XYZ 57.02362 504.2236 0 ] /Rect [ 528.8 94.86112 538.252 105.0611 ] /Subtype /Link /Type /Annot
>>
endobj
86 0 obj
<<
/Annots [ 8 0 R 9 0 R 10 0 R 11 0 R 12 0 R 13 0 R 14 0 R 15 0 R 16 0 R 17 0 R 
  18 0 R 19 0 R 20 0 R 21 0 R 22 0 R 23 0 R 24 0 R 25 0 R 26 0 R 27 0 R 
  28 0 R 29 0 R 30 0 R 31 0 R 32 0 R 33 0 R 34 0 R 35 0 R 36 0 R 37 0 R 
  38 0 R 39 0 R 40 0 R 41 0 R 42 0 R 43 0 R 44 0 R 45 0 R 46 0 R 47 0 R 
  48 0 R 49 0 R 50 0 R 51 0 R 52 0 R 53 0 R 54 0 R 55 0 R 56 0 R 57 0 R 
  58 0 R 59 0 R 60 0 R 61 0 R 62 0 R 63 0 R 64 0 R 65 0 R 66 0 R 67 0 R 
  68 0 R 69 0 R 70 0 R 71 0 R 72 0 R 73 0 R 74 0 R 75 0 R 76 0 R 77 0 R 
  78 0 R 79 0 R 80 0 R 81 0 R 82 0 R 83 0 R 84 0 R 85 0 R ] /Contents 1117 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
87 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 582 0 R /XYZ 57.02362 341.8236 0 ] /Rect [ 117.0236 739.8236 221.4376 750.0236 ] /Subtype /Link /Type /Annot
>>
endobj
88 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 582 0 R /XYZ 57.02362 341.8236 0 ] /Rect [ 528.8 740.4611 538.252 750.6611 ] /Subtype /Link /Type /Annot
>>
endobj
89 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 584 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 117.0236 723.6236 198.7511 733.8236 ] /Subtype /Link /Type /Annot
>>
endobj
90 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 584 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 724.2611 538.252 734.4611 ] /Subtype /Link /Type /Annot
>>
endobj
91 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 584 0 R /XYZ 57.02362 423.5608 0 ] /Rect [ 117.0236 707.4236 191.1946 717.6236 ] /Subtype /Link /Type /Annot
>>
endobj
92 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 584 0 R /XYZ 57.02362 423.5608 0 ] /Rect [ 528.8 708.0611 538.252 718.2611 ] /Subtype /Link /Type /Annot
>>
endobj
93 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 584 0 R /XYZ 57.02362 230.8604 0 ] /Rect [ 77.02362 691.2236 206.9291 701.4236 ] /Subtype /Link /Type /Annot
>>
endobj
94 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 584 0 R /XYZ 57.02362 230.8604 0 ] /Rect [ 528.8 691.8611 538.252 702.0611 ] /Subtype /Link /Type /Annot
>>
endobj
95 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 584 0 R /XYZ 57.02362 171.6604 0 ] /Rect [ 97.02362 675.0236 180.1536 685.2236 ] /Subtype /Link /Type /Annot
>>
endobj
96 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 584 0 R /XYZ 57.02362 171.6604 0 ] /Rect [ 528.8 675.6611 538.252 685.8611 ] /Subtype /Link /Type /Annot
>>
endobj
97 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 585 0 R /XYZ 57.02362 695.0236 0 ] /Rect [ 117.0236 658.8236 184.1056 669.0236 ] /Subtype /Link /Type /Annot
>>
endobj
98 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 585 0 R /XYZ 57.02362 695.0236 0 ] /Rect [ 528.8 659.4611 538.252 669.6611 ] /Subtype /Link /Type /Annot
>>
endobj
99 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 585 0 R /XYZ 57.02362 376.6236 0 ] /Rect [ 117.0236 642.6236 160.4756 652.8236 ] /Subtype /Link /Type /Annot
>>
endobj
100 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 585 0 R /XYZ 57.02362 376.6236 0 ] /Rect [ 528.8 643.2611 538.252 653.4611 ] /Subtype /Link /Type /Annot
>>
endobj
101 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 137.0236 626.4236 198.4361 636.6236 ] /Subtype /Link /Type /Annot
>>
endobj
102 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 627.0611 538.252 637.2611 ] /Subtype /Link /Type /Annot
>>
endobj
103 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 701.0236 0 ] /Rect [ 157.0236 610.2236 223.6296 620.4236 ] /Subtype /Link /Type /Annot
>>
endobj
104 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 701.0236 0 ] /Rect [ 528.8 610.8611 538.252 621.0611 ] /Subtype /Link /Type /Annot
>>
endobj
105 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 551.8236 0 ] /Rect [ 157.0236 594.0236 234.9686 604.2236 ] /Subtype /Link /Type /Annot
>>
endobj
106 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 551.8236 0 ] /Rect [ 528.8 594.6611 538.252 604.8611 ] /Subtype /Link /Type /Annot
>>
endobj
107 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 464.8236 0 ] /Rect [ 157.0236 577.8236 228.3471 588.0236 ] /Subtype /Link /Type /Annot
>>
endobj
108 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 464.8236 0 ] /Rect [ 528.8 578.4611 538.252 588.6611 ] /Subtype /Link /Type /Annot
>>
endobj
109 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 327.6236 0 ] /Rect [ 157.0236 561.6236 230.7186 571.8236 ] /Subtype /Link /Type /Annot
>>
endobj
110 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 327.6236 0 ] /Rect [ 528.8 562.2611 538.252 572.4611 ] /Subtype /Link /Type /Annot
>>
endobj
111 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 200.0236 0 ] /Rect [ 157.0236 545.4236 221.7426 555.6236 ] /Subtype /Link /Type /Annot
>>
endobj
112 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 586 0 R /XYZ 57.02362 200.0236 0 ] /Rect [ 528.8 546.0611 538.252 556.2611 ] /Subtype /Link /Type /Annot
>>
endobj
113 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 587 0 R /XYZ 57.02362 667.8236 0 ] /Rect [ 157.0236 529.2236 235.9206 539.4236 ] /Subtype /Link /Type /Annot
>>
endobj
114 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 587 0 R /XYZ 57.02362 667.8236 0 ] /Rect [ 528.8 529.8611 538.252 540.0611 ] /Subtype /Link /Type /Annot
>>
endobj
115 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 587 0 R /XYZ 57.02362 344.2236 0 ] /Rect [ 157.0236 513.0236 230.7186 523.2236 ] /Subtype /Link /Type /Annot
>>
endobj
116 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 587 0 R /XYZ 57.02362 344.2236 0 ] /Rect [ 528.8 513.6611 538.252 523.8611 ] /Subtype /Link /Type /Annot
>>
endobj
117 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 587 0 R /XYZ 57.02362 234.2236 0 ] /Rect [ 157.0236 496.8236 225.9926 507.0236 ] /Subtype /Link /Type /Annot
>>
endobj
118 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 587 0 R /XYZ 57.02362 234.2236 0 ] /Rect [ 528.8 497.4611 538.252 507.6611 ] /Subtype /Link /Type /Annot
>>
endobj
119 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 588 0 R /XYZ 57.02362 592.6236 0 ] /Rect [ 157.0236 480.6236 217.0166 490.8236 ] /Subtype /Link /Type /Annot
>>
endobj
120 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 588 0 R /XYZ 57.02362 592.6236 0 ] /Rect [ 528.8 481.2611 538.252 491.4611 ] /Subtype /Link /Type /Annot
>>
endobj
121 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 588 0 R /XYZ 57.02362 407.4236 0 ] /Rect [ 157.0236 464.4236 219.3796 474.6236 ] /Subtype /Link /Type /Annot
>>
endobj
122 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 588 0 R /XYZ 57.02362 407.4236 0 ] /Rect [ 528.8 465.0611 538.252 475.2611 ] /Subtype /Link /Type /Annot
>>
endobj
123 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 588 0 R /XYZ 57.02362 258.2236 0 ] /Rect [ 157.0236 448.2236 243.4686 458.4236 ] /Subtype /Link /Type /Annot
>>
endobj
124 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 588 0 R /XYZ 57.02362 258.2236 0 ] /Rect [ 528.8 448.8611 538.252 459.0611 ] /Subtype /Link /Type /Annot
>>
endobj
125 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 589 0 R /XYZ 57.02362 696.6236 0 ] /Rect [ 157.0236 432.0236 214.6536 442.2236 ] /Subtype /Link /Type /Annot
>>
endobj
126 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 589 0 R /XYZ 57.02362 696.6236 0 ] /Rect [ 528.8 432.6611 538.252 442.8611 ] /Subtype /Link /Type /Annot
>>
endobj
127 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 589 0 R /XYZ 57.02362 537.8236 0 ] /Rect [ 157.0236 415.8236 233.5406 426.0236 ] /Subtype /Link /Type /Annot
>>
endobj
128 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 589 0 R /XYZ 57.02362 537.8236 0 ] /Rect [ 528.8 416.4611 538.252 426.6611 ] /Subtype /Link /Type /Annot
>>
endobj
129 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 589 0 R /XYZ 57.02362 340.6236 0 ] /Rect [ 157.0236 399.6236 250.0816 409.8236 ] /Subtype /Link /Type /Annot
>>
endobj
130 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 589 0 R /XYZ 57.02362 340.6236 0 ] /Rect [ 528.8 400.2611 538.252 410.4611 ] /Subtype /Link /Type /Annot
>>
endobj
131 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 590 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 383.4236 226.9276 393.6236 ] /Subtype /Link /Type /Annot
>>
endobj
132 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 590 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 384.0611 538.252 394.2611 ] /Subtype /Link /Type /Annot
>>
endobj
133 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 590 0 R /XYZ 57.02362 507.8236 0 ] /Rect [ 157.0236 367.2236 256.6946 377.4236 ] /Subtype /Link /Type /Annot
>>
endobj
134 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 590 0 R /XYZ 57.02362 507.8236 0 ] /Rect [ 528.8 367.8611 538.252 378.0611 ] /Subtype /Link /Type /Annot
>>
endobj
135 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 590 0 R /XYZ 57.02362 369.4236 0 ] /Rect [ 157.0236 351.0236 233.5406 361.2236 ] /Subtype /Link /Type /Annot
>>
endobj
136 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 590 0 R /XYZ 57.02362 369.4236 0 ] /Rect [ 528.8 351.6611 538.252 361.8611 ] /Subtype /Link /Type /Annot
>>
endobj
137 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 590 0 R /XYZ 57.02362 220.2236 0 ] /Rect [ 157.0236 334.8236 228.8146 345.0236 ] /Subtype /Link /Type /Annot
>>
endobj
138 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 590 0 R /XYZ 57.02362 220.2236 0 ] /Rect [ 528.8 335.4611 538.252 345.6611 ] /Subtype /Link /Type /Annot
>>
endobj
139 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 591 0 R /XYZ 57.02362 658.2236 0 ] /Rect [ 157.0236 318.6236 237.7991 328.8236 ] /Subtype /Link /Type /Annot
>>
endobj
140 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 591 0 R /XYZ 57.02362 658.2236 0 ] /Rect [ 528.8 319.2611 538.252 329.4611 ] /Subtype /Link /Type /Annot
>>
endobj
141 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 591 0 R /XYZ 57.02362 434.6236 0 ] /Rect [ 157.0236 302.4236 222.2016 312.6236 ] /Subtype /Link /Type /Annot
>>
endobj
142 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 591 0 R /XYZ 57.02362 434.6236 0 ] /Rect [ 528.8 303.0611 538.252 313.2611 ] /Subtype /Link /Type /Annot
>>
endobj
143 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 591 0 R /XYZ 57.02362 295.0236 0 ] /Rect [ 157.0236 286.2236 218.9036 296.4236 ] /Subtype /Link /Type /Annot
>>
endobj
144 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 591 0 R /XYZ 57.02362 295.0236 0 ] /Rect [ 528.8 286.8611 538.252 297.0611 ] /Subtype /Link /Type /Annot
>>
endobj
145 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 592 0 R /XYZ 57.02362 687.0236 0 ] /Rect [ 157.0236 270.0236 220.3231 280.2236 ] /Subtype /Link /Type /Annot
>>
endobj
146 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 592 0 R /XYZ 57.02362 687.0236 0 ] /Rect [ 528.8 270.6611 538.252 280.8611 ] /Subtype /Link /Type /Annot
>>
endobj
147 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 592 0 R /XYZ 57.02362 473.0236 0 ] /Rect [ 157.0236 253.8236 234.9601 264.0236 ] /Subtype /Link /Type /Annot
>>
endobj
148 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 592 0 R /XYZ 57.02362 473.0236 0 ] /Rect [ 528.8 254.4611 538.252 264.6611 ] /Subtype /Link /Type /Annot
>>
endobj
149 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 592 0 R /XYZ 57.02362 345.4236 0 ] /Rect [ 157.0236 237.6236 233.0731 247.8236 ] /Subtype /Link /Type /Annot
>>
endobj
150 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 592 0 R /XYZ 57.02362 345.4236 0 ] /Rect [ 528.8 238.2611 538.252 248.4611 ] /Subtype /Link /Type /Annot
>>
endobj
151 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 592 0 R /XYZ 57.02362 227.4236 0 ] /Rect [ 157.0236 221.4236 221.7426 231.6236 ] /Subtype /Link /Type /Annot
>>
endobj
152 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 592 0 R /XYZ 57.02362 227.4236 0 ] /Rect [ 528.8 222.0611 538.252 232.2611 ] /Subtype /Link /Type /Annot
>>
endobj
153 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 593 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 205.2236 218.9036 215.4236 ] /Subtype /Link /Type /Annot
>>
endobj
154 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 593 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 205.8611 538.252 216.0611 ] /Subtype /Link /Type /Annot
>>
endobj
155 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 593 0 R /XYZ 57.02362 400.6236 0 ] /Rect [ 157.0236 189.0236 236.8556 199.2236 ] /Subtype /Link /Type /Annot
>>
endobj
156 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 593 0 R /XYZ 57.02362 400.6236 0 ] /Rect [ 528.8 189.6611 538.252 199.8611 ] /Subtype /Link /Type /Annot
>>
endobj
157 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 593 0 R /XYZ 57.02362 292.2236 0 ] /Rect [ 157.0236 172.8236 222.2101 183.0236 ] /Subtype /Link /Type /Annot
>>
endobj
158 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 593 0 R /XYZ 57.02362 292.2236 0 ] /Rect [ 528.8 173.4611 538.252 183.6611 ] /Subtype /Link /Type /Annot
>>
endobj
159 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 594 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 156.6236 217.0166 166.8236 ] /Subtype /Link /Type /Annot
>>
endobj
160 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 594 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 157.2611 538.252 167.4611 ] /Subtype /Link /Type /Annot
>>
endobj
161 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 594 0 R /XYZ 57.02362 640.4236 0 ] /Rect [ 157.0236 140.4236 231.1946 150.6236 ] /Subtype /Link /Type /Annot
>>
endobj
162 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 594 0 R /XYZ 57.02362 640.4236 0 ] /Rect [ 528.8 141.0611 538.252 151.2611 ] /Subtype /Link /Type /Annot
>>
endobj
163 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 594 0 R /XYZ 57.02362 512.8236 0 ] /Rect [ 157.0236 124.2236 221.7426 134.4236 ] /Subtype /Link /Type /Annot
>>
endobj
164 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 594 0 R /XYZ 57.02362 512.8236 0 ] /Rect [ 528.8 124.8611 538.252 135.0611 ] /Subtype /Link /Type /Annot
>>
endobj
165 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 594 0 R /XYZ 57.02362 176.707 0 ] /Rect [ 157.0236 108.0236 231.1776 118.2236 ] /Subtype /Link /Type /Annot
>>
endobj
166 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 594 0 R /XYZ 57.02362 176.707 0 ] /Rect [ 528.8 108.6611 538.252 118.8611 ] /Subtype /Link /Type /Annot
>>
endobj
167 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 573.8236 0 ] /Rect [ 157.0236 91.82362 226.4516 102.0236 ] /Subtype /Link /Type /Annot
>>
endobj
168 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 573.8236 0 ] /Rect [ 528.8 92.46112 538.252 102.6611 ] /Subtype /Link /Type /Annot
>>
endobj
169 0 obj
<<
/Annots [ 87 0 R 88 0 R 89 0 R 90 0 R 91 0 R 92 0 R 93 0 R 94 0 R 95 0 R 96 0 R 
  97 0 R 98 0 R 99 0 R 100 0 R 101 0 R 102 0 R 103 0 R 104 0 R 105 0 R 106 0 R 
  107 0 R 108 0 R 109 0 R 110 0 R 111 0 R 112 0 R 113 0 R 114 0 R 115 0 R 116 0 R 
  117 0 R 118 0 R 119 0 R 120 0 R 121 0 R 122 0 R 123 0 R 124 0 R 125 0 R 126 0 R 
  127 0 R 128 0 R 129 0 R 130 0 R 131 0 R 132 0 R 133 0 R 134 0 R 135 0 R 136 0 R 
  137 0 R 138 0 R 139 0 R 140 0 R 141 0 R 142 0 R 143 0 R 144 0 R 145 0 R 146 0 R 
  147 0 R 148 0 R 149 0 R 150 0 R 151 0 R 152 0 R 153 0 R 154 0 R 155 0 R 156 0 R 
  157 0 R 158 0 R 159 0 R 160 0 R 161 0 R 162 0 R 163 0 R 164 0 R 165 0 R 166 0 R 
  167 0 R 168 0 R ] /Contents 1118 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
170 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 407.8236 0 ] /Rect [ 117.0236 739.8236 246.9206 750.0236 ] /Subtype /Link /Type /Annot
>>
endobj
171 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 407.8236 0 ] /Rect [ 528.8 740.4611 538.252 750.6611 ] /Subtype /Link /Type /Annot
>>
endobj
172 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 335.4236 0 ] /Rect [ 137.0236 723.6236 182.8556 733.8236 ] /Subtype /Link /Type /Annot
>>
endobj
173 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 335.4236 0 ] /Rect [ 528.8 724.2611 538.252 734.4611 ] /Subtype /Link /Type /Annot
>>
endobj
174 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 283.4236 0 ] /Rect [ 157.0236 707.4236 202.8471 717.6236 ] /Subtype /Link /Type /Annot
>>
endobj
175 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 283.4236 0 ] /Rect [ 528.8 708.0611 538.252 718.2611 ] /Subtype /Link /Type /Annot
>>
endobj
176 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 215.8236 0 ] /Rect [ 157.0236 691.2236 230.2511 701.4236 ] /Subtype /Link /Type /Annot
>>
endobj
177 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 215.8236 0 ] /Rect [ 528.8 691.8611 538.252 702.0611 ] /Subtype /Link /Type /Annot
>>
endobj
178 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 148.2236 0 ] /Rect [ 157.0236 675.0236 207.5646 685.2236 ] /Subtype /Link /Type /Annot
>>
endobj
179 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 595 0 R /XYZ 57.02362 148.2236 0 ] /Rect [ 528.8 675.6611 538.252 685.8611 ] /Subtype /Link /Type /Annot
>>
endobj
180 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 636.0236 0 ] /Rect [ 157.0236 658.8236 200.9601 669.0236 ] /Subtype /Link /Type /Annot
>>
endobj
181 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 636.0236 0 ] /Rect [ 528.8 659.4611 538.252 669.6611 ] /Subtype /Link /Type /Annot
>>
endobj
182 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 568.4236 0 ] /Rect [ 157.0236 642.6236 207.5731 652.8236 ] /Subtype /Link /Type /Annot
>>
endobj
183 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 568.4236 0 ] /Rect [ 528.8 643.2611 538.252 653.4611 ] /Subtype /Link /Type /Annot
>>
endobj
184 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 465.4236 0 ] /Rect [ 157.0236 626.4236 196.2341 636.6236 ] /Subtype /Link /Type /Annot
>>
endobj
185 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 465.4236 0 ] /Rect [ 528.8 627.0611 538.252 637.2611 ] /Subtype /Link /Type /Annot
>>
endobj
186 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 286.6236 0 ] /Rect [ 157.0236 610.2236 221.7511 620.4236 ] /Subtype /Link /Type /Annot
>>
endobj
187 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 286.6236 0 ] /Rect [ 528.8 610.8611 538.252 621.0611 ] /Subtype /Link /Type /Annot
>>
endobj
188 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 219.0236 0 ] /Rect [ 157.0236 594.0236 198.5971 604.2236 ] /Subtype /Link /Type /Annot
>>
endobj
189 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 219.0236 0 ] /Rect [ 528.8 594.6611 538.252 604.8611 ] /Subtype /Link /Type /Annot
>>
endobj
190 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 116.0236 0 ] /Rect [ 157.0236 577.8236 222.6861 588.0236 ] /Subtype /Link /Type /Annot
>>
endobj
191 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 596 0 R /XYZ 57.02362 116.0236 0 ] /Rect [ 528.8 578.4611 538.252 588.6611 ] /Subtype /Link /Type /Annot
>>
endobj
192 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 597 0 R /XYZ 57.02362 672.0236 0 ] /Rect [ 157.0236 561.6236 193.8711 571.8236 ] /Subtype /Link /Type /Annot
>>
endobj
193 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 597 0 R /XYZ 57.02362 672.0236 0 ] /Rect [ 528.8 562.2611 538.252 572.4611 ] /Subtype /Link /Type /Annot
>>
endobj
194 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 597 0 R /XYZ 57.02362 521.0236 0 ] /Rect [ 157.0236 545.4236 206.1536 555.6236 ] /Subtype /Link /Type /Annot
>>
endobj
195 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 597 0 R /XYZ 57.02362 521.0236 0 ] /Rect [ 528.8 546.0611 538.252 556.2611 ] /Subtype /Link /Type /Annot
>>
endobj
196 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 597 0 R /XYZ 57.02362 389.2236 0 ] /Rect [ 157.0236 529.2236 212.7581 539.4236 ] /Subtype /Link /Type /Annot
>>
endobj
197 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 597 0 R /XYZ 57.02362 389.2236 0 ] /Rect [ 528.8 529.8611 538.252 540.0611 ] /Subtype /Link /Type /Annot
>>
endobj
198 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 597 0 R /XYZ 57.02362 321.6236 0 ] /Rect [ 157.0236 513.0236 206.6211 523.2236 ] /Subtype /Link /Type /Annot
>>
endobj
199 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 597 0 R /XYZ 57.02362 321.6236 0 ] /Rect [ 528.8 513.6611 538.252 523.8611 ] /Subtype /Link /Type /Annot
>>
endobj
200 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 597 0 R /XYZ 57.02362 272.0236 0 ] /Rect [ 157.0236 496.8236 208.0321 507.0236 ] /Subtype /Link /Type /Annot
>>
endobj
201 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 597 0 R /XYZ 57.02362 272.0236 0 ] /Rect [ 528.8 497.4611 538.252 507.6611 ] /Subtype /Link /Type /Annot
>>
endobj
202 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 599 0 R /XYZ 57.02362 662.4236 0 ] /Rect [ 157.0236 480.6236 217.0166 490.8236 ] /Subtype /Link /Type /Annot
>>
endobj
203 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 599 0 R /XYZ 57.02362 662.4236 0 ] /Rect [ 528.8 481.2611 538.252 491.4611 ] /Subtype /Link /Type /Annot
>>
endobj
204 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 599 0 R /XYZ 57.02362 461.0236 0 ] /Rect [ 157.0236 464.4236 201.4191 474.6236 ] /Subtype /Link /Type /Annot
>>
endobj
205 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 599 0 R /XYZ 57.02362 461.0236 0 ] /Rect [ 528.8 465.0611 538.252 475.2611 ] /Subtype /Link /Type /Annot
>>
endobj
206 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 599 0 R /XYZ 57.02362 281.2236 0 ] /Rect [ 157.0236 448.2236 212.7751 458.4236 ] /Subtype /Link /Type /Annot
>>
endobj
207 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 599 0 R /XYZ 57.02362 281.2236 0 ] /Rect [ 528.8 448.8611 538.252 459.0611 ] /Subtype /Link /Type /Annot
>>
endobj
208 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 599 0 R /XYZ 57.02362 213.6236 0 ] /Rect [ 157.0236 432.0236 198.1211 442.2236 ] /Subtype /Link /Type /Annot
>>
endobj
209 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 599 0 R /XYZ 57.02362 213.6236 0 ] /Rect [ 528.8 432.6611 538.252 442.8611 ] /Subtype /Link /Type /Annot
>>
endobj
210 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 609 0 R /XYZ 57.02362 674.4236 0 ] /Rect [ 157.0236 415.8236 207.5731 426.0236 ] /Subtype /Link /Type /Annot
>>
endobj
211 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 609 0 R /XYZ 57.02362 674.4236 0 ] /Rect [ 528.8 416.4611 538.252 426.6611 ] /Subtype /Link /Type /Annot
>>
endobj
212 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 609 0 R /XYZ 57.02362 496.0236 0 ] /Rect [ 157.0236 399.6236 224.0971 409.8236 ] /Subtype /Link /Type /Annot
>>
endobj
213 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 609 0 R /XYZ 57.02362 496.0236 0 ] /Rect [ 528.8 400.2611 538.252 410.4611 ] /Subtype /Link /Type /Annot
>>
endobj
214 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 609 0 R /XYZ 57.02362 364.2236 0 ] /Rect [ 157.0236 383.4236 214.1776 393.6236 ] /Subtype /Link /Type /Annot
>>
endobj
215 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 609 0 R /XYZ 57.02362 364.2236 0 ] /Rect [ 528.8 384.0611 538.252 394.2611 ] /Subtype /Link /Type /Annot
>>
endobj
216 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 609 0 R /XYZ 57.02362 296.6236 0 ] /Rect [ 157.0236 367.2236 212.2906 377.4236 ] /Subtype /Link /Type /Annot
>>
endobj
217 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 609 0 R /XYZ 57.02362 296.6236 0 ] /Rect [ 528.8 367.8611 538.252 378.0611 ] /Subtype /Link /Type /Annot
>>
endobj
218 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 609 0 R /XYZ 57.02362 229.0236 0 ] /Rect [ 157.0236 351.0236 200.9601 361.2236 ] /Subtype /Link /Type /Annot
>>
endobj
219 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 609 0 R /XYZ 57.02362 229.0236 0 ] /Rect [ 528.8 351.6611 538.252 361.8611 ] /Subtype /Link /Type /Annot
>>
endobj
220 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 611 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 334.8236 198.1211 345.0236 ] /Subtype /Link /Type /Annot
>>
endobj
221 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 611 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 335.4611 538.252 345.6611 ] /Subtype /Link /Type /Annot
>>
endobj
222 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 611 0 R /XYZ 57.02362 458.8236 0 ] /Rect [ 157.0236 318.6236 240.1621 328.8236 ] /Subtype /Link /Type /Annot
>>
endobj
223 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 611 0 R /XYZ 57.02362 458.8236 0 ] /Rect [ 528.8 319.2611 538.252 329.4611 ] /Subtype /Link /Type /Annot
>>
endobj
224 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 611 0 R /XYZ 57.02362 346.2236 0 ] /Rect [ 157.0236 302.4236 238.7511 312.6236 ] /Subtype /Link /Type /Annot
>>
endobj
225 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 611 0 R /XYZ 57.02362 346.2236 0 ] /Rect [ 528.8 303.0611 538.252 313.2611 ] /Subtype /Link /Type /Annot
>>
endobj
226 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 611 0 R /XYZ 57.02362 278.6236 0 ] /Rect [ 157.0236 286.2236 216.5491 296.4236 ] /Subtype /Link /Type /Annot
>>
endobj
227 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 611 0 R /XYZ 57.02362 278.6236 0 ] /Rect [ 528.8 286.8611 538.252 297.0611 ] /Subtype /Link /Type /Annot
>>
endobj
228 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 611 0 R /XYZ 57.02362 175.6236 0 ] /Rect [ 157.0236 270.0236 201.4276 280.2236 ] /Subtype /Link /Type /Annot
>>
endobj
229 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 611 0 R /XYZ 57.02362 175.6236 0 ] /Rect [ 528.8 270.6611 538.252 280.8611 ] /Subtype /Link /Type /Annot
>>
endobj
230 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 253.8236 257.1706 264.0236 ] /Subtype /Link /Type /Annot
>>
endobj
231 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 254.4611 538.252 264.6611 ] /Subtype /Link /Type /Annot
>>
endobj
232 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 667.4236 0 ] /Rect [ 157.0236 237.6236 238.2836 247.8236 ] /Subtype /Link /Type /Annot
>>
endobj
233 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 667.4236 0 ] /Rect [ 528.8 238.2611 538.252 248.4611 ] /Subtype /Link /Type /Annot
>>
endobj
234 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 509.8236 0 ] /Rect [ 157.0236 221.4236 210.4121 231.6236 ] /Subtype /Link /Type /Annot
>>
endobj
235 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 509.8236 0 ] /Rect [ 528.8 222.0611 538.252 232.2611 ] /Subtype /Link /Type /Annot
>>
endobj
236 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 378.0236 0 ] /Rect [ 157.0236 205.2236 200.9601 215.4236 ] /Subtype /Link /Type /Annot
>>
endobj
237 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 378.0236 0 ] /Rect [ 528.8 205.8611 538.252 216.0611 ] /Subtype /Link /Type /Annot
>>
endobj
238 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 310.4236 0 ] /Rect [ 157.0236 189.0236 238.2751 199.2236 ] /Subtype /Link /Type /Annot
>>
endobj
239 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 310.4236 0 ] /Rect [ 528.8 189.6611 538.252 199.8611 ] /Subtype /Link /Type /Annot
>>
endobj
240 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 230.8236 0 ] /Rect [ 157.0236 172.8236 253.8641 183.0236 ] /Subtype /Link /Type /Annot
>>
endobj
241 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 230.8236 0 ] /Rect [ 528.8 173.4611 538.252 183.6611 ] /Subtype /Link /Type /Annot
>>
endobj
242 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 181.2236 0 ] /Rect [ 157.0236 156.6236 212.2991 166.8236 ] /Subtype /Link /Type /Annot
>>
endobj
243 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 181.2236 0 ] /Rect [ 528.8 157.2611 538.252 167.4611 ] /Subtype /Link /Type /Annot
>>
endobj
244 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 113.6236 0 ] /Rect [ 157.0236 140.4236 236.3881 150.6236 ] /Subtype /Link /Type /Annot
>>
endobj
245 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 616 0 R /XYZ 57.02362 113.6236 0 ] /Rect [ 528.8 141.0611 538.252 151.2611 ] /Subtype /Link /Type /Annot
>>
endobj
246 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 124.2236 231.1946 134.4236 ] /Subtype /Link /Type /Annot
>>
endobj
247 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 124.8611 538.252 135.0611 ] /Subtype /Link /Type /Annot
>>
endobj
248 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 650.0236 0 ] /Rect [ 157.0236 108.0236 217.4756 118.2236 ] /Subtype /Link /Type /Annot
>>
endobj
249 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 650.0236 0 ] /Rect [ 528.8 108.6611 538.252 118.8611 ] /Subtype /Link /Type /Annot
>>
endobj
250 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 518.2236 0 ] /Rect [ 157.0236 91.82362 205.6691 102.0236 ] /Subtype /Link /Type /Annot
>>
endobj
251 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 518.2236 0 ] /Rect [ 528.8 92.46112 538.252 102.6611 ] /Subtype /Link /Type /Annot
>>
endobj
252 0 obj
<<
/Annots [ 170 0 R 171 0 R 172 0 R 173 0 R 174 0 R 175 0 R 176 0 R 177 0 R 178 0 R 179 0 R 
  180 0 R 181 0 R 182 0 R 183 0 R 184 0 R 185 0 R 186 0 R 187 0 R 188 0 R 189 0 R 
  190 0 R 191 0 R 192 0 R 193 0 R 194 0 R 195 0 R 196 0 R 197 0 R 198 0 R 199 0 R 
  200 0 R 201 0 R 202 0 R 203 0 R 204 0 R 205 0 R 206 0 R 207 0 R 208 0 R 209 0 R 
  210 0 R 211 0 R 212 0 R 213 0 R 214 0 R 215 0 R 216 0 R 217 0 R 218 0 R 219 0 R 
  220 0 R 221 0 R 222 0 R 223 0 R 224 0 R 225 0 R 226 0 R 227 0 R 228 0 R 229 0 R 
  230 0 R 231 0 R 232 0 R 233 0 R 234 0 R 235 0 R 236 0 R 237 0 R 238 0 R 239 0 R 
  240 0 R 241 0 R 242 0 R 243 0 R 244 0 R 245 0 R 246 0 R 247 0 R 248 0 R 249 0 R 
  250 0 R 251 0 R ] /Contents 1119 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
253 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 438.6236 0 ] /Rect [ 117.0236 739.8236 146.7821 750.0236 ] /Subtype /Link /Type /Annot
>>
endobj
254 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 438.6236 0 ] /Rect [ 528.8 740.4611 538.252 750.6611 ] /Subtype /Link /Type /Annot
>>
endobj
255 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 384.2236 0 ] /Rect [ 137.0236 723.6236 198.4446 733.8236 ] /Subtype /Link /Type /Annot
>>
endobj
256 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 384.2236 0 ] /Rect [ 528.8 724.2611 538.252 734.4611 ] /Subtype /Link /Type /Annot
>>
endobj
257 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 332.2236 0 ] /Rect [ 157.0236 707.4236 223.1451 717.6236 ] /Subtype /Link /Type /Annot
>>
endobj
258 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 332.2236 0 ] /Rect [ 528.8 708.0611 538.252 718.2611 ] /Subtype /Link /Type /Annot
>>
endobj
259 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 282.6236 0 ] /Rect [ 117.0236 691.2236 236.0406 701.4236 ] /Subtype /Link /Type /Annot
>>
endobj
260 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 620 0 R /XYZ 57.02362 282.6236 0 ] /Rect [ 528.8 691.8611 538.252 702.0611 ] /Subtype /Link /Type /Annot
>>
endobj
261 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 624 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 117.0236 675.0236 233.2101 685.2236 ] /Subtype /Link /Type /Annot
>>
endobj
262 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 624 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 675.6611 538.252 685.8611 ] /Subtype /Link /Type /Annot
>>
endobj
263 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 624 0 R /XYZ 57.02362 566.6236 0 ] /Rect [ 117.0236 658.8236 197.7991 669.0236 ] /Subtype /Link /Type /Annot
>>
endobj
264 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 624 0 R /XYZ 57.02362 566.6236 0 ] /Rect [ 528.8 659.4611 538.252 669.6611 ] /Subtype /Link /Type /Annot
>>
endobj
265 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 624 0 R /XYZ 57.02362 482.2236 0 ] /Rect [ 117.0236 642.6236 206.3076 652.8236 ] /Subtype /Link /Type /Annot
>>
endobj
266 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 624 0 R /XYZ 57.02362 482.2236 0 ] /Rect [ 528.8 643.2611 538.252 653.4611 ] /Subtype /Link /Type /Annot
>>
endobj
267 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 624 0 R /XYZ 57.02362 397.8236 0 ] /Rect [ 97.02362 626.4236 167.8796 636.6236 ] /Subtype /Link /Type /Annot
>>
endobj
268 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 624 0 R /XYZ 57.02362 397.8236 0 ] /Rect [ 528.8 627.0611 538.252 637.2611 ] /Subtype /Link /Type /Annot
>>
endobj
269 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 628 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 117.0236 610.2236 219.0576 620.4236 ] /Subtype /Link /Type /Annot
>>
endobj
270 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 628 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 610.8611 538.252 621.0611 ] /Subtype /Link /Type /Annot
>>
endobj
271 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 628 0 R /XYZ 57.02362 605.2483 0 ] /Rect [ 117.0236 594.0236 203.9531 604.2236 ] /Subtype /Link /Type /Annot
>>
endobj
272 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 628 0 R /XYZ 57.02362 605.2483 0 ] /Rect [ 528.8 594.6611 538.252 604.8611 ] /Subtype /Link /Type /Annot
>>
endobj
273 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 675 0 R /XYZ 57.02362 339.0236 0 ] /Rect [ 97.02362 577.8236 198.1056 588.0236 ] /Subtype /Link /Type /Annot
>>
endobj
274 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 675 0 R /XYZ 57.02362 339.0236 0 ] /Rect [ 528.8 578.4611 538.252 588.6611 ] /Subtype /Link /Type /Annot
>>
endobj
275 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 677 0 R /XYZ 57.02362 298.2236 0 ] /Rect [ 97.02362 561.6236 186.7666 571.8236 ] /Subtype /Link /Type /Annot
>>
endobj
276 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 677 0 R /XYZ 57.02362 298.2236 0 ] /Rect [ 528.8 562.2611 538.252 572.4611 ] /Subtype /Link /Type /Annot
>>
endobj
277 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 677 0 R /XYZ 57.02362 223.4236 0 ] /Rect [ 117.0236 545.4236 237.9531 555.6236 ] /Subtype /Link /Type /Annot
>>
endobj
278 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 677 0 R /XYZ 57.02362 223.4236 0 ] /Rect [ 528.8 546.0611 538.252 556.2611 ] /Subtype /Link /Type /Annot
>>
endobj
279 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 677 0 R /XYZ 57.02362 151.0236 0 ] /Rect [ 117.0236 529.2236 238.4121 539.4236 ] /Subtype /Link /Type /Annot
>>
endobj
280 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 677 0 R /XYZ 57.02362 151.0236 0 ] /Rect [ 528.8 529.8611 538.252 540.0611 ] /Subtype /Link /Type /Annot
>>
endobj
281 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 117.0236 513.0236 196.3796 523.2236 ] /Subtype /Link /Type /Annot
>>
endobj
282 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 513.6611 538.252 523.8611 ] /Subtype /Link /Type /Annot
>>
endobj
283 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 680.6236 0 ] /Rect [ 137.0236 496.8236 170.0886 507.0236 ] /Subtype /Link /Type /Annot
>>
endobj
284 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 680.6236 0 ] /Rect [ 528.8 497.4611 538.252 507.6611 ] /Subtype /Link /Type /Annot
>>
endobj
285 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 382.6236 0 ] /Rect [ 117.0236 480.6236 190.7186 490.8236 ] /Subtype /Link /Type /Annot
>>
endobj
286 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 382.6236 0 ] /Rect [ 528.8 481.2611 538.252 491.4611 ] /Subtype /Link /Type /Annot
>>
endobj
287 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 328.2236 0 ] /Rect [ 137.0236 464.4236 195.1381 474.6236 ] /Subtype /Link /Type /Annot
>>
endobj
288 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 328.2236 0 ] /Rect [ 528.8 465.0611 538.252 475.2611 ] /Subtype /Link /Type /Annot
>>
endobj
289 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 276.2236 0 ] /Rect [ 157.0236 448.2236 202.8556 458.4236 ] /Subtype /Link /Type /Annot
>>
endobj
290 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 276.2236 0 ] /Rect [ 528.8 448.8611 538.252 459.0611 ] /Subtype /Link /Type /Annot
>>
endobj
291 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 226.6236 0 ] /Rect [ 157.0236 432.0236 222.2186 442.2236 ] /Subtype /Link /Type /Annot
>>
endobj
292 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 678 0 R /XYZ 57.02362 226.6236 0 ] /Rect [ 528.8 432.6611 538.252 442.8611 ] /Subtype /Link /Type /Annot
>>
endobj
293 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 415.8236 200.4926 426.0236 ] /Subtype /Link /Type /Annot
>>
endobj
294 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 416.4611 538.252 426.6611 ] /Subtype /Link /Type /Annot
>>
endobj
295 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 703.4236 0 ] /Rect [ 157.0236 399.6236 219.8556 409.8236 ] /Subtype /Link /Type /Annot
>>
endobj
296 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 703.4236 0 ] /Rect [ 528.8 400.2611 538.252 410.4611 ] /Subtype /Link /Type /Annot
>>
endobj
297 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 635.8236 0 ] /Rect [ 157.0236 383.4236 202.3796 393.6236 ] /Subtype /Link /Type /Annot
>>
endobj
298 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 635.8236 0 ] /Rect [ 528.8 384.0611 538.252 394.2611 ] /Subtype /Link /Type /Annot
>>
endobj
299 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 586.2236 0 ] /Rect [ 157.0236 367.2236 221.7426 377.4236 ] /Subtype /Link /Type /Annot
>>
endobj
300 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 586.2236 0 ] /Rect [ 528.8 367.8611 538.252 378.0611 ] /Subtype /Link /Type /Annot
>>
endobj
301 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 518.6236 0 ] /Rect [ 157.0236 351.0236 208.9926 361.2236 ] /Subtype /Link /Type /Annot
>>
endobj
302 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 518.6236 0 ] /Rect [ 528.8 351.6611 538.252 361.8611 ] /Subtype /Link /Type /Annot
>>
endobj
303 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 469.0236 0 ] /Rect [ 157.0236 334.8236 207.5731 345.0236 ] /Subtype /Link /Type /Annot
>>
endobj
304 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 469.0236 0 ] /Rect [ 528.8 335.4611 538.252 345.6611 ] /Subtype /Link /Type /Annot
>>
endobj
305 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 419.4236 0 ] /Rect [ 157.0236 318.6236 227.4121 328.8236 ] /Subtype /Link /Type /Annot
>>
endobj
306 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 419.4236 0 ] /Rect [ 528.8 319.2611 538.252 329.4611 ] /Subtype /Link /Type /Annot
>>
endobj
307 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 369.8236 0 ] /Rect [ 157.0236 302.4236 228.3556 312.6236 ] /Subtype /Link /Type /Annot
>>
endobj
308 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 369.8236 0 ] /Rect [ 528.8 303.0611 538.252 313.2611 ] /Subtype /Link /Type /Annot
>>
endobj
309 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 302.2236 0 ] /Rect [ 157.0236 286.2236 204.7426 296.4236 ] /Subtype /Link /Type /Annot
>>
endobj
310 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 302.2236 0 ] /Rect [ 528.8 286.8611 538.252 297.0611 ] /Subtype /Link /Type /Annot
>>
endobj
311 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 252.6236 0 ] /Rect [ 157.0236 270.0236 224.1056 280.2236 ] /Subtype /Link /Type /Annot
>>
endobj
312 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 679 0 R /XYZ 57.02362 252.6236 0 ] /Rect [ 528.8 270.6611 538.252 280.8611 ] /Subtype /Link /Type /Annot
>>
endobj
313 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 253.8236 224.1056 264.0236 ] /Subtype /Link /Type /Annot
>>
endobj
314 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 254.4611 538.252 264.6611 ] /Subtype /Link /Type /Annot
>>
endobj
315 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 703.4236 0 ] /Rect [ 157.0236 237.6236 243.4686 247.8236 ] /Subtype /Link /Type /Annot
>>
endobj
316 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 703.4236 0 ] /Rect [ 528.8 238.2611 538.252 248.4611 ] /Subtype /Link /Type /Annot
>>
endobj
317 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 653.8236 0 ] /Rect [ 157.0236 221.4236 229.3076 231.6236 ] /Subtype /Link /Type /Annot
>>
endobj
318 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 653.8236 0 ] /Rect [ 528.8 222.0611 538.252 232.2611 ] /Subtype /Link /Type /Annot
>>
endobj
319 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 604.2236 0 ] /Rect [ 157.0236 205.2236 215.1296 215.4236 ] /Subtype /Link /Type /Annot
>>
endobj
320 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 604.2236 0 ] /Rect [ 528.8 205.8611 538.252 216.0611 ] /Subtype /Link /Type /Annot
>>
endobj
321 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 554.6236 0 ] /Rect [ 157.0236 189.0236 219.8556 199.2236 ] /Subtype /Link /Type /Annot
>>
endobj
322 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 554.6236 0 ] /Rect [ 528.8 189.6611 538.252 199.8611 ] /Subtype /Link /Type /Annot
>>
endobj
323 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 475.0236 0 ] /Rect [ 97.02362 172.8236 214.1791 183.0236 ] /Subtype /Link /Type /Annot
>>
endobj
324 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 475.0236 0 ] /Rect [ 528.8 173.4611 538.252 183.6611 ] /Subtype /Link /Type /Annot
>>
endobj
325 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 418.2236 0 ] /Rect [ 117.0236 156.6236 314.4871 166.8236 ] /Subtype /Link /Type /Annot
>>
endobj
326 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 418.2236 0 ] /Rect [ 528.8 157.2611 538.252 167.4611 ] /Subtype /Link /Type /Annot
>>
endobj
327 0 obj
<<
/BaseFont /Courier /Encoding /WinAnsiEncoding /Name /F3 /Subtype /Type1 /Type /Font
>>
endobj
328 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 327.8236 0 ] /Rect [ 117.0236 140.4236 311.8096 150.6236 ] /Subtype /Link /Type /Annot
>>
endobj
329 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 327.8236 0 ] /Rect [ 528.8 141.0611 538.252 151.2611 ] /Subtype /Link /Type /Annot
>>
endobj
330 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 219.4236 0 ] /Rect [ 117.0236 124.2236 233.2356 134.4236 ] /Subtype /Link /Type /Annot
>>
endobj
331 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 219.4236 0 ] /Rect [ 528.8 124.8611 538.252 135.0611 ] /Subtype /Link /Type /Annot
>>
endobj
332 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 682 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 97.02362 108.0236 211.8246 118.2236 ] /Subtype /Link /Type /Annot
>>
endobj
333 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 682 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 108.6611 538.252 118.8611 ] /Subtype /Link /Type /Annot
>>
endobj
334 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 682 0 R /XYZ 57.02362 453.0236 0 ] /Rect [ 97.02362 91.82362 182.0406 102.0236 ] /Subtype /Link /Type /Annot
>>
endobj
335 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 682 0 R /XYZ 57.02362 453.0236 0 ] /Rect [ 528.8 92.46112 538.252 102.6611 ] /Subtype /Link /Type /Annot
>>
endobj
336 0 obj
<<
/Annots [ 253 0 R 254 0 R 255 0 R 256 0 R 257 0 R 258 0 R 259 0 R 260 0 R 261 0 R 262 0 R 
  263 0 R 264 0 R 265 0 R 266 0 R 267 0 R 268 0 R 269 0 R 270 0 R 271 0 R 272 0 R 
  273 0 R 274 0 R 275 0 R 276 0 R 277 0 R 278 0 R 279 0 R 280 0 R 281 0 R 282 0 R 
  283 0 R 284 0 R 285 0 R 286 0 R 287 0 R 288 0 R 289 0 R 290 0 R 291 0 R 292 0 R 
  293 0 R 294 0 R 295 0 R 296 0 R 297 0 R 298 0 R 299 0 R 300 0 R 301 0 R 302 0 R 
  303 0 R 304 0 R 305 0 R 306 0 R 307 0 R 308 0 R 309 0 R 310 0 R 311 0 R 312 0 R 
  313 0 R 314 0 R 315 0 R 316 0 R 317 0 R 318 0 R 319 0 R 320 0 R 321 0 R 322 0 R 
  323 0 R 324 0 R 325 0 R 326 0 R 328 0 R 329 0 R 330 0 R 331 0 R 332 0 R 333 0 R 
  334 0 R 335 0 R ] /Contents 1120 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
337 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 683 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 97.02362 739.8236 169.2906 750.0236 ] /Subtype /Link /Type /Annot
>>
endobj
338 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 683 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 740.4611 538.252 750.6611 ] /Subtype /Link /Type /Annot
>>
endobj
339 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 117.0236 723.6236 149.1451 733.8236 ] /Subtype /Link /Type /Annot
>>
endobj
340 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 724.2611 538.252 734.4611 ] /Subtype /Link /Type /Annot
>>
endobj
341 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 698.6236 0 ] /Rect [ 137.0236 707.4236 203.6381 717.6236 ] /Subtype /Link /Type /Annot
>>
endobj
342 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 698.6236 0 ] /Rect [ 528.8 708.0611 538.252 718.2611 ] /Subtype /Link /Type /Annot
>>
endobj
343 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 646.6236 0 ] /Rect [ 157.0236 691.2236 207.1056 701.4236 ] /Subtype /Link /Type /Annot
>>
endobj
344 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 646.6236 0 ] /Rect [ 528.8 691.8611 538.252 702.0611 ] /Subtype /Link /Type /Annot
>>
endobj
345 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 597.0236 0 ] /Rect [ 157.0236 675.0236 202.8556 685.2236 ] /Subtype /Link /Type /Annot
>>
endobj
346 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 597.0236 0 ] /Rect [ 528.8 675.6611 538.252 685.8611 ] /Subtype /Link /Type /Annot
>>
endobj
347 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 547.4236 0 ] /Rect [ 157.0236 658.8236 224.1056 669.0236 ] /Subtype /Link /Type /Annot
>>
endobj
348 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 547.4236 0 ] /Rect [ 528.8 659.4611 538.252 669.6611 ] /Subtype /Link /Type /Annot
>>
endobj
349 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 497.8236 0 ] /Rect [ 157.0236 642.6236 205.2186 652.8236 ] /Subtype /Link /Type /Annot
>>
endobj
350 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 497.8236 0 ] /Rect [ 528.8 643.2611 538.252 653.4611 ] /Subtype /Link /Type /Annot
>>
endobj
351 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 448.2236 0 ] /Rect [ 157.0236 626.4236 219.3881 636.6236 ] /Subtype /Link /Type /Annot
>>
endobj
352 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 448.2236 0 ] /Rect [ 528.8 627.0611 538.252 637.2611 ] /Subtype /Link /Type /Annot
>>
endobj
353 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 219.2236 0 ] /Rect [ 157.0236 610.2236 234.0336 620.4236 ] /Subtype /Link /Type /Annot
>>
endobj
354 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 689 0 R /XYZ 57.02362 219.2236 0 ] /Rect [ 528.8 610.8611 538.252 621.0611 ] /Subtype /Link /Type /Annot
>>
endobj
355 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 690 0 R /XYZ 57.02362 674.0236 0 ] /Rect [ 157.0236 594.0236 228.8316 604.2236 ] /Subtype /Link /Type /Annot
>>
endobj
356 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 690 0 R /XYZ 57.02362 674.0236 0 ] /Rect [ 528.8 594.6611 538.252 604.8611 ] /Subtype /Link /Type /Annot
>>
endobj
357 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 697 0 R /XYZ 57.02362 275.0236 0 ] /Rect [ 157.0236 577.8236 233.5661 588.0236 ] /Subtype /Link /Type /Annot
>>
endobj
358 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 697 0 R /XYZ 57.02362 275.0236 0 ] /Rect [ 528.8 578.4611 538.252 588.6611 ] /Subtype /Link /Type /Annot
>>
endobj
359 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 697 0 R /XYZ 57.02362 225.4236 0 ] /Rect [ 157.0236 561.6236 221.2666 571.8236 ] /Subtype /Link /Type /Annot
>>
endobj
360 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 697 0 R /XYZ 57.02362 225.4236 0 ] /Rect [ 528.8 562.2611 538.252 572.4611 ] /Subtype /Link /Type /Annot
>>
endobj
361 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 704 0 R /XYZ 57.02362 572.2236 0 ] /Rect [ 157.0236 545.4236 205.2186 555.6236 ] /Subtype /Link /Type /Annot
>>
endobj
362 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 704 0 R /XYZ 57.02362 572.2236 0 ] /Rect [ 528.8 546.0611 538.252 556.2611 ] /Subtype /Link /Type /Annot
>>
endobj
363 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 704 0 R /XYZ 57.02362 522.6236 0 ] /Rect [ 157.0236 529.2236 250.0901 539.4236 ] /Subtype /Link /Type /Annot
>>
endobj
364 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 704 0 R /XYZ 57.02362 522.6236 0 ] /Rect [ 528.8 529.8611 538.252 540.0611 ] /Subtype /Link /Type /Annot
>>
endobj
365 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 704 0 R /XYZ 57.02362 288.0236 0 ] /Rect [ 157.0236 513.0236 233.0816 523.2236 ] /Subtype /Link /Type /Annot
>>
endobj
366 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 704 0 R /XYZ 57.02362 288.0236 0 ] /Rect [ 528.8 513.6611 538.252 523.8611 ] /Subtype /Link /Type /Annot
>>
endobj
367 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 709 0 R /XYZ 57.02362 560.2236 0 ] /Rect [ 157.0236 496.8236 250.5661 507.0236 ] /Subtype /Link /Type /Annot
>>
endobj
368 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 709 0 R /XYZ 57.02362 560.2236 0 ] /Rect [ 528.8 497.4611 538.252 507.6611 ] /Subtype /Link /Type /Annot
>>
endobj
369 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 709 0 R /XYZ 57.02362 365.2236 0 ] /Rect [ 157.0236 480.6236 220.7906 490.8236 ] /Subtype /Link /Type /Annot
>>
endobj
370 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 709 0 R /XYZ 57.02362 365.2236 0 ] /Rect [ 528.8 481.2611 538.252 491.4611 ] /Subtype /Link /Type /Annot
>>
endobj
371 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 715 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 464.4236 214.1861 474.6236 ] /Subtype /Link /Type /Annot
>>
endobj
372 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 715 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 465.0611 538.252 475.2611 ] /Subtype /Link /Type /Annot
>>
endobj
373 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 715 0 R /XYZ 57.02362 509.0236 0 ] /Rect [ 157.0236 448.2236 218.4361 458.4236 ] /Subtype /Link /Type /Annot
>>
endobj
374 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 715 0 R /XYZ 57.02362 509.0236 0 ] /Rect [ 528.8 448.8611 538.252 459.0611 ] /Subtype /Link /Type /Annot
>>
endobj
375 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 717 0 R /XYZ 57.02362 539.2236 0 ] /Rect [ 157.0236 432.0236 241.1311 442.2236 ] /Subtype /Link /Type /Annot
>>
endobj
376 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 717 0 R /XYZ 57.02362 539.2236 0 ] /Rect [ 528.8 432.6611 538.252 442.8611 ] /Subtype /Link /Type /Annot
>>
endobj
377 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 717 0 R /XYZ 57.02362 205.2236 0 ] /Rect [ 157.0236 415.8236 214.6621 426.0236 ] /Subtype /Link /Type /Annot
>>
endobj
378 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 717 0 R /XYZ 57.02362 205.2236 0 ] /Rect [ 528.8 416.4611 538.252 426.6611 ] /Subtype /Link /Type /Annot
>>
endobj
379 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 724 0 R /XYZ 57.02362 607.6236 0 ] /Rect [ 157.0236 399.6236 243.9446 409.8236 ] /Subtype /Link /Type /Annot
>>
endobj
380 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 724 0 R /XYZ 57.02362 607.6236 0 ] /Rect [ 528.8 400.2611 538.252 410.4611 ] /Subtype /Link /Type /Annot
>>
endobj
381 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 727 0 R /XYZ 57.02362 602.6236 0 ] /Rect [ 157.0236 383.4236 228.8231 393.6236 ] /Subtype /Link /Type /Annot
>>
endobj
382 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 727 0 R /XYZ 57.02362 602.6236 0 ] /Rect [ 528.8 384.0611 538.252 394.2611 ] /Subtype /Link /Type /Annot
>>
endobj
383 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 727 0 R /XYZ 57.02362 381.8236 0 ] /Rect [ 157.0236 367.2236 221.2581 377.4236 ] /Subtype /Link /Type /Annot
>>
endobj
384 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 727 0 R /XYZ 57.02362 381.8236 0 ] /Rect [ 528.8 367.8611 538.252 378.0611 ] /Subtype /Link /Type /Annot
>>
endobj
385 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 729 0 R /XYZ 57.02362 650.2236 0 ] /Rect [ 157.0236 351.0236 211.3471 361.2236 ] /Subtype /Link /Type /Annot
>>
endobj
386 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 729 0 R /XYZ 57.02362 650.2236 0 ] /Rect [ 528.8 351.6611 538.252 361.8611 ] /Subtype /Link /Type /Annot
>>
endobj
387 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 729 0 R /XYZ 57.02362 295.4236 0 ] /Rect [ 157.0236 334.8236 211.8146 345.0236 ] /Subtype /Link /Type /Annot
>>
endobj
388 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 729 0 R /XYZ 57.02362 295.4236 0 ] /Rect [ 528.8 335.4611 538.252 345.6611 ] /Subtype /Link /Type /Annot
>>
endobj
389 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 730 0 R /XYZ 57.02362 650.2236 0 ] /Rect [ 157.0236 318.6236 227.4121 328.8236 ] /Subtype /Link /Type /Annot
>>
endobj
390 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 730 0 R /XYZ 57.02362 650.2236 0 ] /Rect [ 528.8 319.2611 538.252 329.4611 ] /Subtype /Link /Type /Annot
>>
endobj
391 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 736 0 R /XYZ 57.02362 650.2236 0 ] /Rect [ 157.0236 302.4236 205.6691 312.6236 ] /Subtype /Link /Type /Annot
>>
endobj
392 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 736 0 R /XYZ 57.02362 650.2236 0 ] /Rect [ 528.8 303.0611 538.252 313.2611 ] /Subtype /Link /Type /Annot
>>
endobj
393 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 736 0 R /XYZ 57.02362 390.2236 0 ] /Rect [ 157.0236 286.2236 246.7751 296.4236 ] /Subtype /Link /Type /Annot
>>
endobj
394 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 736 0 R /XYZ 57.02362 390.2236 0 ] /Rect [ 528.8 286.8611 538.252 297.0611 ] /Subtype /Link /Type /Annot
>>
endobj
395 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 741 0 R /XYZ 57.02362 650.2236 0 ] /Rect [ 157.0236 270.0236 226.9276 280.2236 ] /Subtype /Link /Type /Annot
>>
endobj
396 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 741 0 R /XYZ 57.02362 650.2236 0 ] /Rect [ 528.8 270.6611 538.252 280.8611 ] /Subtype /Link /Type /Annot
>>
endobj
397 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 741 0 R /XYZ 57.02362 183.2236 0 ] /Rect [ 157.0236 253.8236 204.2496 264.0236 ] /Subtype /Link /Type /Annot
>>
endobj
398 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 741 0 R /XYZ 57.02362 183.2236 0 ] /Rect [ 528.8 254.4611 538.252 264.6611 ] /Subtype /Link /Type /Annot
>>
endobj
399 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 742 0 R /XYZ 57.02362 489.0236 0 ] /Rect [ 157.0236 237.6236 216.5491 247.8236 ] /Subtype /Link /Type /Annot
>>
endobj
400 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 742 0 R /XYZ 57.02362 489.0236 0 ] /Rect [ 528.8 238.2611 538.252 248.4611 ] /Subtype /Link /Type /Annot
>>
endobj
401 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 743 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 221.4236 229.2991 231.6236 ] /Subtype /Link /Type /Annot
>>
endobj
402 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 743 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 222.0611 538.252 232.2611 ] /Subtype /Link /Type /Annot
>>
endobj
403 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 743 0 R /XYZ 57.02362 459.2236 0 ] /Rect [ 157.0236 205.2236 220.7991 215.4236 ] /Subtype /Link /Type /Annot
>>
endobj
404 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 743 0 R /XYZ 57.02362 459.2236 0 ] /Rect [ 528.8 205.8611 538.252 216.0611 ] /Subtype /Link /Type /Annot
>>
endobj
405 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 743 0 R /XYZ 57.02362 216.2236 0 ] /Rect [ 157.0236 189.0236 227.8881 199.2236 ] /Subtype /Link /Type /Annot
>>
endobj
406 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 743 0 R /XYZ 57.02362 216.2236 0 ] /Rect [ 528.8 189.6611 538.252 199.8611 ] /Subtype /Link /Type /Annot
>>
endobj
407 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 698.0236 0 ] /Rect [ 157.0236 172.8236 217.9601 183.0236 ] /Subtype /Link /Type /Annot
>>
endobj
408 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 698.0236 0 ] /Rect [ 528.8 173.4611 538.252 183.6611 ] /Subtype /Link /Type /Annot
>>
endobj
409 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 382.0236 0 ] /Rect [ 157.0236 156.6236 206.6296 166.8236 ] /Subtype /Link /Type /Annot
>>
endobj
410 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 382.0236 0 ] /Rect [ 528.8 157.2611 538.252 167.4611 ] /Subtype /Link /Type /Annot
>>
endobj
411 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 332.4236 0 ] /Rect [ 157.0236 140.4236 202.3796 150.6236 ] /Subtype /Link /Type /Annot
>>
endobj
412 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 332.4236 0 ] /Rect [ 528.8 141.0611 538.252 151.2611 ] /Subtype /Link /Type /Annot
>>
endobj
413 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 282.8236 0 ] /Rect [ 157.0236 124.2236 205.2186 134.4236 ] /Subtype /Link /Type /Annot
>>
endobj
414 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 282.8236 0 ] /Rect [ 528.8 124.8611 538.252 135.0611 ] /Subtype /Link /Type /Annot
>>
endobj
415 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 233.2236 0 ] /Rect [ 157.0236 108.0236 209.4686 118.2236 ] /Subtype /Link /Type /Annot
>>
endobj
416 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 233.2236 0 ] /Rect [ 528.8 108.6611 538.252 118.8611 ] /Subtype /Link /Type /Annot
>>
endobj
417 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 183.6236 0 ] /Rect [ 157.0236 92.46112 205.2186 102.6611 ] /Subtype /Link /Type /Annot
>>
endobj
418 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 183.6236 0 ] /Rect [ 528.8 92.46112 538.252 102.6611 ] /Subtype /Link /Type /Annot
>>
endobj
419 0 obj
<<
/Annots [ 337 0 R 338 0 R 339 0 R 340 0 R 341 0 R 342 0 R 343 0 R 344 0 R 345 0 R 346 0 R 
  347 0 R 348 0 R 349 0 R 350 0 R 351 0 R 352 0 R 353 0 R 354 0 R 355 0 R 356 0 R 
  357 0 R 358 0 R 359 0 R 360 0 R 361 0 R 362 0 R 363 0 R 364 0 R 365 0 R 366 0 R 
  367 0 R 368 0 R 369 0 R 370 0 R 371 0 R 372 0 R 373 0 R 374 0 R 375 0 R 376 0 R 
  377 0 R 378 0 R 379 0 R 380 0 R 381 0 R 382 0 R 383 0 R 384 0 R 385 0 R 386 0 R 
  387 0 R 388 0 R 389 0 R 390 0 R 391 0 R 392 0 R 393 0 R 394 0 R 395 0 R 396 0 R 
  397 0 R 398 0 R 399 0 R 400 0 R 401 0 R 402 0 R 403 0 R 404 0 R 405 0 R 406 0 R 
  407 0 R 408 0 R 409 0 R 410 0 R 411 0 R 412 0 R 413 0 R 414 0 R 415 0 R 416 0 R 
  417 0 R 418 0 R ] /Contents 1121 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
420 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 134.0236 0 ] /Rect [ 157.0236 739.8236 218.4361 750.0236 ] /Subtype /Link /Type /Annot
>>
endobj
421 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 747 0 R /XYZ 57.02362 134.0236 0 ] /Rect [ 528.8 740.4611 538.252 750.6611 ] /Subtype /Link /Type /Annot
>>
endobj
422 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 752 0 R /XYZ 57.02362 355.0236 0 ] /Rect [ 157.0236 723.6236 233.5661 733.8236 ] /Subtype /Link /Type /Annot
>>
endobj
423 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 752 0 R /XYZ 57.02362 355.0236 0 ] /Rect [ 528.8 724.2611 538.252 734.4611 ] /Subtype /Link /Type /Annot
>>
endobj
424 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 752 0 R /XYZ 57.02362 305.4236 0 ] /Rect [ 157.0236 707.4236 194.3471 717.6236 ] /Subtype /Link /Type /Annot
>>
endobj
425 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 752 0 R /XYZ 57.02362 305.4236 0 ] /Rect [ 528.8 708.0611 538.252 718.2611 ] /Subtype /Link /Type /Annot
>>
endobj
426 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 754 0 R /XYZ 57.02362 593.0236 0 ] /Rect [ 157.0236 691.2236 209.9276 701.4236 ] /Subtype /Link /Type /Annot
>>
endobj
427 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 754 0 R /XYZ 57.02362 593.0236 0 ] /Rect [ 528.8 691.8611 538.252 702.0611 ] /Subtype /Link /Type /Annot
>>
endobj
428 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 754 0 R /XYZ 57.02362 543.4236 0 ] /Rect [ 157.0236 675.0236 251.5011 685.2236 ] /Subtype /Link /Type /Annot
>>
endobj
429 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 754 0 R /XYZ 57.02362 543.4236 0 ] /Rect [ 528.8 675.6611 538.252 685.8611 ] /Subtype /Link /Type /Annot
>>
endobj
430 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 754 0 R /XYZ 57.02362 160.2236 0 ] /Rect [ 157.0236 658.8236 220.3146 669.0236 ] /Subtype /Link /Type /Annot
>>
endobj
431 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 754 0 R /XYZ 57.02362 160.2236 0 ] /Rect [ 528.8 659.4611 538.252 669.6611 ] /Subtype /Link /Type /Annot
>>
endobj
432 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 758 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 642.6236 205.2186 652.8236 ] /Subtype /Link /Type /Annot
>>
endobj
433 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 758 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 643.2611 538.252 653.4611 ] /Subtype /Link /Type /Annot
>>
endobj
434 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 758 0 R /XYZ 57.02362 703.4236 0 ] /Rect [ 157.0236 626.4236 225.0576 636.6236 ] /Subtype /Link /Type /Annot
>>
endobj
435 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 758 0 R /XYZ 57.02362 703.4236 0 ] /Rect [ 528.8 627.0611 538.252 637.2611 ] /Subtype /Link /Type /Annot
>>
endobj
436 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 758 0 R /XYZ 57.02362 360.0236 0 ] /Rect [ 157.0236 610.2236 246.2991 620.4236 ] /Subtype /Link /Type /Annot
>>
endobj
437 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 758 0 R /XYZ 57.02362 360.0236 0 ] /Rect [ 528.8 610.8611 538.252 621.0611 ] /Subtype /Link /Type /Annot
>>
endobj
438 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 759 0 R /XYZ 57.02362 311.4236 0 ] /Rect [ 157.0236 594.0236 239.2271 604.2236 ] /Subtype /Link /Type /Annot
>>
endobj
439 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 759 0 R /XYZ 57.02362 311.4236 0 ] /Rect [ 528.8 594.6611 538.252 604.8611 ] /Subtype /Link /Type /Annot
>>
endobj
440 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 760 0 R /XYZ 57.02362 553.8236 0 ] /Rect [ 157.0236 577.8236 233.0816 588.0236 ] /Subtype /Link /Type /Annot
>>
endobj
441 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 760 0 R /XYZ 57.02362 553.8236 0 ] /Rect [ 528.8 578.4611 538.252 588.6611 ] /Subtype /Link /Type /Annot
>>
endobj
442 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 761 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 561.6236 233.0816 571.8236 ] /Subtype /Link /Type /Annot
>>
endobj
443 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 761 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 562.2611 538.252 572.4611 ] /Subtype /Link /Type /Annot
>>
endobj
444 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 545.4236 209.9276 555.6236 ] /Subtype /Link /Type /Annot
>>
endobj
445 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 546.0611 538.252 556.2611 ] /Subtype /Link /Type /Annot
>>
endobj
446 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 703.4236 0 ] /Rect [ 157.0236 529.2236 200.4926 539.4236 ] /Subtype /Link /Type /Annot
>>
endobj
447 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 703.4236 0 ] /Rect [ 528.8 529.8611 538.252 540.0611 ] /Subtype /Link /Type /Annot
>>
endobj
448 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 653.8236 0 ] /Rect [ 157.0236 513.0236 210.4121 523.2236 ] /Subtype /Link /Type /Annot
>>
endobj
449 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 653.8236 0 ] /Rect [ 528.8 513.6611 538.252 523.8611 ] /Subtype /Link /Type /Annot
>>
endobj
450 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 586.2236 0 ] /Rect [ 157.0236 496.8236 221.2666 507.0236 ] /Subtype /Link /Type /Annot
>>
endobj
451 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 586.2236 0 ] /Rect [ 528.8 497.4611 538.252 507.6611 ] /Subtype /Link /Type /Annot
>>
endobj
452 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 518.6236 0 ] /Rect [ 157.0236 480.6236 236.8556 490.8236 ] /Subtype /Link /Type /Annot
>>
endobj
453 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 518.6236 0 ] /Rect [ 528.8 481.2611 538.252 491.4611 ] /Subtype /Link /Type /Annot
>>
endobj
454 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 264.0236 0 ] /Rect [ 157.0236 464.4236 226.0011 474.6236 ] /Subtype /Link /Type /Annot
>>
endobj
455 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 762 0 R /XYZ 57.02362 264.0236 0 ] /Rect [ 528.8 465.0611 538.252 475.2611 ] /Subtype /Link /Type /Annot
>>
endobj
456 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 763 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 448.2236 226.0011 458.4236 ] /Subtype /Link /Type /Annot
>>
endobj
457 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 763 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 448.8611 538.252 459.0611 ] /Subtype /Link /Type /Annot
>>
endobj
458 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 763 0 R /XYZ 57.02362 636.4236 0 ] /Rect [ 157.0236 432.0236 212.2906 442.2236 ] /Subtype /Link /Type /Annot
>>
endobj
459 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 763 0 R /XYZ 57.02362 636.4236 0 ] /Rect [ 528.8 432.6611 538.252 442.8611 ] /Subtype /Link /Type /Annot
>>
endobj
460 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 763 0 R /XYZ 57.02362 568.8236 0 ] /Rect [ 157.0236 415.8236 227.8796 426.0236 ] /Subtype /Link /Type /Annot
>>
endobj
461 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 763 0 R /XYZ 57.02362 568.8236 0 ] /Rect [ 528.8 416.4611 538.252 426.6611 ] /Subtype /Link /Type /Annot
>>
endobj
462 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 157.0236 399.6236 209.4686 409.8236 ] /Subtype /Link /Type /Annot
>>
endobj
463 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 400.2611 538.252 410.4611 ] /Subtype /Link /Type /Annot
>>
endobj
464 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 703.4236 0 ] /Rect [ 157.0236 383.4236 269.4616 393.6236 ] /Subtype /Link /Type /Annot
>>
endobj
465 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 703.4236 0 ] /Rect [ 528.8 384.0611 538.252 394.2611 ] /Subtype /Link /Type /Annot
>>
endobj
466 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 390.6236 0 ] /Rect [ 157.0236 367.2236 205.2186 377.4236 ] /Subtype /Link /Type /Annot
>>
endobj
467 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 390.6236 0 ] /Rect [ 528.8 367.8611 538.252 378.0611 ] /Subtype /Link /Type /Annot
>>
endobj
468 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 341.0236 0 ] /Rect [ 157.0236 351.0236 210.4121 361.2236 ] /Subtype /Link /Type /Annot
>>
endobj
469 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 341.0236 0 ] /Rect [ 528.8 351.6611 538.252 361.8611 ] /Subtype /Link /Type /Annot
>>
endobj
470 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 273.4236 0 ] /Rect [ 157.0236 334.8236 221.2666 345.0236 ] /Subtype /Link /Type /Annot
>>
endobj
471 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 273.4236 0 ] /Rect [ 528.8 335.4611 538.252 345.6611 ] /Subtype /Link /Type /Annot
>>
endobj
472 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 205.8236 0 ] /Rect [ 157.0236 318.6236 236.8556 328.8236 ] /Subtype /Link /Type /Annot
>>
endobj
473 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 765 0 R /XYZ 57.02362 205.8236 0 ] /Rect [ 528.8 319.2611 538.252 329.4611 ] /Subtype /Link /Type /Annot
>>
endobj
474 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 767 0 R /XYZ 57.02362 382.2122 0 ] /Rect [ 157.0236 302.4236 214.6621 312.6236 ] /Subtype /Link /Type /Annot
>>
endobj
475 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 767 0 R /XYZ 57.02362 382.2122 0 ] /Rect [ 528.8 303.0611 538.252 313.2611 ] /Subtype /Link /Type /Annot
>>
endobj
476 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 768 0 R /XYZ 57.02362 632.2236 0 ] /Rect [ 157.0236 286.2236 219.8471 296.4236 ] /Subtype /Link /Type /Annot
>>
endobj
477 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 768 0 R /XYZ 57.02362 632.2236 0 ] /Rect [ 528.8 286.8611 538.252 297.0611 ] /Subtype /Link /Type /Annot
>>
endobj
478 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 768 0 R /XYZ 57.02362 564.6236 0 ] /Rect [ 157.0236 270.0236 227.8881 280.2236 ] /Subtype /Link /Type /Annot
>>
endobj
479 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 768 0 R /XYZ 57.02362 564.6236 0 ] /Rect [ 528.8 270.6611 538.252 280.8611 ] /Subtype /Link /Type /Annot
>>
endobj
480 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 769 0 R /XYZ 57.02362 661.0236 0 ] /Rect [ 157.0236 253.8236 225.0576 264.0236 ] /Subtype /Link /Type /Annot
>>
endobj
481 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 769 0 R /XYZ 57.02362 661.0236 0 ] /Rect [ 528.8 254.4611 538.252 264.6611 ] /Subtype /Link /Type /Annot
>>
endobj
482 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 769 0 R /XYZ 57.02362 300.0236 0 ] /Rect [ 157.0236 237.6236 236.8556 247.8236 ] /Subtype /Link /Type /Annot
>>
endobj
483 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 769 0 R /XYZ 57.02362 300.0236 0 ] /Rect [ 528.8 238.2611 538.252 248.4611 ] /Subtype /Link /Type /Annot
>>
endobj
484 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 770 0 R /XYZ 57.02362 359.4236 0 ] /Rect [ 157.0236 221.4236 209.4601 231.6236 ] /Subtype /Link /Type /Annot
>>
endobj
485 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 770 0 R /XYZ 57.02362 359.4236 0 ] /Rect [ 528.8 222.0611 538.252 232.2611 ] /Subtype /Link /Type /Annot
>>
endobj
486 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 771 0 R /XYZ 57.02362 422.4236 0 ] /Rect [ 157.0236 205.2236 221.7341 215.4236 ] /Subtype /Link /Type /Annot
>>
endobj
487 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 771 0 R /XYZ 57.02362 422.4236 0 ] /Rect [ 528.8 205.8611 538.252 216.0611 ] /Subtype /Link /Type /Annot
>>
endobj
488 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 772 0 R /XYZ 57.02362 539.4236 0 ] /Rect [ 157.0236 189.0236 223.1621 199.2236 ] /Subtype /Link /Type /Annot
>>
endobj
489 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 772 0 R /XYZ 57.02362 539.4236 0 ] /Rect [ 528.8 189.6611 538.252 199.8611 ] /Subtype /Link /Type /Annot
>>
endobj
490 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 775 0 R /XYZ 57.02362 632.2236 0 ] /Rect [ 157.0236 172.8236 255.7596 183.0236 ] /Subtype /Link /Type /Annot
>>
endobj
491 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 775 0 R /XYZ 57.02362 632.2236 0 ] /Rect [ 528.8 173.4611 538.252 183.6611 ] /Subtype /Link /Type /Annot
>>
endobj
492 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 775 0 R /XYZ 57.02362 191.6236 0 ] /Rect [ 157.0236 156.6236 212.7666 166.8236 ] /Subtype /Link /Type /Annot
>>
endobj
493 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 775 0 R /XYZ 57.02362 191.6236 0 ] /Rect [ 528.8 157.2611 538.252 167.4611 ] /Subtype /Link /Type /Annot
>>
endobj
494 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 777 0 R /XYZ 57.02362 405.0236 0 ] /Rect [ 157.0236 140.4236 207.0886 150.6236 ] /Subtype /Link /Type /Annot
>>
endobj
495 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 777 0 R /XYZ 57.02362 405.0236 0 ] /Rect [ 528.8 141.0611 538.252 151.2611 ] /Subtype /Link /Type /Annot
>>
endobj
496 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 781 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 77.02362 124.2236 189.9376 134.4236 ] /Subtype /Link /Type /Annot
>>
endobj
497 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 781 0 R /XYZ 57.02362 753.0236 0 ] /Rect [ 528.8 124.8611 538.252 135.0611 ] /Subtype /Link /Type /Annot
>>
endobj
498 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 781 0 R /XYZ 57.02362 693.8236 0 ] /Rect [ 97.02362 108.0236 154.6621 118.2236 ] /Subtype /Link /Type /Annot
>>
endobj
499 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 781 0 R /XYZ 57.02362 693.8236 0 ] /Rect [ 528.8 108.6611 538.252 118.8611 ] /Subtype /Link /Type /Annot
>>
endobj
500 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 781 0 R /XYZ 57.02362 601.0236 0 ] /Rect [ 97.02362 91.82362 199.0746 102.0236 ] /Subtype /Link /Type /Annot
>>
endobj
501 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 781 0 R /XYZ 57.02362 601.0236 0 ] /Rect [ 528.8 92.46112 538.252 102.6611 ] /Subtype /Link /Type /Annot
>>
endobj
502 0 obj
<<
/Annots [ 420 0 R 421 0 R 422 0 R 423 0 R 424 0 R 425 0 R 426 0 R 427 0 R 428 0 R 429 0 R 
  430 0 R 431 0 R 432 0 R 433 0 R 434 0 R 435 0 R 436 0 R 437 0 R 438 0 R 439 0 R 
  440 0 R 441 0 R 442 0 R 443 0 R 444 0 R 445 0 R 446 0 R 447 0 R 448 0 R 449 0 R 
  450 0 R 451 0 R 452 0 R 453 0 R 454 0 R 455 0 R 456 0 R 457 0 R 458 0 R 459 0 R 
  460 0 R 461 0 R 462 0 R 463 0 R 464 0 R 465 0 R 466 0 R 467 0 R 468 0 R 469 0 R 
  470 0 R 471 0 R 472 0 R 473 0 R 474 0 R 475 0 R 476 0 R 477 0 R 478 0 R 479 0 R 
  480 0 R 481 0 R 482 0 R 483 0 R 484 0 R 485 0 R 486 0 R 487 0 R 488 0 R 489 0 R 
  490 0 R 491 0 R 492 0 R 493 0 R 494 0 R 495 0 R 496 0 R 497 0 R 498 0 R 499 0 R 
  500 0 R 501 0 R ] /Contents 1122 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
503 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 783 0 R /XYZ 57.02362 208.2236 0 ] /Rect [ 97.02362 739.8236 128.6691 750.0236 ] /Subtype /Link /Type /Annot
>>
endobj
504 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 783 0 R /XYZ 57.02362 208.2236 0 ] /Rect [ 528.8 740.4611 538.252 750.6611 ] /Subtype /Link /Type /Annot
>>
endobj
505 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 795 0 R /XYZ 57.02362 629.0236 0 ] /Rect [ 97.02362 723.6236 137.6451 733.8236 ] /Subtype /Link /Type /Annot
>>
endobj
506 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 795 0 R /XYZ 57.02362 629.0236 0 ] /Rect [ 528.8 724.2611 538.252 734.4611 ] /Subtype /Link /Type /Annot
>>
endobj
507 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 807 0 R /XYZ 57.02362 131.0236 0 ] /Rect [ 97.02362 707.4236 217.9361 717.6236 ] /Subtype /Link /Type /Annot
>>
endobj
508 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 807 0 R /XYZ 57.02362 131.0236 0 ] /Rect [ 528.8 708.0611 538.252 718.2611 ] /Subtype /Link /Type /Annot
>>
endobj
509 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 810 0 R /XYZ 57.02362 600.6236 0 ] /Rect [ 97.02362 691.2236 174.7221 701.4236 ] /Subtype /Link /Type /Annot
>>
endobj
510 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 810 0 R /XYZ 57.02362 600.6236 0 ] /Rect [ 528.8 691.8611 538.252 702.0611 ] /Subtype /Link /Type /Annot
>>
endobj
511 0 obj
<<
/Annots [ 503 0 R 504 0 R 505 0 R 506 0 R 507 0 R 508 0 R 509 0 R 510 0 R ] /Contents 1123 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
512 0 obj
<<
/BaseFont /Helvetica-Oblique /Encoding /WinAnsiEncoding /Name /F4 /Subtype /Type1 /Type /Font
>>
endobj
513 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 301.5936 313.0236 385.6536 325.0236 ] /Subtype /Link /Type /Annot
>>
endobj
514 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/chipsec/chipsec/issues)
>> /Border [ 0 0 0 ] /Rect [ 137.0636 295.0236 193.7436 307.0236 ] /Subtype /Link /Type /Annot
>>
endobj
515 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/chipsec/chipsec/pulls)
>> /Border [ 0 0 0 ] /Rect [ 328.8436 265.0236 380.5336 277.0236 ] /Subtype /Link /Type /Annot
>>
endobj
516 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://lists.linux.dev/)
>> /Border [ 0 0 0 ] /Rect [ 122.8136 220.0236 215.0736 232.0236 ] /Subtype /Link /Type /Annot
>>
endobj
517 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:oe-chipsec@lists.linux.dev)
>> /Border [ 0 0 0 ] /Rect [ 160.6036 184.0236 278.5636 196.0236 ] /Subtype /Link /Type /Annot
>>
endobj
518 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://lore.kernel.org/oe-chipsec/)
>> /Border [ 0 0 0 ] /Rect [ 158.9336 166.0236 306.7736 178.0236 ] /Subtype /Link /Type /Annot
>>
endobj
519 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:oe-chipsec+subscribe@lists.linux.dev)
>> /Border [ 0 0 0 ] /Rect [ 297.6836 151.0236 464.2736 163.0236 ] /Subtype /Link /Type /Annot
>>
endobj
520 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://twitter.com/ChipsecR)
>> /Border [ 0 0 0 ] /Rect [ 262.2836 106.0236 346.1936 118.0236 ] /Subtype /Link /Type /Annot
>>
endobj
521 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://twitter.com/Chipsec)
>> /Border [ 0 0 0 ] /Rect [ 254.5136 88.02362 298.9636 100.0236 ] /Subtype /Link /Type /Annot
>>
endobj
522 0 obj
<<
/Annots [ 513 0 R 514 0 R 515 0 R 516 0 R 517 0 R 518 0 R 519 0 R 520 0 R 521 0 R ] /Contents 1124 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
523 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:Gabriel.Kerneis@ssi.gouv.fr)
>> /Border [ 0 0 0 ] /Rect [ 65.02362 644.2236 189.6536 656.2236 ] /Subtype /Link /Type /Annot
>>
endobj
524 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/chipsec/chipsec)
>> /Border [ 0 0 0 ] /Rect [ 222.6378 443.7236 372.6378 490.2236 ] /Subtype /Link /Type /Annot
>>
endobj
525 0 obj
<<
/BitsPerComponent 8 /ColorSpace /DeviceRGB /Filter [ /ASCII85Decode /FlateDecode ] /Height 62 /Length 3037 /SMask 526 0 R 
  /Subtype /Image /Type /XObject /Width 200
>>
stream
Gb"/lBin?d)9;[a",s?rPK1,U,h9mO>GEoIZmO<[/r<0lZ)L@U;GBD]=B&OWi0%d'`!&O@N%>#3!Wi^B=PO0ZOaRTEasR!@X>7QkrA.NY2mX%^mECgh4T>q9cCF"0kPTSNqqgl5NZ(??$5G$iW)->qK_Ak*-]uqkOl[(X`>><^YO,fB/Rm["naMC@'+(5J(-=qHqo!*%8>KlRs([?ETrgjmW(,NE><.Vgh;Gb-10P"XMM2PkH?!NX85PGU$]kY]FnJp)V\]MSL:<R]'!cHis2+1m?+@1^&XaXr]YPjlOjtfG/o-F5"EINg]k$qm#hWfN"?2,?]+&[.ab1ql,p'a#Mp"HXBYMOVVNOVDJj%h[3=o7;I:Z/YOa%FW7H-\Q'o<G5=!Tst>`ndmECJkS`"e+>&Q^5AA=Qn-IQMG`q;o5+IWI8#^aD5-a;poG=15m/qcC4Wlh.GS>KR^MY1>;Jkef&,#[dRKaPU!Hqc;VVI/BsSYNg!?g/k[`Ii>q*YBtg<YQ9/TiT"%daTgXK?=edpbmRa!Zgr:CXESW&:b%YqKC[G8l[@T-0%2/K0EsC@)1ELDq890Lh0m_Wek5;1o!_K8EIIe6D[(T^]4!r+PHM[+6a,5VGtk@,W#t(7fmp08UM``I*eWoFIkipb<aBb4kimKMfBo%J4<s@5(Hh]h]Z2+lqT[]:orFVZ_V%_UcgSNDDGK%OrmV@bUJm>&Ao4^G`#ENP;/t.A/HJB]^NXfog_l1mhBm*[:sMZ#"p]Z+)&66AL4%Fth$VD-F*KilFJ?@\kr%/]4WT_]5<CBTMCSs^+Dg-e(I%<RQT^FpCUbUQQLSo?puWm,d6H!m/B3,Uh>bN#_(jr^IR!b&j1M:*m\Q'sW4o=;X7rkcj[A!Mk(hX6%:)$?q^lpmNqId::?YSLrS![SWEVs(H8NDsYP>cTpVs1snSn/6s7nVpDEZ.lV(iGo1gY0A,HfAT8)Tgr=b$i3,(@+6VC,G9"OI`uK\H]$/LhQ,XYK]5=)Kr,8\/-r-Qo$Y(1%\*4?Qr@W@GGF@a`WR"OI"Ya/#W?9F`\2C6c4^_npH_X?^r2n-2NnjCe"PRNG113SL-;A8rSCj%bA6^b&2j4Tg<=B[b_nQVa.Ad`FF</6@Y#YR^QZ4E]]lN?&X;E=KJ\o>9fS)\J?((!#@gp%j5JE.n<WO5I%S'e7hRDrPf&>@33XCZk?mZ[s!s]]=TYm%EOt1O=%P'=/1^!$kciXWe4E"Qr:lce-1gVj+*R!S2qc$<(TgjqTf2gR%&RWL(YC8?KOa9)m[#G*"#tG/1;eXa9<`0B\!@=V>QjPTS:;0RuU=/+`^hilWdh+05%ecZ`D+Xr+-"#GJAr=Ckp?LW:.XMOA*AB%qhO\/i(4DT\Wr<G-4dpg4lC$N=RcRKn#N\>^2<#h-f]Z3tj50/o-o'>UjHRifGDrV$"#Q7GXgmPs?r2J<NC5i\(bn)<;Ja!Oip<F_b;rq"dqi>CTIP(9KJK$26rasT9,]8;LEE^I;S]#WXqo]6EO4i/%IaThTsa47`;BEcRTkCd5a5E8jFJLg.o^os?O3QH8LE)s2aK$R,.8"B$%&tp#_eZD=Z$A7e=4Y4o0GN!jFjD%p)jFo+k_'+WP)XB17\N5l;01TS$[rUS!L\!qNTsUiliGnNt56j+nmnsu0&Js`AV!QXIQ))$/Fdt70XZR&PY?1W-:VsPka6Sl\>^gXWX+J?#eq#V^H"R=2%*k5^>^d#%q!g>HD3V=IS:E;d]X;KbEjbl"4tOn!bQ*pciWLtKY*>P7ke\&n^;>.SF>)mVff&>li9I5;&nS2VjN)@akgg%L>[_VkNJ18DKA4Ej<4,eg9Wer!+F0sPC`%6c'dM\[-"X88<sXWtL,tXgMu'9tCN\_'QU`B5e`C<7R6_4KRc\Jo+ta=__f0`Th,g;!mH(IO8^&c*f7XaeZ_^l(e9IVS*TY@f\:P8e@qGQt#nAJf>huR.6s)NeY+1^20qeE'6YljXa3jVoPduZ):$.H\4?OZ`_qT-[^>qmt55=+4jbTb>lO'$.0Y-Ns7\9OKlK;#V:V"WHc"2NNB'PVd<!6g>6Pe_B4$eeO#0&(`7955Tr)Kla#iQ+&-JUHo+f+&5ml?G6IXQ%\[]<bMjsm@s#,5%6VPY/2k_OL7g)`!*'&,Q4E'^P39pmMGT6*f_P8]Cm<Gkp_^!#\Y9&4Pc(lXJo131T>i&\'8M#6rf@JgAhT5qKZ%C5&)l6Xi$a<G]k$e\>cf)l*Wb[VDXj1M:f<S`q_HKL"9N**6UBn#ZZlLO#N1A@SFhRQH&O"G]$WF4.&Ud+.Sg3rQse0*?8b4$@io.'sQ.HNd%K^?;J;d!ac$R.*)X1j(.9pr&Hnl27sHiFG5^VkmdO9q5[PeH$??XKtUHVa+sm:u!&[e>"f++<88E)h80\Uk2Zn+a[K,3V@RbiS,-9b&Wbq'.f0GWucJJml4)Gtmt$Mt7WrrD8c>+<NcSE<R+dS'otQd^Wb>^a?J[G!f=E<iP>'$Xs4Vo<[N7T$_oJrddFX@H>25]o]nYG;USR$HeD`P<T+8dZ*?gaV@,k^r&;oi@D,E[@Ia>BcHiS9lQL:[LBLH)i)\W8'lsg"q`_/X6HPn.>XF7HBs;4_<eB,Q7-\UfjEEe!AU%2r7H-cgf`(r&5H-Oh$R2Dh!o[ce6f^j+`@>Dr!GD09O6Q+'N^Iip<s;,eSgIDn]<ihW4`CPY^d%VamAI"`"bj0lLI69'lddt,-FIaLq"Z!+l\BtLW4X87W,0n5HQl;Las)[,-FIaLq"Z!+l\BtLPRGn+!RjYI#,9VnKAp`&eJ+iIAG'dLHKmb8?g;,VNOVDK&'n0SJJBJfM8[+/i'r9,SQ?[%\6or.!-#gI;O4E8L>VPrF2f:>+F-,UX7<?_U\,[P>":YY1d6Co*haDf(Ar-P#_nE77(j0`_f4K_G*]WN$G=Q_')Tc\Q(kmStKY-D<WSa\.-+eP5lg:l(H[VhpAtdXW0c1>DE1On58`b&\_#M:5&+q1r:Qo.'dk3HM=T10bkEQ<2`We6A5c3s1J7K_-0X$~>endstream
endobj
526 0 obj
<<
/BitsPerComponent 8 /ColorSpace /DeviceGray /Decode [ 0 1 ] /Filter [ /ASCII85Decode /FlateDecode ] /Height 62 /Length 1246 
  /Subtype /Image /Type /XObject /Width 200
>>
stream
Gb"/i]oV52'Ym4;SX.`F'r%Cp6aTC'4Tu9(#Xh<Q6[.'<pQ&,n,WZ9SrIGM3&g4-7O=6.K2U7)AG[fjbchD6gP"`/JPK^+k&c!/'=iY^B06r#l8@.!NXP>68*^9GcRg\6A-h#l#EUV_UDOaA[L\LZa='n(^4/aU`I,=JiptrVLR`:6r%Q*&;F7+RUo$=@BO%48H1S$0\)V_027l-]KgXbDM^ZUVh3m[9(*nPH<EsgO"a.c[!QGr-o/67gCnc/9TN:S=gn;*@:BdGU7O*jQG"0/Ra"UQRio_P,s=H=R0"eZS)N[%NO[(B/b@AV+2*(!Z\S&CRa;t\m@@&-9q^jSOs<oE@h@i(Wo6N8(j+^#cm3B/aaE?9[qqt+TcU&^`o@m+qs:mGZdX`5D9lDOK@*c=7![\`\:,a]+'#0f_E3o9kgVh+"NaX@ZAo'X7IKT7aE-1-%5#]1)e4IBFd@d'LM#j.HTY'kgh\moJML)&"81=nOD;'&Eu%Qs5MLI+<WfYBjC[R[,VMM_R7eQ.ANYI%K9":[0+cpJQ0/dQOI*!-TWKrU/+]hoi-NNVTpjqS.p2>#87bop!Qn#\)`Uu;eUCl]:^&#I4.T$iZ1O-Smiapc/!EcB.lG]5_nf0qL[HXJilW1f!F8+3o+>B`@@i8ZM,5c=ZGCte;rhYeQu'mJVF.SlG/q9\.do#fOa\>`]"=&G4:W$PuC&pnq^S'r'!hpiHq<7Ue-=FD?>WKTH#^+4NG!0e8dZ"k[^lA'R2*\Ku=b(Eh-AkjUGdC(*lcon4AVYB@J&E*Ui9+tI"hZL3P%m9F;4CT7VC-==n_KK`YF<P^q9Jq0M=0I;df1JlCQ*=2icfa7f9'E!:=R2*;IBVhmRsO>B\m@g;8D6a9miT-pU5V;0W:nU3,W%Q9\J&ij5sL/]GW:/G+A^Ha_/A_X<1+0g&!EoDM^kd"#Gaqgb%@:'HXNGV\4eB7A9oK=k5fjk6D['D604V0?q4piIrCBh$*rXg;LpN;O\7-B=6?n\,]oalCb;DI?p@H6W!"R'G7;=lWV`E&>[l='diLSSJ5!)Kb:AYlFcKs'hkRj%f7d)'*p72/=I'3N_f%KSZ6YK0=?VthlEMm@O(H`3GVOCre%+^fh#D0XBVtCu^"-]jh;$COkM&^d:G2+F=*m-tH<gD.G;rOsIbXPJ]QTu5>l+,qbos:j13Z8fq"`0/T;s?SboP>*DZ4nY@%a3oeiTLQG!UNJp@\,;NKoco*\RPN\c$R~>endstream
endobj
527 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/chipsec/chipsec/releases/latest)
>> /Border [ 0 0 0 ] /Rect [ 222.6378 316.4236 372.6378 362.9236 ] /Subtype /Link /Type /Annot
>>
endobj
528 0 obj
<<
/BitsPerComponent 8 /ColorSpace /DeviceRGB /Filter [ /ASCII85Decode /FlateDecode ] /Height 62 /Length 2800 /SMask 529 0 R 
  /Subtype /Image /Type /XObject /Width 200
>>
stream
Gb"/,B5CdP'XeR/6E:Fo6>XeZTbJm\!@eA?MF)#[@Yp'U&g3IQ;-?mb+:n]KW@3u2kq8eWkt"_+m)3%M@V7QF3,s\:fGT]>m-s*WEcXB"g(u]i3VjH'GON*:STjOHcZoF$NJ<.@KnY57`E*\%dj4n;@#P()7S9]%S'%+;(lhma[u`=Q_5(P=Jm_n8nl@Il5+#C[Q/G$0%?\,T0c@3HSJ=L,0Wu=.J9f+1"3`9M)IQl+e,])tTa$lc$oPi5@]0=i'giEaY8D#)H,WS^bU\Dd?sYS;!:u)A#+/KPLi"_DCE&-UDT6p/I!PB^<DJ$n5Q4.O`CGc6?g7!"-ZtepbhY(T8\4cRL@2L+^WUk06Lef&C@l")8!]KS*(Q31e*m1:hDhSTETs[(EaWBU7;7et/T.b9;>u-/5Dsf`&rr)U\*.9T*'8Ke9u9A0c=,7r@s6SfQKLo(d9,2Q1%Js3Y>iALiYBi!G'a&!,C^L#8gT/R'uJb<Q.a1FG,Npo[5PL(>sl^_aa[.UmadhK>;Ot`HTQ3V>b1g(Fe,$Bok&odVRHrFh!=2tZSmXm_NVrq\h8oal[_C/X7o!#!'CXQ[(.0DP:$4?=r5?PTY*UL+0QID@T0@?LSrJYotm:2.Xg/1OB362DVNfChV%(dp\i!7G$<%\UA+$Hc(@tu*OT*Wb(@G"YNlNj8r=5gB;TNL<N@K'TEEHl=Z](@3U*$b2&*O3SJZ-`4*S&2bt.eK$M*JbJqM\cjMO3L$<PgBC)u-9GJ`WJ'Fo6X\Sr!/bhl3lg>>qdp114LAW;.e@jtI2f&sV,lYd]OU+-tmi70c/L9G>"in@+(jta;n?XJU\O<Y?MJ2!QKOB7c_G@56L'F0sB&o]&!q`d"RIp&7J@CK[pYDoBPG]cI+hj>'E[PV'7>b-)KUB15fXu=+dLC4(#,8/^)X6Yb4Yh<TC!a\/KGac"J(,0K!C[J%MH#$)B,s>;1+n_FnYlt@D_frOgUN`?,%ds^X;^L9q&ROFtc'Kn2S5uH.4W_(7kFcf+4opX-R>ODU9mM)jL=dia`IVlGohLj6WdNmJ('bZ>@uIo[Y\WtMii(toN%OF77s/b%"drSo"]#9e5k=M&[KbhnL92?,$`2)I7oL!@oP@)Sh9O3sF]J-ss1'h))t]U(c+#S0!0hsl+-l3rg#rKM%@"K^GfXfs`i0e>Oa%UsIp/nH&'pmTc)XH`-h<el^)e?MkOeDo,%E:A/"'%ZRNpl.HmsjP+Oj</IWn)J:dDf_j3o;Gnu,%c&#8Zs$EYY*=7^KWUC3Ycf"WVS)]E3;[@tgcmVEWh/iCT-3m*djKN[$rYZ@8F_AR&,E=bCtES0IgOB75JfWSB"1D/"_P^lMt&A4`s5jUbWOE%M,*po2'*Din[4'V1#mgjg$aE[s8M&Zq$amMI/mTElYo=8A7V%u+qPblQ8]N^eX`q=tX;!&KE"_+a/jiG]hm5B6%\?%!2G`_O+`_uS!ER<!&hZ?G9'kCmm,n_7N)W:5,V@()[iDG_19Jp-^PHud?F!+nA%[OTLd;;epg+^16Q;BmMOk_/$n1$#$G+4:CUZIbsK?/g@H`VZnL?8dl_I/d5CQsns<5aE,e]$aa/CXqQ#uVp$O<$<N*o&XKd_q0cfn1_"X`I<i%9&-cdo-05Sr'q*]-;%Y?o<][$.#[<Q"UeGWP_U=@[`OV_@<4ZTLs8mj&#(Z>CL^OG.U[EF\Ya.5Q9dn&IQ5ud#><Z2[/aZ70N7T.7jlr7inL(dS#73i8q9:.gH@_LFMhPJ6Y7ZCA'-4nWph=[=U&cg)K/-^r^$\Pi<EhU"F\%0ud*-Sl\I`E)[4WgIGoW&e>t-A6bi[)Y<^(f?,nsLuOtC;.JVZk.I'8PK:C'<.b+L)LX#Fb0AeDba'2(D(U=O,!91R"C6f:#BHh5b$qN?9%!1K$,`fT`WUus6Y.8ti(u1>_5fTL4)p1O-4`eV2PF!tf)dAIke\u_ViMH,.6[d*9Pd15FEkt2Gm.i:8.AT5Q]MkI-`P#M2c/XebU]'9eB$_750^S+LRTL5PL"M]iY@ui8,4W$F,JD,J0Te$Xf[;[Oa:0d:?:]GcHOdOiF(2),^?0OZHs,!!r!VmWJ!Q(ogEdDU<*MW6V,qqK9b@0[Lu9?\XeWd%c3;ZLWFF?c>L*hWM(M'^2\#8Y(mAqj'2ucU2YJLBI__ek=UmL^L2RGBs"AEJ"Wek_aETX7K'I'dO;j^HBl@/[[;q0:^[F._Cdt?l?Zr?DeDmQ!M<BXqNYtkE(tDZG2B6WIBu7UEqBo[k2ksHjNUHsK8#(WJDd7hA,=8<$<SJlMT#a=8?4F&>0.Z=WQ:gU?RSXb/Y;r@E?^-ir%B'b_l[%baiCGI+V%m/kWD`eqJDeN0>@Q"(VGBqKTC]d0i//L)OjL84\Dk-"GO;N6Z?m`];Q+jbG]XhltIIg"2CeZf-geh>eA*.4UWP]._\`l!`mn9h;4h;G\^9^1C'K6MQ0q/LY2QsncOI$'nW!SIqUCYb:a;NZ4hSu4Ho>-&el6S3Z@rHa2u/u@=aYcW?D9sEE;;q&uQ71'eW/YAd)6?07fo&_r8FBI<=;Jha^snI=L,tJ.HUdpDFVs%@4J^(@WBL+-2%;1PZ@A)C6LY0uQF$D\T_G=9m%SbJiXF^TiU01_s)+TE:i;.4d3lM9nI.35KjYQm?'G1"63pMP16A<t$t%]OIf?jqU5m0Wu=.J9f+1"3`9M)IQl+e,])tTa$lc$oQt\/,oQ.N8k%*M7>^-aT:N=j1$=1pj[uRNZCD3i`7c\1r9MGn;K(E0eB<VEA>H5A5Fg./1_H8rWDdNpAt~>endstream
endobj
529 0 obj
<<
/BitsPerComponent 8 /ColorSpace /DeviceGray /Decode [ 0 1 ] /Filter [ /ASCII85Decode /FlateDecode ] /Height 62 /Length 330 
  /Subtype /Image /Type /XObject /Width 200
>>
stream
Gb"0T0ag9E(rl)E2\QsZ`Fq%]=H-ik9&q5l(,B*);DsHL2-A,S]1FH`a`,FFd;]c!2ndPboD8[:^JeckN?S-9YL]?Cm[:Eq*uW?%ePY<#X^l\(Sg+fBT,E8PH](GaG`e0_&?/O^iG7nD$Bm@mFk5Cmf!QM5m1jY?gX4AS+h.61%\Fb<fR\_s=P/1Y*E^sFKcO:JJV>+HfR\_s=P/1Y*E^sFKcO:JJV>+HfR\_s=T5=qY.[/>Aik#c+(*!5pNrO'p'e5(]q_De6Y[Y!?[3UX+Yot4j/t'$m$4C^<aU':RAKVEmqp819lY8onCrh\X,^fucj^oHaS>~>endstream
endobj
530 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/chipsec/chipsec/releases)
>> /Border [ 0 0 0 ] /Rect [ 185.4236 298.4236 205.4336 310.4236 ] /Subtype /Link /Type /Annot
>>
endobj
531 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 138.8236 0 ] /Rect [ 461.6636 280.4236 509.4636 292.4236 ] /Subtype /Link /Type /Annot
>>
endobj
532 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 582 0 R /XYZ 57.02362 755.8236 0 ] /Rect [ 57.02362 268.4236 137.6036 280.4236 ] /Subtype /Link /Type /Annot
>>
endobj
533 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/downloads/)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 176.3736 212.0936 188.3736 ] /Subtype /Link /Type /Annot
>>
endobj
534 0 obj
<<
/Annots [ 523 0 R 524 0 R 527 0 R 530 0 R 531 0 R 532 0 R 533 0 R ] /Contents 1125 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.1a10b9b0ce440b29926bd8bfcaf3cbfe 525 0 R /FormXob.4548a30dc6585b7561ff04ed4014ac68 528 0 R /FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
535 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://spins.fedoraproject.org/lxde/)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 694.9736 185.0636 706.9736 ] /Subtype /Link /Type /Annot
>>
endobj
536 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.ubuntu.com/download)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 676.9736 156.7236 688.9736 ] /Subtype /Link /Type /Annot
>>
endobj
537 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.debian.org/)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 658.9736 200.0836 670.9736 ] /Subtype /Link /Type /Annot
>>
endobj
538 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://01.org/linux-uefi-validation)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 640.9736 225.0636 652.9736 ] /Subtype /Link /Type /Annot
>>
endobj
539 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://archstrike.org/downloads)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 622.9736 172.8236 634.9736 ] /Subtype /Link /Type /Annot
>>
endobj
540 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.kali.org/downloads/)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 604.9736 143.3736 616.9736 ] /Subtype /Link /Type /Annot
>>
endobj
541 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://rufus.ie/en/)
>> /Border [ 0 0 0 ] /Rect [ 103.0236 469.5736 129.1436 481.5736 ] /Subtype /Link /Type /Annot
>>
endobj
542 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.kali.org/downloads/)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 354.4236 101.4836 366.4236 ] /Subtype /Link /Type /Annot
>>
endobj
543 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.kali.org/docs/installation/)
>> /Border [ 0 0 0 ] /Rect [ 123.7236 354.4236 149.2836 366.4236 ] /Subtype /Link /Type /Annot
>>
endobj
544 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/downloads/)
>> /Border [ 0 0 0 ] /Rect [ 153.1836 282.0236 308.2536 294.0236 ] /Subtype /Link /Type /Annot
>>
endobj
545 0 obj
<<
/Annots [ 535 0 R 536 0 R 537 0 R 538 0 R 539 0 R 540 0 R 541 0 R 542 0 R 543 0 R 544 0 R ] /Contents 1126 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
546 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 534 0 R /XYZ 57.02362 593.4236 0 ] /Rect [ 97.02362 480.5736 188.7136 492.5736 ] /Subtype /Link /Type /Annot
>>
endobj
547 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 582 0 R /XYZ 57.02362 755.8236 0 ] /Rect [ 302.6836 263.0236 387.1536 275.0236 ] /Subtype /Link /Type /Annot
>>
endobj
548 0 obj
<<
/Annots [ 546 0 R 547 0 R ] /Contents 1127 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
549 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/downloads/)
>> /Border [ 0 0 0 ] /Rect [ 153.1836 720.6236 308.2536 732.6236 ] /Subtype /Link /Type /Annot
>>
endobj
550 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://docs.python-guide.org/en/latest/starting/install/osx/)
>> /Border [ 0 0 0 ] /Rect [ 326.6036 609.8236 346.6136 621.8236 ] /Subtype /Link /Type /Annot
>>
endobj
551 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://developer.apple.com/library/mac/documentation/Security/Conceptual/System_Integrity_Protection_Guide/ConfiguringSystemIntegrityProtection/ConfiguringSystemIntegrityProtection.html)
>> /Border [ 0 0 0 ] /Rect [ 282.1236 591.8236 352.1536 603.8236 ] /Subtype /Link /Type /Annot
>>
endobj
552 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 582 0 R /XYZ 57.02362 755.8236 0 ] /Rect [ 302.6836 381.0236 387.1536 393.0236 ] /Subtype /Link /Type /Annot
>>
endobj
553 0 obj
<<
/Annots [ 549 0 R 550 0 R 551 0 R 552 0 R ] /Contents 1128 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
554 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/downloads/)
>> /Border [ 0 0 0 ] /Rect [ 153.1836 663.8236 308.2536 675.8236 ] /Subtype /Link /Type /Annot
>>
endobj
555 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://pypi.org/project/pywin32/#files)
>> /Border [ 0 0 0 ] /Rect [ 215.4136 571.0236 379.3736 583.0236 ] /Subtype /Link /Type /Annot
>>
endobj
556 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://software.intel.com/en-us/system-studio)
>> /Border [ 0 0 0 ] /Rect [ 152.0636 553.0236 354.9136 565.0236 ] /Subtype /Link /Type /Annot
>>
endobj
557 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://git-scm.com/)
>> /Border [ 0 0 0 ] /Rect [ 285.4436 535.0236 372.1336 547.0236 ] /Subtype /Link /Type /Annot
>>
endobj
558 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://rweverything.com/)
>> /Border [ 0 0 0 ] /Rect [ 310.1036 279.0236 421.2536 291.0236 ] /Subtype /Link /Type /Annot
>>
endobj
559 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/downloads/)
>> /Border [ 0 0 0 ] /Rect [ 153.1836 180.6236 308.2536 192.6236 ] /Subtype /Link /Type /Annot
>>
endobj
560 0 obj
<<
/Annots [ 554 0 R 555 0 R 556 0 R 557 0 R 558 0 R 559 0 R ] /Contents 1129 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
561 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://pypi.org/project/pywin32/#files)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 696.0236 136.7036 708.0236 ] /Subtype /Link /Type /Annot
>>
endobj
562 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://pypi.org/project/setuptools/)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 678.0236 145.6036 690.0236 ] /Subtype /Link /Type /Annot
>>
endobj
563 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://pypi.org/project/WConio2/)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 660.0236 141.1436 672.0236 ] /Subtype /Link /Type /Annot
>>
endobj
564 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://docs.microsoft.com/en-us/windows-hardware/drivers/download-the-wdk)
>> /Border [ 0 0 0 ] /Rect [ 77.02362 627.0236 180.9536 639.0236 ] /Subtype /Link /Type /Annot
>>
endobj
565 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://git-scm.com/)
>> /Border [ 0 0 0 ] /Rect [ 77.02362 498.2236 87.58362 510.2236 ] /Subtype /Link /Type /Annot
>>
endobj
566 0 obj
<<
/Annots [ 561 0 R 562 0 R 563 0 R 564 0 R 565 0 R ] /Contents 1130 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
567 0 obj
<<
/Contents 1131 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
568 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/tianocore/edk2/blob/UDK2018/ShellBinPkg/UefiShell/X64/Shell.efi)
>> /Border [ 0 0 0 ] /Rect [ 103.0236 408.9736 476.5336 420.9736 ] /Subtype /Link /Type /Annot
>>
endobj
569 0 obj
<<
/Annots [ 568 0 R ] /Contents 1132 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
570 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 582 0 R /XYZ 57.02362 755.8236 0 ] /Rect [ 277.0936 531.0236 361.5636 543.0236 ] /Subtype /Link /Type /Annot
>>
endobj
571 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/tianocore/edk2-libc/blob/master/AppPkg/Applications/Python/Python-3.6.8/Py368ReadMe.txt)
>> /Border [ 0 0 0 ] /Rect [ 124.4836 395.6236 203.9636 407.6236 ] /Subtype /Link /Type /Annot
>>
endobj
572 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/tianocore/edk2)
>> /Border [ 0 0 0 ] /Rect [ 204.7236 368.6236 310.3236 380.6236 ] /Subtype /Link /Type /Annot
>>
endobj
573 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/tianocore/edk2-libc)
>> /Border [ 0 0 0 ] /Rect [ 230.2836 350.6236 361.4436 362.6236 ] /Subtype /Link /Type /Annot
>>
endobj
574 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/chipsec/chipsec/tree/main/chipsec_tools/edk2/PythonEFI)
>> /Border [ 0 0 0 ] /Rect [ 171.1636 317.6236 352.3536 329.6236 ] /Subtype /Link /Type /Annot
>>
endobj
575 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/chipsec/chipsec/blob/main/chipsec_tools/edk2/PythonEFI/edk2module.c)
>> /Border [ 0 0 0 ] /Rect [ 159.1436 266.6236 221.3936 278.6236 ] /Subtype /Link /Type /Annot
>>
endobj
576 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/chipsec/chipsec/blob/main/chipsec_tools/edk2/PythonEFI/cpu.asm)
>> /Border [ 0 0 0 ] /Rect [ 149.1436 248.6236 186.9336 260.6236 ] /Subtype /Link /Type /Annot
>>
endobj
577 0 obj
<<
/Annots [ 570 0 R 571 0 R 572 0 R 573 0 R 574 0 R 575 0 R 576 0 R ] /Contents 1133 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
578 0 obj
<<
/Contents 1134 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
579 0 obj
<<
/Contents 1135 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
580 0 obj
<<
/Contents 1136 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
581 0 obj
<<
/Contents 1137 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
582 0 obj
<<
/Contents 1138 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
583 0 obj
<<
/BitsPerComponent 8 /ColorSpace /DeviceRGB /Filter [ /ASCII85Decode /FlateDecode ] /Height 328 /Length 74884 /Subtype /Image 
  /Type /XObject /Width 666
>>
stream
Gb",k#C$qO)ojmoMMNHY:]U_f&[<H!&Hq>@/Q<*X<2><+S+IUk-j_&No\Or*P2:O<^%^B1i-T,"Ek,F-+o"Ki$h$4XkFT<Ag"G&lRJ/Z/bj=]FV\h*q^jlFf"q2>&@)*ncTs:l*[\9q&+htIZ!/9^0WbX"tComYdb'@,a<)/]QAu/@:[0[1o6?Pdu)<Y&R<RrN^YC.q)M2j/M*LOC)QhV:SiA4fWk9s;R<8pGtin&b7M?u^Q.r1chS7e.Vqe"+4`!g\E^$P)8mpn*?jFBRj:u+h=nmJ+14C6tm$k:KfQ!`\,5nfSaG__J:aP05$o79%(O;rb.SB")ZO%h$%2q(5Vra0^DUN0]+nt,gfSA_,#Kj#KJjRr2rOh"*0i<l0;jnV""G_uoJ-GuImn@q>a:oJ9/.1C,Q_ct6-m$IIROEZV4,9^FiR9!(EHeKcD_;gD8B0*pJa)K&)T.![JeTb-$(m"RbY&UWjjJtDLO>f#GKk9`274N8#acR:W0V!t.B/7AmJjQ/-h,9GnRGs5R?[*CK>[nK-o5;!Hj\cI.]0n1=NlZ4S@5sGfc?C\$N+`8947A&sUYqE-;E$#J:S'[_X.6(%4EcW\i9l]e5h5Y<X)j:fThlc],iX@DYK/`CoZ\lqOD<c)WcHnT5PJ!>-f,3!30_X$'&u04nMHC&8tAmb>LaM3X/\h'8`Mq_YahIb.+o:7I2_/1U_&cq\Y2=3*8mW?4kCe[Xs2Wpf]BY4U&KV_1;(kP%KX8l$_:M6kO`D5J[9c4Dr)g$d_Xf%)+L;rW.,q/c]?2Y7Lq(!M&!LBoLi$C%^*?)pNs>u^<<j?6N%!\B"1&Z>`M-]p;Nrj&^*X`Ra[nV3B(7"jgju%/.%"safHgCgsq?Na=CtM>]H2kJ?N9dmub'&j,lHJHrjqnL&/iY_E\.qEDQp7hb+?c\9e]MiA3Il,gTVEq^jn7UrtQQ6D76U5SG$\I)[a7+X,$(jJma@X/i;%XK:KZ0(ce,:Su?YGs5*(J#4Z*I_2eKJm\)oVrTS>jq/mfkO`CPl7p#*!d=^o*/-`$XFTF@(cQquQo$<IDU_[;0=A3qAS#H.j98(qP\c9+gfhNAEB?!XTjWch-UFdJ2Ys<k,rD6M1e469192aj8#KHGY^ougR[T\ndScl$9'.EhF"#lX1l%^]T)0fU6(4QF.+qW7bp/FrkZGBOjs;<"89:$>X,5uq$/<6/LOtLB8"iaB:gu8bB7l$&`PofdV"mQ&P\fYg1l%()8V`Gj-ko:^ochbQ>m/K%10I.9\0,+Y]knhC:/%W[mBr(:qmVO=7$7d(ES=R*:MNdkfqb3"!PA<rH5<sEfl^@a5@);`0&O_sm#^?m;H"FA$&n1P`cW9%Z/hfr0@UJg/L!L:JR.^$2Q$Y4]8[V"G!)71PMi@.[":S=0s2r-m&,)VTc&qAP+&a/M39'NBtGA5m('V(a=p?,]jlsC$#`eD/>6TP4e:`2VQe%/pHpTpH#M-B+KX^(KiM#cXbXJZC8e)^8?MRF,UHS,+W>]Npu8jR*R6Ke>%`Q>V^V^G7H."+bRY]=SYk=*s".sdg8Xj(HVtdn/M9GkVTO2.n)lF/++0b2"E0bF\pH?j_[]k,DBu$'Nt\W'Sj0q*Yj%XU;a3^C>p&k="ODejP)ArRq%KHpqY`1t>B-mc+6l%DnQPiSm,H@Zj3G)I\^OpZqg#!`MBVUWmPK4He\`P^hlifRHr^^Z])f$:!pc`[#SmMkqQKiAo%8iPCYQ`"0D&U5MECbO=1\7T[g]'.')CX1;*#nH/K3R(PUeF@E!Ur2J,co`7NPhf\F<_leu;tK#8>;07RcoO3>>BRrU?i:#`pRX0SqKi\,.scm#r=57IN\c<XdV?VB[[?<-MCSVYLqc:'*cr<;%.)3E;or=6HBE#m+#3chm_6.H`d<i2lD4:PqMaR25Oj;N$/HC2<J+T4(g>Td:EI?;!L2oQ/5rGg)Z-#>iL6rHbo)G"F*s/1.S`2RkT\/)0$&_VG=.CHdG_L%U6r-ZJ\P*!`$ljJ^eLSBA4kU0qm*jZbjD%Nn^kb67buWAoQ8'&ch3)cS/eR)"A:HX4?$AdPJ"Das2_9>BY:=B24(C@X.&j$GNFmfdSIa8N`=Urf(LE+chHlXE]OmgQU(]\s=W]bNbb1M5<TE2LbkK.rR$deO9:mo+pq_poKWnr!V+piH;;gZ?T<Jnss6]p?;a[H5l>Kf&7$@U$CH5jbMlbn+4fW$WlDk0dl$Y`E8q2LGs<$G:1G(R)?J5*j;I^B_Bfp<9A8H@Y%>qYH@/%k-L8e,e?)R>ENH(TOU;8;^*NZO\N.D.#^fcQ>Bm[[2A#+'=0b",ilLJCt7`2udS2+\htdD;Nau_W]I`5l0IPl75JjePC2!HV&h@UgAPS:_lE!iD.r`6i+r/hANO1rp.>%0/"YF-u>I>qQ'i_>tI3r6KDAf6]r=TCT+!Re8o=6<@2PNr/.9U[RsSe7emf)\_#o>ZdmisoA.U*b.p_]iFbSg"E2:1boLAspR;$L"RM"EhWZear:F,JS61a*FT,On;"p@7^F#!e"`+@2"'YfWn?]8W0C%'5e7FB0T]t<0;[M30cFL)IJCg7F2#%A/!Jo\3,nk`H0tH99FcZZ%Hmi!+EYL>s.*^^;r&9Qd%d(&"C4s8h!Nq]%EU;@g+=@dBAT/g>FK[:=Ka?PY58*-4I/!SN,]'[,80g$)473!uI@70c12+k?1`\QG5OZknMNYR1I$47a6M$(fYe$PKUcGGj"\"Y;]iQ8qPYeQb0Z2shoXPE.-\"a:I'G^o,us+PmFM]t0Ubs^+$1o.[s1/O^3?0)k"cp8Tf"HsH#6kW6Y1P#k1R]M7hZsa8_(E_NW:&^@=#tBZ3&.`e6_r51YQ#g3k[F^gGElM;g#:n(1a?->p5bW@i4^d8Ze'I:Ja'AUisCRlDHslr'59[R@HE7rsGn-flgORQi;q+^+/ZhZ-&<p4?$cq'R?Z7096F8G/j"6Oi"hgVS/)k>SfP,["Gh^CI*#bYYQH/aFO<E06/$Sa'@ET]Q]7o;-58X7Qm!u:sT#gq4b#;+"ep@n$9F^;!s9D\_k0_1&kOXqk:W7d6T]plUrIN>15V(hEfd/HY!SlJI0S&%;VmlY=sr\G81V[R+JN&1U4Zq#jN,uqq(VLqfjY/#aMup]!@@PaE@s(>?d3>=Ap)d?kI&*CFh!t4;YX<FXR+6@e^8sKWok4i%4\/F5@FUGVf4^3^V*Y$X'4\4b)>C5]DOFj.t`4e*"B3YB-TjnE9FrQ9`si<NSd<.*\eJ'&_9rMM!3hrmM/JK?N;m.*Z&3@\Wm/$]-5o3!ubq3jMQY)gtb8$t%Ws7eFr&h*M+apfkAh^FKfVpoGIo3kB%D)&h-8hVue-N=LM&Vf,lhm[HS7Kt7Ap_YItFnY)+td@_4.n@.p_,KZktHnPhGEM'&b,*i8U+5c`rn.lm'CSH*cOYXkA(dXo[p*:,PpOV.O^JAqh,>8?VnE7IP1&&rDT!H^%(C8o[Q"@'%)&>XCK*,`Q8L++gEC5/\Da&lF$NpZhfUQluL@D('bW(*g#[7I2Kons4PKAO-3<Knh%&iTpSk*q2fBB%NB75APSVmJ!1+e0MejU`WS^@D+k"3p'n65A`XWXe,)5g=?1r&"J"I4CqT.jY-82$:8T!3fo.r:<*`m$q/cZLrf21<-A`_fU;Jnpmpp(HG-c.jYe]7)![eN@a+qXQ^Co5EaG-bUFHG!2XnGlP#FjPINe^$&S/W99.N")3e\"sWPB0r1s3^TjZYJ)-I<ph[3ZU2ZDk-dXt3d::H@DA.]p7:!W>&g&)?f&57_LZ(qVl!F^q%<"4Tf#$/f).7<;M!!X@]7(u9C+ELUqijSG6C`iVbJ8"O(HdN\W6O(rDk7M@SX!Fa*r;)?TIlAL8GuLk8UH_Uo'=I+$bbr!1c>\Tc;s#AbnK)Sm)ZP]OD44b.Q`,t5B:I:)7N1rpPL+#.f2TA:F@K#&d&jg/0;1Z3T%r2Z]Lo0+i?u"qTN.2pTM*e9Y'SpSk*q$Q+h(TG]e20kJDFJgR.N]9_/O.E'e8sPR_:+TV7H3S*$ONia(5F?6Tk4,rON>[c;<Rr4nA0;o+s@[[`%-lGYM$U3W?2&L9]fO\iF9:PN'1]-\m?$r4UXDd&3d8Q?"0%c=sd%]i?^D60idK+W5`%@-$$&`0*qms7R8=)#%Fa'9TC7s,V6q2[YDN78Z(.IF4&)GNWkI%E>XT$C]*MFR4qj#DW^2nIZcRR>2pr*nJ^THP9iIp:$/"EB!L:Rs!)?2Y)*$$'gl-ErkUI`(FAQB(cOehIEQZi4_q^6T>UTCl@mlP-1@78dYb@RU"-7Grn:q)c2aQ6UkNf8SYC3pK52BV,ruRtD))OTBY1:'>sJaj$cf/1$8qDd34RGGrtba3?D6<QLuhDj\>t`fg\"f%CO::E(5kWiMi<5^EU)of,lW`e!gNY+A1*W&<'XcJt<)7^lg#`I)`610]+2*-"V;hoS.d+S"<^%aePO6fGuS.?)_H-KalkA<)QD8bh^.s6Zhn=LM#lU&V<'nRfF'3ps_"[R/4qG;CC[ne>L:TP6\:OClU1,8t<si4L=j*IG\*#AHqG]>`[_S^4bf4bs"ham,e`Y&>]:ALB5jH0M_*3?IdFj5rmR<0mtrbOIN8O\qg--X>@`8j\t2Gu?!Y&)4E5D!qF5/()(b+ZgKjlhXjLmBi?Da%;%+[;S7!QTLs<^5!I$X=_Xke[Z[6J$IVbpIK$nO-#02T'KkD]D>/#2pmB-!?9(0F$Vmm6^?f<(#R)T>akpi66_jc@tR#;[7p2(O@&$5jl"kaBD8N#MhCE0+8Vl">nP>5K8M3>^G/=I\Bj`,fE&g;.9^@uZ\4>KKIRQqRAPInd!Q6(3NO__V"8s8J"+OXrXGLMT9Y(T_A;W8>k*6Yh-<++k$t):]q'8OlX"Jl)(nPQL?cqXnrc<]LB9-`!cL/o4KU,4@p#3"fmZ`/a23&9aH-G+Y8Q6J_^cA:Tc"iU@lgS?j-ei-hj5^D;0Gna6pNgoCsPG`-1*<uUA:#,Jo(/I_@..S3CWt](2>%]FLmf4NWn`7LUfKeq9RI;5)B<t+l]FEWSko\iOc=Hi`cTsYKf^jb=%eo\qR!m0,nX_r,I=H^Oaki<_Q-W-Xs:2BcR2ND:-!C5I3C0/b$6S4tAkh>r0?Ac"G.eB1SLVb*P?i9fcG_%J<\k92KJ>C,Pf)3K?-#;!Oj_4tinD:[2]\apRFWMM]K6_19I/qOR6nHnCkiP&@)Nc@ne[7.]^1ADYPe50J`2=-S6-mQOK#pA-[f>L'C(.\(Bs>=<Nn"!>eo2Tg:Zj"R"!do]nDk@RENhRBA-6Ub^;AXWSpYMg&%8]3uQ4L'ci.$.3U(B[VulB*nF_^+"`UY[GgIm9.Zop)@Ll>*)]%;g-JC@\\M.a&+B0=OMo_#9IO\ib2s/8L5]>E&]&#H.oE'B50Z;l;[53WC,9\IEg(;fHknh(K9#qY`O6:9Ylu#Q31SMk;#SGkV2?#)EgV],'4]3T%6RA;%IG1s\j)Bg,'KbnIs.o)K[;;('tW5.]KqknkM5h24$ZFZ0>.P#RLHY2u6ua<IGUP:$@EfZRK/YAT?5`p2hi_8X/]6MZ;sHeP:+`"QlB^et)H7uQMkPF4#_aLo-@6d(#$:n,O.<D?KcfaYeYm;/C6*#3gG8"B-FWqb=qJWcg8J'CA$=oo;AD'+m8L?J3RJ``O3hM,W-MT0AY,VW9%a\.E/#%q[h3.$B>c.S+LmYk46Q"J'CfciDj3UZ`eY[bX<mUSMsBIPcVXK*cVpZ,)!8Mmm]Nb'.N2`omc5]r'4,gF@b;(#D.i>tL[B@?],SHUCodk6u3ru!ue(!0;aJM^r]MsAKCWmY@m^BQH6^28F,1@8oe4#MG(hsgTfo!mc6Q81`+Is,1t*DJ]a`o9/K:"^ZP%GX)F8OETuD_Y%k>nNOOGblT5$I"G&ndd$\^?/AB#oOZjVkArL7%O12d/;0Qg677J7s.UidGa[9aZ-KWh0.@NBeaKhMR3EJkdJZ9N8pfE^pj96p6qN$qMN_N`tsog:*aVFJU.pBs$tqI5*Glg;qMC7lu5(27UPYm)s_7TYP2?YR+,o[V]@2M35"MBFG,(:E'eou?W0M55)9<lVPC88ELJP.#?(.u0VC1$5RVYchYD,AOM3^!iJI[qN@U"Z!s;PoSPl#D=Il#Zj@NjD^Je>nJ'uu2lY\8B"=kB)Gckoe<7e&rdMr6$\7l@V#f)cgr=ue"+P:]MS:\[1\AZ#*RK]%?=C4oF[,kMq`?4n,s2\]!Ip,-A(muht?c^,-?]iZ$?Us)rm/"Q_1LZ>LlWJ3!5hP),nEnrHSAsh$T+rG2F#aLUei:_cqDs/Yn%\9`nTjTAcu&^C.@CKP8*AM<R\0R^kaNgAOlkJ%A@88k-T'E+<G*S%/pPQ6U,ks[%R>6\'5G2E:#kBrKMTOB:./,sT$X3He)'Em+#5#^oZ%*Tcc"tQ9,hYY=/-[9PFGT[<p[U#/'0dO;ku?O,\TsMmKD]2<b3Ui>!<K]ZQhq\0O28YYF!:bes5;d**2]:p`@M#odA*e.1YLI7roIKd="BNbE@/qc(QP+^ONZ4hh@"8SQkP>;R/d@FjE,1#rU$t"%\W&I.IFq6;;<C+AQ`u<NnC.Ia55s,PG[*!_3jIh3o;#/]9hk%Q8l[i'4pUNeY&DTrZ[8\U8Qppe6VCjRUW8KVLrISA&A6(Kg.Gr%>BJE-2a_'WH"GXbq4ha+r1,B6Z"R%r%'h.ZolS;(gJFpaKKGD2ds]BX6"NGXh>pFf.Ht-BSPiN*]hKhP4[NGkNk&Lq,@b(R"@dFemLL9lo$J8aj%]A#CM$iA--ZIWUHj+E44O+qJn(&%L!jRAG5qX_CP:kIKMfZBQZIb_nI*U#H=V7TRRP[!:Nu$-=H'b`?$lMLAU@D48'T,0a[s4d"kH3l-cGem;::'lcbVWh-H4D);p1Bab\rpPGG,o9N1NM2SIA[-gRP0R5@<SbE3M5lL9Nq6QO&%.L[<Q[V274knGWj/D9#MP-9Z=(r;<_uf,m?1UWTAJl>BfW3c^-d+lJU>:R<X$7*Ip:\t5:M-ZqRId5J!F"Vl90\(C_1fcU]Ts$WNt$Qd:`m8]2JiacY+Xd<.W;9nXUEa!>0VX<:TajP($$5P,-j>%Conq52"*^SlQWM1MQR;OAY\\nlY-:!^:[TsrI4Q)_b;BPi<cG*s6%P-[0>5`R7YY!W/6F,+n"W&e_)C.pCI/&(ri3H#&hLs?Af&bl<YZIoX*UOI22#QV)dUupVT'X??,LJ]gc5j*qS9l9I=Pd(4+^>rAfj%k=sgW2o)"1CRiL';]uoJg0/G18PsGM+jHK;$A:l6K'$DoI_U?g=Be^d)"+eVT\H9/4;SGVoQ)2YqVe$m->A+pNC\+n<=bodgPmbVU33']m6Y08eAmo>2:(Eq)aiX!4AF\6IK2ba]s+t./u1ALPLPW/Y.3fPKf!080pM:pXCS8O/C"&ZX`(/;oNj7?$I.7LXg(s:P.<<tQ$F@u'TKG=2g/f#h5,2O&leQlommO)+'A0"XOEQ/a#+)f6_,]fCDLu?':kEnIYZjuAjA&LL1)-;qT?qFVm>]tTe0,C<ogT-=R.hT=SH'l]'%VSWThEHPLPV*R,4U=d=U1qT.!r'P'$OP)-!/j$F_>)7P.A\(N1X'O1HZ&ZaMi[4JBcTqe'%r,^fsd-39S_FKiZt]*N--Zc'$!]W`kAJc:M6q,qf:A_P2DrOt49DL)s6:+?TmD,'V<gIJIuI/a6kbu]<ek-;i-$#)T<?UJBR,Y6e=,`UrJ@+_&>($r:d-p]`d):66=XK<\'7/?\\qNPGDr88c-)/Eo9RO,+9mIPFjG,Rq1lc,.qr+ShY!bC,$[W%N>!^%:3-S\DOdMtqW>tLXNO7,[u4-8VV.of+`AG^KB!p.i=Xq@QY-abpe?XI+B/Y$W=%GG_c=rj]fP@8L0l$;l?Uq;.qfhD"@L&HeR$52gh6Zkol:muHoQ;eKe?!eN/rNs[s6VA/E(iaXXkI[(RdeWi(Z8+k1lY=5!GjELs-K`b=Wq<g"'5M9JR^_;7ZC&E/03eFWf:a,RkIa[QmfH7tf?t2*^JAeUl0T!]RU>.E>[Lh.Zme8`!E,eIj,eiMD:9tuUVI\E/']@h&ur[I-q3`G]%Rlbo/L3qM?7$%CT<$o2)^&Q*HPd"Dhdnn.C&J]'GBj#"#!l#p8[b0BLm*?]d2!8%uHX+HGFg"fgG^XBYtVi\\VjgZ%I&15E@?*iAK1e$dPkurq\YSKru6?]SD>\.XNiI0MZn+JYrseR7.-/=]T97-W]hfGb*D:E*Zm*+I1DrR;jYK+Zj;ShqSYn0O90_5Gp0AfHZHZi6]H3B(Q^@p^IRUCY)Z:Fq,J$jO'lTaY6_Gg'nq@FjYuA4+H[&Zs?C4A@>r<gs',D,,g#DUp<40lSR!_*j@6o3W0*t2M%2l'(/U:bfOjL*..JlO886:RIWCmN-Rj_r^CdD"*m>(e?S[bR?6gn6^ukXaZt/&\C4cD\[WLWSaTu%InPVWWt2Q?dL<;!?MTMJ[J66'^lbPdKj\!;NU:/$kDAUGI8:Lr8@%(NM\f5rY+A:-%Xi[WR0qBsJ)+2Q$AJ1'=]TtIbHu+[hhUF'FJ.fXn'F)Uc'gt"<e4`(T@HFKoD=leQ@.W$BE4G-:9'Slf:i:PMr3\m;eQO>E-@R&A?=R!`R(80hhEW*$.q'=OsRfp9eSKarQkp-i3dY<qq3MUX_r%6(2h).L,2Q?n)r"`GL$WP29UL*QR&ObmCi<dpu9@`!s3tE&A!3`i9'Q+>:!Uo9L[eT48fmJ6!fK+j%PYle%lj(`UCWS$7kcP\;d]fYPj&+Sh$3?d_$r"pmUZKHK6\^:7U/;N;&g&C[&(4I+*'?hA7_J]j13dF4)g^rIX]^db\mpH5j.<5A]5DW2lH<ff!k'\o9U-D`SZK5dC'Q$fC=KXY>s5a`@$4_H0'"'[*r'fr'_HOf]e8(Jm8`k#A^>OCq/!Bf3e]*Pdj'>gmm08\?CX`S3g/8?V/)rTn>]5]H:GL,"i:V8HV;1g\=o%S2!f-X<NH@\.G+RNaR)o^(sUR*NJZ?(g]P>2;ZZ1hE$RVp?N^Gu%Ghg'Fh<%S$3$q/9#B2eIj&o^+8s!@`dtBg^4ZOS7#WOmKKe5fo7g[/BpIoW_`DKO+YIUL%UWbu#n=M]efUWb2]RN^BFG"<l#e4^1Hu'FOLW#\f=afg;.&:oG0r897bV<ek@;#\f;cTk%BRV"oFamPeFB8JLG3$NN>Mn[2<b:>FPMbnH0/S.rKZS5,#0ThsQG5kB\g>Gsl!U1nD3o+G-o[H5eK6-6@.O@&C&$8gWdQ0,:s+Q9&QRf[dt_s,fXl;/lCWnV4h_d1/>KY.q_BEP\<K'&Z0]/^?.S=+'P:bo).$l@WuHj0QFF&8k;h\%cLW2KuY0sV2Nc/1(mOnKP0'FKPW!KCMM:<GRdHl/(*<F&ndd*No0H"gu,5f@0Q0Eplj#-Ak;7`?CmnFjuWL%c%5[Os'\';min*4rAVUngBi'BpA4Knl*Z.He"EdN&[K6@C6R\36DDh4g45Vl,fHQ]#Me7^&bh-s@2M)"F`;]tF5!il-+iL/Fo4dWgL&S+5R_]7d@Y84Y-]/d?]]qr[SEog&,mbY2oi"kRDkmTqp!BEU@'Kp!lZ,T\oER_2p*?gg7TS=CR=RY/uiR]!']F+#m8injCUOloC_N]]hcq_qBNDC9+sI`&\AAA$.J*MNdcq-$*n#&j[Y`I2eUn5/I[=)`,_Xl"055_4,MN`;!XC^$5[6D763==hM7Maaek]*K+@I$J/M@^<;FWiE'IbsbYc/M/P01=C_t_,9]fQ\.Eh%ls%dQK_m^F,*))6]EB3kK[PH468Rbcrb_BR=?_J3]\K1UU%0<$FVq=)]K`sX/g;_F.iqcGduN)Y&oNgj^kI-gF:0G`,Oiogt<*[%LRnVFYh8h#)]aOi?+?ZEWVlp%6Lbq5!D1#naV<eL#PIW@-)-<C@^uf_9)oc#22,qZO<8f'[iK>Wo.YEn#%c+pBZK<QI;#l[?Tjc.6'`fYm[.?n"Ki3GO#ko$K/%QQ'J2AUkFGUnT[0#pN+o:PO(Wmj?tM;Hk\R.nf/,HKgKo<JSF\;GE#G'%suV`@(*2\D/X@]Lkl=U>:M*P`8)1iU^.nq1G^2+^V@Os]tK^&,tm\a2SfbPI2?#]TMXHB^'h"E(Kc!dZZ<_;m-G-L2_$:,4$/omk"f1bg2I5H-RL/E"U.2OYd:[BZraMQ^0ooIhTYecR1fp]6?P(ET/1[PBC:#\dT4WCe^`:'2`*?*]TSG@'(OX@,+uhCE*Ikc?k<56r&d,*q0YAmbB:jUTt:L=LBBsZ$7Z`k5^@Hn1pffsbKD2$bf'Z\^:LloJ=`:$*$-.273.a*LP)YQ_12OgL@,knb(5*F1Bkc*$sdCSA6N/?EH*`.-K(RgF^"k0?jUmpEkl_s-TrRp^rOJ#;XhJPTj%^LS5;TU!s>6A6_VcLc)mqCB\cdUBXe,jTb]o"(;0F<Ua0Wf6:2PooftD<@).9n6amBO/d2IbLP:Eg"9NO0JC3uq>bJN)>PEd[i7(_+<IphG_jI$e%_b%BaTN"h\n-E/#t6Zq,9nipYI(YNSF1R5o%%YZ.-bbN5sYP$%Np*F"q2>&FNXXg$D:X+=9oo8TV6uD@-A^[3%n\*^f?/"9/0i<Q2q=?'[b(G8gpi=B\R:$8hK4jl#7>BnJ*NE'a>'`0QbJ<"q&Qg?,X/2L/-gB5\OO-*8Z2H6T5C[=OMft>\1N)fkI,D@).9n6amC8VWf2W3XciZ@).9n!sT/N\oW,eUoq-i\$eI.Kp$0#e`ShKf)MKpn>*3N^WZ6+h$!Hcgu<g&5J`VfXj=2Rc`4/6WQM<E0Dl'!#!t[e<Gd.ZQiFUpDQ2uWL<>!HY,Z7n15[\QB)_!/ru!J%#VY=M'M;sp`&hj)FS=.ai]D;U`>u#]FnK>!-*"41X1[K-i5K.?BR)i&5E!WdSl>1[mSX;YB5N&g9#9>fN"u9C;=9#Z*5Sj#WZb^=A"p8YcRZ?f\@o#CM,)/U&sbH!1\MK2bY\![%n!$m6"(Vq&MkshD.[P^M9>,9NgD7%fd2CP8Y>2M%,@mJHhN0<h]1K3@aFQVH]FgsZ6uL/@uouEIsJq?PNg(QmtRX!0.:miAec^Fo*A!]C_H[>$1hj=YA>&"9PMG:@pOR9h*H!EO")`kZJh2(pEm`FKVhNt/E]1fIccp,q]q/F(VJoL1rn<e]7n-/F5&5-[[2?,a;%i=*k(0Ii^?I^Nd;ooF(9>u:A]74nOZ)_h@4r#!0*XIrj#Wi6WNADjYJ-a?5dhN+ppb\ob%sqR;0@B=t47j&,1nY+J[kde?ouoLXc6Km]is5e"508m1!Za3jVM>=o&\`P&3K>?D9Vke&A(o;`tciAJ^cCM]QN7KQg0q:E'$*H)q'ags:apB0Q+hr(3s2SdB>u(>H3;5I68b3-"n&K7>R1]s">DTr2\Gb.NLe?CIj]h'm6cE:8HO("K;Ngmn/@K+?;4Xk)7ro"iA*Ot!`XR$@sb,pp'".%.eq8F'?p?gXV7-Y+<G-HZ]h]m4U9r,Q^9ZUf^G<+T+0TMRdA9@]D@W_3+Dq6BB&QUaTK!p*Er54QN#RndN/*tW72H(MXSi;P:BJ&p\tIa%\cQ-q_o9.LY1@g5$jcNh5dl1A>I@%aQ1D.n6^+8<$iU1-JWXjii(=eP4'rUPmP]:#4UbWZ-kJ.;q:T(X'V].E*EDhVYa=_QFtb3SBZ,LVlaYT(V6IfPb@lYQe4e`g87p?F<R)W!gb)1P2AJ,4Ok@eLs>T9&iM]ggf'0$eD/f.s`tl`TLI%?A]g-1u_AVs\Yf)I[$Pr?@q?(j'o%bjCG&7),%ZD^2h:U/4iqkSO!D%]dRmDDPn>?ItAB,no"1%t=@@qq6N,A#lY'g7ikAOe5Qs^Mcnc-]WJ=>6u#/?ddq(.rVWM$&4_0`Cnk9ZLW+0ps4H'^Ol8YZg733.pDl7fDE`S@n)]KV+BCfimL6(W1gZtc$DE/?&dF<#^Su0i>OU4-tuUIX*7jGk8KbD]^aC'.u]W_f/!IS6W,Z[Fo?7M^qQ4^<ioS_oOgei!tG8,DuY7eqq+b/=c04H[\'c2lCF('+=d<]1HXL=,2hicq[\iRq(C!kXD"$eVn3Jo"S^3aj%.tOe/V])i3uC^0C.l9E/lpt%.nWnD#*D,1#J4]2S2h.$<)>lJa9tP?9YG^]WEdk"A4EU?gm*o>3^RS'/TV''dlkOmDc[.e+YhoaKN1uXM!<\-3AntQaH[>T68c06i&0C)N*e]rCkHk1@X\_Dpp!PBmL7<53TKGP%A=aPY=`,q\bTpknl=ocpXFNW@qZ+e$6?);f[`m0J>XpZna#]>PJhrr9J@cl"#h'Ibh.3"A4uUb:&e6oGo/Ife((Ma>'m%-OX\q;NBOUqi&bW7@KutYa40rD;@(%_"SMjF@C>'I`A:#lheEPlPF,E"k('$;LHi8j(5!YG7r@u73&6"1G\3GF8,upL:[5-L0`'SXpKD8<n=GNS\k\DAZ+#/_)u/`Z!LX=)k"5$JAYW(QXs6n!@;g8AbHsJp6lt`Yl-"4iD#j):qE;07OK3'1fm)6UO':LhqTpT^"?k4qSitJ,G67!-><P+?i:^Rr]F)+nE.a6`^+O`,o]G2cg^^V898RuI6dDrN"l-2Fgs#RnuA^inG&7R*9JBg;9pm^o.+.2_W&"e`>*0(7767FF@#;P8j%b`8+h6ed6&aI9:S38,plIkC&Zn&U3UR<+ar[?k^J9+WZ]P8bu<)S6o9ZP'bqHlE@[.5W.1UTRR8ZB9lk:",81P2bu$W29f*Y3C=]^W6m"_3,Gb-VX,5snM$=Ue'59(nGtMg\F`k*Jk2k^d89<9FQ&t.%Z$ueaTf=4?]3[!fQkah4Q$8h_O?;Nb0$h(%X(ToZGtZZe0A386St;OVY3s&f1=BF9[/VjXQY5=r6CN+#?jrCX@[>nhcX=1'TnE1HkpYC8LTKk->9q\oO(f+(mpbDP[.It.Sa2\4pYX?46ZXBONfK..[^Hqj*^>)^><8CbH?sN;5e2Gs!W7U,_RV^im'9-&@+cSQAsW_.?(K[=LtSoPm-FXmlTFRb-C;K^X0_=)+jE)^%omrSEe!#>RXNeg8[jR-m`;TG$PE5Pr;Y=T;nOu6^VO3rnE!^l3b3]]Gu_;PF0F8M]X@"_Ir2H;P5\+CYIsJ`muJe9248F9=K9(uCAQV$^!8XiZ<JDfeQ-Yq?a&H]R/W`6c[UN.^i&qS[^P==\UK!V*ZcBrp@b'F6.==G4ZsGl'=5$OmHj0j/M2BuI,MZ.FWq]u\WR`77si;\o,/(/IlHon8XD[+[Y+KD?"U9@fB;Nc\bp=,I^_IMhE,46YhnL;Bi@RoNbPchgp:$Q\YVKpfgE5_1J:pJ:#Pn"<`[Z>J-bn>,6"cpmj6,WD`GW4^[DlY]%bP'BDHCu20V1e=`DI&gE6Hnk.6?45GS$Hpm5pef(9M\gS(@QY.12qHj_;OK3<3+'*_8K.8N'8!XW'*-,K?UY.qZVBauP8EcT=Fao\=`^>_b2H9-!\guhGkX?K;KLkl?54C)Z8WJum3E,[N/$jm?ieC<iL;ofTrGAE5O@\jm2>gTd(nrn+7hm=ULCR=5Rhq!fX@+jM%^US#Q3[M@"5A^aAhEd?MA*%h<H=sB`LQINmnS[_?2h@b.A_"$:2DF7mUq,JbHV!=S9k_R]mMM*j?<p'i)+a@KXT+IGMRS/@Vi:S1N/4cs.c>EK/s3((IH^BIG?i5(s8S.O/63g9a;>QAji=[g<[MO`Xf_!Ul3\:5'$8>?$OmR<o()AGpJ4LXXf//u&&#;_%W)Ec2e94qX:/?Sg8iQYE0?BI+9Suli;X<C6hB-&T3esb0-G26O3B%5jV5/>^h\k5cQiJbN0;=*2;Gf&h)\+h+$%8M_ES1*RdPU;8FqjUd1$Fc#aI:??g]]mL6:m*o=.3a^9d=b>@tU+/SGXOQel8%]YQ/3%Z*^][,N[CMagff9p4Y^Dj0RG/\BA<(\h,`m^,K*fXmsDe<!mk:A>R"5Cr09-Y"forl^o,eLI@obe$J(k6f9n1*'+K"TH7+0*o&eG[2k=[tT=_Jnr4f9-V3;.`,X!&Kod?jlR3.(<n!7Ld1nX3<[&EG'5sOo4SWZZAFE0;,Iq$!$!pO0[S1nd*g>D:K^IhccjU,I-;Qa"*<^5p]MRpmtIQFY:^ci%_b/RoZ5_=RD:=.;H6^3im<g6856b5+E81lY/>u(G/_W/c1aAMH(VNj"F5(S/^KeCNu9WUeX>fcQu2,IP1D^mNTCZ81sZWccZ[CuCh$inU@$AOh:*Pc#<qlqe$Ca?1eG"-fqZJ5S&%lk;\T7q<RMMW#.re@U]\_rT4f=YCF?`0H`LuLdh]s\X"BhDd/'Q4/F?iO7%ui/Uq(^Si"I='lOH)I8FqjUd>\mmLi;\sO^?qtB^D94#C'Ojno9f_\&V0XlPoa8EXU'kD1[q?Bb!UWM=R![%CSI]SM^l/T]/"[LCUSfiiHLgr5#!DCN$hT1%kS,Jc!%ue`NF/DPju(/[4`ZgiEC9Q`^n?.nR&,%i_]LG'a$EF_9kikqm%6SUAZBJ<&7=V?+lDg@naN.\'VKRd?;HUGDSFeS/O.F(Q\-E3-o+Uj6%cBjX.uMh`Dg:A<!6_rb!o85!j7o(2fk=7!+nLT%aQrUGF0d8hj9F:jj2ZV>`+DS83e*Y7)$/m8D'4C^sk_r&/=%@Sr\3G=>JP*Uk]:B5+sGf1]278&2tY0OV]cD*D(P4j$rV57%&MGmOQ-cIq#3'9;c0ekC6/BlMh;$:%s"F&V<_o(!ReC`F+a2]Pk5!Ck_(0kd(TTPA!]=U.@JTIZcVgE`9qYL%T6c-^W_V<gLe=TN,lJX9k;,NE$8-I@_E,^=Zi7E0`<h=-SI&G!$8+$g^SciU=^3W2>E(ukJA6)eG":>&a^:nKsf-X<M+RuOKptUY-_DlAm^*a?@kjgt5gU,j0_sJ6=C;+]"/-?*I1Be]2E`d7F%e$i=bUj@Ao_ZqNAG>E2*RoeLO2#6:.BM%Xht)jkit=9DVB*d5Oqu!Ki"i$K)ul,)LB8@0(W,g@K/uq1*03+5kQW>!RYs#X8Mc!nG44H7(X+$AY9)6_GJ`Q&A+'XdZ-*".fkR\NE7)'ABuqIH?)#HO_Mu.m*V6V/#@tq#1B!&ck%nPc]=X*dh'2JYP-=JOQYUYLLSdhu:O5O"G>(^fht`)3l4OD1At?=R(7"QQ*CEau.Vfi-ZHXu#ZjUd:BjZ>$pR8^,9`45AadSN,<MYh_[&S;Y-=:XN4!)Q@;[^lT-fg@J0@\Q3<n,VHjd+bC#_Sc$.ErZ8?['NoI_nt#JQaL=!3!Lu_+&*,5QiMm=1m(5SZ8\Ga_+b!>t/6+r1!,:)8[!cjgX,PqnU97%e`rReRoUs2DdUKBQO0]Pai9R6E,=[S/oOf$75[KEFj!9=Z'1*oR_*3NTADp9,\MBD%F1RQ*l-qgle].)D\Cqk7RS4C$aZ?6LuMG;i[7mk*3a&N1u3:JoXC<2RE125;YEBUo%()Ss;`VL:Fb'J@"$31a&lnTcmu%n52SFn?Tm$LV;V6"*S*kFEB>[J$5lPU?2qjIb5$G5&>uV8U[\B/Lr=R]NSH@!S1[P5X5;i2i"1O5,8UBkND"q1jWl4V54b9&JDbXZ:a`e`&59e::_GF2"`.iBU^`-DH]-GrQ;sQBmc(F;,^=brbEY4]-iRDSX$QO?*gMKHt!q]bQe5O;jU]SmVlQ[_)Q"1fN?bPQrQcX#e17l_7@>^hl@3FNlWg_b::pH8uf%4a=aNFRoE?e]27=#YB:tPf\H&_auZgRO[_UQX,r<(=t^uKe*p.`/[-b%W4]3dA4+Tp^),_!D/TEC@EU+_0]1CX_Q$ee8[k2dOctq9d=1tGTg;4).0'g:E)JZL8U+u8H3*)Xd!V17r*Jam[R"l/FcDAp`K`IFjBAnm'3d:"OQPA%9f1btLc9.>G'.)CGAK2-A`d>%V[9f(2"hm`Ve0(3SWMuMfB@3A?e>O`T6\T=Mqtt&0%bh&kJNUFG?sGX8AfX6#)kkhfWNL=]17A1!CLG10REc&=p7inY?,^tT6mq-`+cC5*Xs'd*1'.dQ$;;Uh4dW(gC@YeQ1Th/WOYLOZ)4\?dQctB3.0R?a8d6W*PGAV/dGXl1T(/DmaRBcc[VY<%;EQSG-<cI>pDlfr%S;G&_jZWg7nE'"ma+^;D<V7O.+F.fbRg8YK78Jbl.Nog#,(O^Y#@b?9H'58$"fu^@6FVRP2E-\+HOt5S@maL>oi2eHTi=oYVQ)5?0]ss*V"+7pA$2k*494`Pld=GfOZ\>goioE5pifWMuljp@dE@_^G6)'\9X$SC/BDEcNp[e)ofTi/@b6+_-Tn,QaRIT:[2nJ5u^;V>`I16>6qS$#!:gGm*P&"P=+8Mi!:A#]OrH]SH:Eq]<p$cnUS(GOL:l0("W7n'Y%^k!ConPe8Gh*!W#mrT^]=*A>j<dL8[.#Fb,4r8O_6d%!c[&nHs7@IrG,,:0AjdQjq;Mp!bXU>\<2[)o,u%V`ls`RVBbT/D<iJEB-8Kb,Ua^N@:Zf>4@YAuW@,1B?,;-.TDMC]ZgbBD1#(1HRl,`*&nP@<ObZC&d4A2M$D4&Jm%qT.h7)hOJU(*,X]_n'V2+SmkkZ0QG;ol[`\Bk!*r>Y,WcqrS)u*ICJ?5%fsVr#u2CeeJbRoY/i,I)"%6Y)FF%t%u4JuJEBI7:<>HHXPZ'Q2"\H6YPOiK2;Pl1B04PS@qqb6IN:(Rp>p'J`*0<@G*63Y1GZWt\$YG&FfHO$eHVfVC&[-%J0VQsEEU9LCj\d.6,AZ.^%09?S\js_Un#lB2lX\aRa,5V:D.)uE.H]]-UF9bcg@2T\hX1<Z/.t,nKcf@Qf5U$%i;EQPJ52%8p[`'X;S!0cjjK]S/%'SJePWQ"\/<fDFsGRfBM'`24$kmoEP)[Am^;D(K=1?T6TpJq/,$!D"*<Oml)MA2]Y%gU297aaL:iei88H=F2_>jX7&AZ[&UQ`n6_V\0Z_#Di&^2gGNs<n'$UHDQBmip"]n`*;L5bTIIO>;6Z$XU9Lm;-^@3/OJ/s811c.&aHp6d=.kLqk_HoJiHr:aOGW[,AUIUAqmhF"XT-baWEsP&t61C)UiBUp]2k172#$^*Ij#d&6]+!&6YBI)oqOq%\^qMJ)=UPJ9V+#auW'7_oAMnTT=P/b'4!)N4HgDT="]mQM`=Y"g\nV[Z!E]$OdjB1<\^)u4E4t5-XaJ?*r_auCL$e/L]Z;2brB2N?VZtL10V-R<^:G9Tf0_;O]h8GID:im\/!c.M_]aN//Utus/]Sl!7=F)>IE9G%8'IiWhqYGi]bfKKR;J%;`bHObn,'!D^NrFP34Q``O]DI].5N#)6^jWR[OeP[$d1$fF&\c,%tIT+Fi+uN%i7cMrg2?+Rs#A#/inXG$Bh5QkBjc[j[etQX,5sDFhO2'<sJVsR8m3(S=Bg:3G_Xra*Gtl&\E.SBtiO%U._:).GKOh>`.nA@V%oF;BR?<A$tg;DgW$S=i5IK1u%LADpTl]DZ&Odp)e3hBQCd&S[VpJ_f=cIa(:TR2*%JW3UaU<i*b+RbD+"a3@0pqZoghFd<fU#>lkD("kTkic?>%OYp+%h-'rHTE9VPb>CG)&`b1V`jd*Wp?L?Rnl4l1!5\E+P'1EQT(Z!_ccV<%gS-(T,C=1ME8/W>BUr,3fBY,0qP`d*WSMV'BpUWE32`ETO'bRu.RKH%8grLe^`Pm]1\uESBqqekg0#3h%*4F5YD>NU8H19TtUSk";SJMMciFbPH"RX`p/`JUBTAJG]Uba8M:gI@t2?:NsLFiRYTHi:ZZ9e)1O'arDb=Td+S5$`Xd&(a,:3m/[)e'H[=4Gd5p#-BRJ%-k1c2F"o<C^=>F+KkAZ@p-Tqm7MdYN3@]\ct-aSVKZ=XH,B)56<rq9(T9g,4L0hJu_YY_3Hk']9/]b?h?Gd5hWLDTM"Xb11).tH'`-Xj+`(rn<[3ko8YjCG6o/oK^ZN0f!)ma,u,^/o`95p5Y2?4_T(-;I)tI`:%HonJCFSJ:%nZdjsT9-2%lAHGkCi0ICKiEAepN;9ToSX3uq&ZC6Tsf4"PB?ZVE@08U@/K;@<9%I/mK?Bb'i^d>cscUuWNBnSVb_k?Yc87nW.'F4NV8`10^RYTNeBdCeu#P+,BGRZS4o)qrfj:5\?i%A#Q(+1ap6V`CQZo]C,qhl"m(r25H+gC]X`lkZrG6J3D*#]AVc/$D$tDY=kakhV6\lrpJ[?LblsHASqPI%T'XR^r\O3MR+H\$6lu`O0rR@^5L@Mkp7K(,R@N?^@M`ME<Jp<nX1_O3&rM"i)Q<D:WFEc<Pd8<G.>]"![@.8QiI-ZYQV>*N88`ira;<_o'G6AG@2Y6;4u*^H]N#dMte0H?'u8V#Bm+*Zc>q3LsOgq#T4UEPOpH=1t?&!heo<i6];1fOTTri9*:7IGn0eHm(XWCR<%o>@a\[+>fM1,St=TnHemqgO[+)da,*0Rd1/8%5.+u<]Ho@PF<$=qOhnA/?G=T^:]<bi4Ps%=1eY'r157(ZfCfgeD5gWnsX6@PL=ifk"JdAnEcm(-VlKj/(9A+F4ikHlb$n'o:OZTo6iNJA4Ct\c*))CB=%kVrqh?*N(H+uLjcK=pVL]C[hE:/cY;:3p#0'&q`]!GeRU./;,s`e?i7/"k2"tCH_br-,XM$5\,*7/onpl:0<JQ'_guW,EjGqo(LF"Ldq;APM;(Z:=\6&#[sImb$b<+C,16h@Wp@_?A^U.VVI<;`Dnbp'.B^qUk3T[_#+fgOdX9H%/SZ9Rqdepfq-R=#p?I^mU]8:SrQk6%NE">QI@[Cbln>s?juV&]Ngj<.$cltQPi&.ngA)5I%&pkdS:.j9Q9>8nX>?1'h\YGHp+&AbNCYYB.B`$P8U]M4c0Dlda3[fEC^jfm<F2e$H?`1%q+C2%=0YC!02h5Q?>\[6PDeQ(Pr85gA^qG())7%2&*TQSF.b#UY5u8N<_5'Pi!,/2GbieG3]^G4F6]5b7ZsW%E4iMjDJEpTR@+?qY$sb0AS$%.[^3;]a.IXD!LiI)Uu#]L/mL1T6-;Psm*'N+-@Us,/,P]m(,XpG^=el1Y*?!hQn>>5=ISOZ-])O9&khhdZDt`M1dBjF2[>eL(0A.!7WUU@DrII'Ra2]DjuXUnqV)_:RSZgEq6p6p1F<3"(bL,'\nc21$H-Ym(MLNUP30\As$QH,Ynfn%Aa[t*-K[-AMERZ16lqm<I+E-56T;>j1:=nT5+Bd(_c^q6+UOSN,CFjb(<s&V)9B"lbBAd"PiuhRE.eX#g4uI\59RW&7\=f6"IV\)Pr6If4U+.,.NfVgbWKB$7QcO$^-`+Rf`?!cU^ra>#M-'4KFiLU;Rk%6e`cWL-s\$c4,"<9%jX>&1]VFkE5qGtgXAne7H\#&DB7eHc5#nu7C+]r)o925\H3<CCZ67p:*)HF@Gfqih.R:%E,FW@@ZE'F"u5_QP4AU8aZ-dB39JM[C%<clbH89!a=&[?X<h_o"kSHdr%G^c`?bU:cn^:SG<@s)Y/M!7!jIi9rJKSd@0$@&^HfEm&*S6Eb@.<I;gi`Vb2HGV:q!g@FM&Qk8sa_KD$j<E<e//`U*@`n]%4HDJH9QfCM%F#/K-SJa#&Pci7)k=h9!bF&r6C8X%o9kmi]baKB<E[/F`b=NDk`bC?cbZ'5-CbDGB)Ijn.MOdL32Uek)XHr)3$9#FmLlUXf!>ls6&,@4?/^aR`bg4et7.ruTEVhtVBf\a"'!=Dq%_=oIaeI!3[j?50_7XbC[GQ0*QZ*.Q/G^@@%M;P!r<5TW+uWIK<;1;BQ\]V]"+F#GCf=ri"uhE$P<;uQ9u%G?aun,@&ro2Y-5h+O1Yi,(dOA[buPH,n@*bT,L=Lo15Jdt6n6J%g,lSSW].+^C%UFD(h>a,(n/oeA2?f3le]Mmi6a,N12`V7/YDWX\s>+J\/<^U0B=='o0QQ]@o.=4L0:K>VTpQO%R1!EoY;Ra^ZUJ%kBk:5&U6Q1N-j1@ZDD:-*,FC6'EUhj3)grO:<aC>Ae-eB$V?YK](C"d)N-'A04M]D>QPQ+A-`'lUe!iF,i'6%),\)J-rqX3$[RGNs4D8E@aVCh\6TZIh2\Go2bW`EQ/*[]#A7),=_^CHpX-7c6f`^$<05:I3P3Fs[0T<iYN;oN8<VqYJnNE;1BQ<N`[70hLQPJnpp#?(FK,l=*\HJhQKXm1&!NO+@Cb',)%1p%19:\@=N`Sf8Ufdk5Y8rfeEsLS$j$:8'\-%hSg*NfK.FCk-SLI&/gUT_SVo%,)IQ12L#pf)T.NW(RnS:Dgfq`oMm[c>%guZW(3:Lj*S"?sS#0OQ6qu&G#NXU:6>WZL/R!q%Cm+s+][nh'N"s7\M9E&!C4*?ala#kg]Rj'nEVPT1/@B)Y3bHgI@AunqS6;q]44Bo+(`Re0:'#hZ];3SG)?2L0V)Fit=Q?Ne>27njrcL9,=4(7E&97+4(%1Uj;^dO#MNu8QLX.AaJ=0k:*RQ2a:Bl,;p\l9A#NS4t5h3QOOnOdgEpT9$ASWpc=)(^9ph/^=,\_PmZo'0<M6s%SI0Pld+)-Vh\6B,DEkad[R/e\TZZFQ-LPPZ!#%K7@!Drj:V(R:R[Kk/5k?%:APf#.r,r,Z2n'[M>h7nIWPcs4"Deo#`eJ8c[kQ]T!@iOF2_@-*5g`J>(2l4=;j+Z'21PG^raZ3l_R6\*-E^T_c+[enG'o@`+9_O@b6))p8CP642;;TW*ao^Gi_ajO6QPG`Ii9F6bDjmMdpGnq8VOCZJcUdoD*90dW</#p8^F6EsX4r]C==%rYlpPrqW-i">O%N\Y]5f9Niu1"Bk[^54$K`'K^GK=1Yb36:(a]:10F2b0&p7Y@+=XLk4]=eBH-1$N5R.!rCu&H?qVgVscpH:Q>ec!oUA?k-QYqbKGglS.Zq'LhIhH(^O>tK7iD>G;D%]iaVJ>^pUs,+<,jkP*-I!7ZU^\Noche*pnT'5um98h;G*LkEfbH#p7UQCE5s<%=dK4%\8Vd>[?ZbR\*PY%c=ruo09s&:*M*#I<C27`e+dP:3/]BH-l,WoB%6c?Z76>"<#)56"lie;H[=1pYHcd&^>6>OrgN4>$U%%pMS6$XS8jZ)pdm%k]K_s86p%<.5Vci^Y46q%PabA*-Va"[Q[r78;>*E4,/QPS)<lcK/i0*4kZ[p1e6H-NQrh-.(Q;30.fDhXNDhQ/!t`cm`TCsON@1jS=j^thq/3o%:2qM)=)[@E")+<'B,&8*Rh<`@h0J@E/pH8cC3ZhMXA"RhX;Alm)+!/iX%\&<tU5dbmeEcNVsha;h:rl5q0DfnU(4T^NkeKG+`pR6`s-kEb'J>\6$H#FF&A+Wj5nYpgRbe3uBHVlHV;1/iP7)-F;>g3+_)Xiu+aHmQ3q#Q0$Y!6181Lmsj\<'9l2g24D3)b(K]C">:h?3)G,=Pl]c,hQG,#WR>FMlK3G2Aq#T1.J[C$"bp?'duKp&PFu73DY@(97ru,Gm+:c\dRC`S>-Hhh=;eQ>2Y)L8*m29HkK)nc/BC3ed?k3o6A*$ZM^ncU>P]`7fCnR?iF2>Z2T8n<[QhK@*N\63rmiE=pt9S<)Yib*T(1[Bg!IAoDW(E[Ap*>Aq]DlFhmu.@FE;MEMiWqFaiVZJb6(FjlV1`]-Al;HBF(b_C2.L4IQi.rG67pL3hd(tZ\*l4*7!U77"-uZ!bWK2_CkTngVM@:EC<=-\@B<i='&HG4.H[@IDB_s:_7GoUVK7kp%>GgXG!X\[C,DCkdepar.&ag<++K-:8Cg)Q=k60I8$Mq<t)V%0-AOQ^*Js1F^Os3V]S7VLTue3gM7hVmt?gBP^0GjpoP'SidN]W-E49=$C<uUHcRfVr8R]'NEF,_B]*u"Zu;1Gl%3_!SO1.1J)e$^)7!nAG$1]eKa=JMRsMntZp203"^B&1]mXDs!$WM+#dG1V=@K(T[e,>7+()=dkoj/Ai!',TpfmG'H&e>OBTY>HF89;eC`IZB:AC(,DU"jkbg3nU_e$^XSoG,'HbsauI:m-*JG$Xa(%sj5EQ.3p>D,^m"uKUZ_GePrHdY<u[GYR`CaUUpZDO[68rWi%FoF8?M.DL>Nu^nN!0eH2hcm:N^5ta-D=%FG/GRp1@K*YMDXn/*!5%#9PrI9p$G6&KQpVjL\QUNr`Kk;A6d,]Z%[m,>MBGU^2LU#lRMNSdI6^jBlh[++[H]61;pco?7=V7hk[1mmVQc"2C%_$2p.5K%B-irI8,h<*XVUV;^b.1BZ>%QlZDdYC-rd!A5dB\JKnKAY2kn_QGL:GMoP&:OHICbm)M`d(=Jq]"]@.R_Mh"R#[n4N#Ld7FCk2tf6)Zf0pnMJr":fC9pTKd:>bcOC_r'8^LloW:U\ABD4)--OCp\n2DZ0u?E2hs'G0+Zl/#,#2%%=:?1\=1!R,"e:L)B=!`rCL'_QWUe(49B@jd*)bk`'/*78+n*SpA$JL"X4r9-/[rcj9KfQdhI:>S0"tkSKY5.]auL\3'9e"TNHm'RcLl\j?snl4oYt*rZ;K+E;Rt24Ysr)TaTH./@?4:Ung7SQ?j79"oX$;R+?Y3]9MFu;+KKf\)KFJc/kMddT*:C(MGF]C`;#go?S%f-dZaSY_iSf"ieR%!:ImDJ9.QaP1=cUKE'/;A;o[1:u:rJoh2:Yh6m(6h\g]aAg7+6E&[bp+jEk4<o'D1ZDE&7k$8_c93qZ%"2R)$H"1;mJqJ[Z!^UgG0l..($NoS*LTDPLP!'u5;(,I9o?L?3Uq(s'$e.-U:.e+c5eNhcU8Y"=.4NBph7\Fhf12:)rY6U$;(,I9o?L>HV7D'(coc[o)]R7mX4"JRGJ%i9Bo`$+KJZ2m=<YpN=$;o41f,QjL?BSP8"-4P"a,L\#B%/5A<oAHR\P27KJ\0c)U6f`k.Q5SM)9\l.6crgB`:bBRYSi<@;2kldkq)S!_`.`D:!\+IYYJX/uu-E"%q]DBR\WME]Z+=82tX^4'\@>JT\0^9`tgr05:67f@OB;$@aimT`r[a#SONRIJ`]pF:$rKI6M42MQ6V6?*oH5?'*Fe2o"Mm2SdC9?!kpVX1?qA5u5PT`bh&8KG9l1`iVGm4It/8_X,nAC-&"u9=g(FaW8.D@<'_0%U1.:YA*P4]^s0hBP_n+M*Rd6,qW%9ZMgS1?uJ>_&_$srI@q>]'$Ms*hu7Zr!G7a'fB6(5ZqTkNh++Q!iI4s&gs>I,4hIArb\Sosl'c`P=1]gCkuug2f===tOd_^_8b8>:2gA]DHruTcVr-$H5fo8alb.[:qk=&Zn<eimh;U8H3`o6V&Ljrm%t3Km;qm\Y)I78*:oJk8M_nJl=m[+k8.ar]<E02T,c+:JAS$6U+?+>ng'9,N:=nZ-<j_YLg'<M*aJ#kY^&T_Sq^I?mFpo=#a8ZTRe?7qK<s5s%_DQ-<077>3<gJR(@"HMDb!I:PbX:5(EoAeK=^;ODPRL.*m#12-blci/McPU:#/s0(k"t_C8kK^/i]SMu>dPTr/AI863N?_,R9H4iDeT#tj;jq]St6E]<C@r(St2G>'=LKUkG'ue>pC"R\idIX?d$sqY.p\Q1rqc<kKM.DnbZHm>+1S9_$TqV4mGs56`h0O4bkqSRJd`\W0_lumM6NP6.8\!oA\chLe*#Epnp3T(GWNr_;"7$7\F9Yqt-:>`^cPJi(&/5'cd\d$(PuARR>VXb38)jm1T6KYP/d"-0i]0<LaPSl8aI5]_%nfir-Op1Ya5PqZN8e]?AC@.=L+f^;C`d5\J]QJO`D3b-/;[nZ`G.Im;mE*B'>.M&bI>Db][J!)%Du_'/I\Yd4iXi8d*u:Y/]Ef3D\?i7Sh2!C>%&:WLW!<.u,MeA6W(6pu9KIQmPh:Y5[0(Z5d_8\Y3.-c'RSeTN^[/==*T3.R$(:Ja1I)D\qKkGrN@(%gM^SqeKm1oFhfU&\2sU7q]-da?IimQPuj0tCS&m[NOGOO:s7R`sb]"R[\&N!]nG'OsS^pGSX*DD?hiGh(()n(?8p?k%7FTF/I^I*]pVM2R:5pUnM&If6A8KL(*ZJYUjIT[EF6d='Md56q/_pYRkB\Um"_Sep@7!mN%Z-Z"A$Y+?H#,C@$,:H(+1dFU/XNtk3`Vdn+A"d`g)N>?TIPJ#NkFoe4U4Y2bZOpVO'6p78PDp-;GdaHQqK7dHXei:YB=eia?f3o+D,7^rlgPeub7A3lj$H=-Nf8cf52>YuPk#GKT?UI.HTEpC#_aK'!r]oc]9UW)fY6/tj:G>$unGVb.Eu/0=0^[)mM'mIB3jB'HOuZ6!^AGOkgD=,J\BeQ;H!#Q6`(,iX^VPfIa2\u3(5`O%aC@h99SC)SSBIGl@2<;M%N9c1q"i\^BE,gu+M+1D:[_D1A]"PDmk)H7j?sE!ia)c*,5$E%Q@spETV*ESpN$h\+1]G)mH?LTL@^b>b5lCV'@oq!H^mjHV:flJ]7u>iML*t4mlM>G6"FM:C2,5#?',X$9c``PU$3C-'>rl#S3/_""FV?q%fadajnqX'VVFBq;<@#;]15[G&/9l@pC>MLhtanKMT<OTnY5n@o)J4Kn:8@X77bpWQ>k0nbKD[t1F"(fI!g>.*Anj#2S'-Ci=Z$kA+0Ik^O]E6PRInVY'nZD]Z:+k_.2jlIlKD*q"sr@JHa*,U7q^H]kGIn.Rdo[,ufuikidPI!(SDHHd6fD_!rIC".[95$8gX9LS+[\W;#)!`nPRC3]J"nrJZVk!]M+e?L.IpgL2bREH!\?Er4&2GH?5V!;k[T[K2"s!s\HY%C-Lif.Q8S>OP]q:+)R%*MI$M/eU/+2)R8N<gO;6!p.>:_E9tED&r%*H`h?!qSXTk%Y()b2LcEuQ/=irJ.FWumrF"M3dL^8lYtb)b6s1:'HSYhie-CQmQ#):.4Kg-iSiaEIXW7Ha4f8$_U?r^d_sS^(kn,M=]iJ;RB<SCpd'EFBWn;2Vb=,tF=pff7L%cl@e0>B3!t\b.NnD5_Yp0&,Ih6&h^%V;2(>aMmP`jAL^EgJgeTFVEsiX;F5n;j\25]d$V*]W0Y)acJ[)Jb\[f6`m2UFnJF>oq7ENZn+X&#C^:nK&DH9f(QIOd.*Cca@ASGmjAHdbjMFqPq-kmUK4;(@VnGq<ZCMNt7i1\VD#(_sJ'c+%ANWFcK"t7/i0%\"Y")7k(9lQ?4>6Ml0;/]_P6i_fu&<iPc3#5EUlKdXd62Z1`<U&H?bf\(S&ah%%*,)U-Y742Bn;3<kP4J59!Th[#D!aL(m@ljA91t2'NX#-&H[DO$`R$Y2Oar#a`?QcZ80AJja_t"#,asOk$Q.C-o()@'Jc]V(-RL/Aet\t6,2!NY!J=&L>&L#66SSeo$I.);_EtK0:rqC+e'^`K+:c>Cpi$qW=',W>&D^-l-QTjle>-&C<:ot_8ZrE0%.0@FPa%].*:SoeX/i(kS<c"9`aG"([0+b\VC*W7TY8;e*^hjq+:^@8N^HYE5XXR7@e*`-er5nLW2*6.U$2j5&E'.@!J:f8!]E:u/hJZO.kT*PD*)T<=p6#q`!8pCc![USU@A3?c^nlLkad8tK)u.A=]JHj)`d<@);<f<p(eQ/BQ#W4%cT>U$41jsT38<B.Nl[-X"Hc-XMo]UAcl=V'EV<d:'pQAU.LIc6oV%B(/F1b",G5bdt;QKL49t,(9IJ;FUT*@F<k6?lJ-pa'*AFI(bf@5J,o`V$lC[+^jlI'$PH(4_U;'F$Au8\(9NWIfbd_J6D74('^@n^ai;E]%8hh/,aVgjXpTP_N`Xf-7-+@+,3WP&VI9$m?LOo,p)3\HJ"ogg'FKQjmf`.1]e")t-?&:Ei#)H6B_KTsb(u(hjH\-,)<7:`$?nDLSK5V<qNO#>&Td:@'FKO\ThtcsNXo_sI_u"GR^ot$cI#e2.rBMs\^rW7?<*3NSN=U<<rUkWk1Cg=`5g*D:RP-+QrBWN:ad"bL&0+QJq3XWE9>e\_K8EqH#DWgo'6"Jm62I%SUK/D8)_=/bcq\j3r^TB$ACg?`,to%k3Q3iOeWJRog_(l0.B\>O8JFo!P)\B]0=Oh'FKO\Td4_r&9E>ZS5[A\GpOW9h/iEK3T&3;j5m?5jGjc8q@',q-km#BP0f&HRIcUZ)gD+fgfpmp:>_EMSUJo*;;puIaae`)B,H=hThm/%Udd$cL,!k[$K5+m!Se=2^"1fe_e3ZZE>ojNP98hl2\ZUQ6D:ueJEB39)\[pue=@<2&i>B9+_euuXVFS@6^jcH-km$=/HmsQ8n]9-]E>rT='$cD3IIf;?Y^LCEWg*:6D74(<;0B+c2Ej7dru6oclCh^UcAd96D763>"pjJ9ABa0DG>3AecV*H,L'(6'FKQZ^(R2$J@h\U#&0)aaeHkV:nLA7:)AkP>'\lUeTQNm'WO5%BoYOQ!0(BHJ'8lS/nNXk:WW5Cd^X[63'$9V:anXoaX27!>(S.:W]LQ%N^CjtJ@V!n^?)PJcW0enl-JJ1*U9Ce(qm["#FfEihDFEjYSK_L)o=`6q7@cu8']]r8U0I7nJa\$#r5Mi4h^LkXtkPpab5c<.$T\VfJ!A6W3c;VJhpcH,jnJNr.*b,?@Z=af+/r@/;EL'b`NF(E*Iarb!^[6SV8;LIai`ZHrjN0&U#IF3'cJ?FiC+PW,<lV3=7(m!oRCWraC4L<CXL5"O.GdADD*qK^.oKE=^u3`+@m"buqs,E\ko1F'u3+NFR`-BKcbcq?P3aO`_e;9TeHcP\^V>N^CjtrW17S%q=o)h>u@_Nbg+9:X"fZ4?L-8W%/p'N^CjZOQIsUN2m-,7k't$M_MI=O1R9o:OL$L*\!]r),u\;GPksj:KI]DBQ'>fV!3<J895J;p4P7mTk%CPR\tr;_"U4bP;.&,V)K9Yl\?d"%UU9[ScfumG>@URS'h"R)LN&RdhG59R\N]b-_ra0-0(^VY:2!$.ObcaI2$@j(1d?)b$RpZHuQ%0%Mt?tYWan*n^kA\)c]su4YVCH2nDdkHrO*c_=d&FO0NUd7[g)KZ6uG.$74_ABg0&,\.GZWD+//5\[[M9C2:b%IWQuZA]hXHq)JbQc3HQVPMVT$1(NJj6QDRo>JRF,Keu;nA5Pm='M?A6IIk&8b+.,R>Ot%l0k8k\=[HDc4OdS.=hL[2n6j7(Bf0_sdoB7J38ri]8TttFZoYYkl'&#:^@%m_;`HKOBoYO%TTJ:aP`/7Ogt_Z!E&(c@E(m[K5N?eE82JLT,qHmOEbq=>$OucO%i!&(r<R+t6HPm^jsZIQX5d!SJQ*D6?=-X%i9@&F@@kd,H+JJVd/@Igk.95fOVpsf.u+@mVpUuIDK9hI=V[5Rp>2St^KqT],t1@G'M?BqELItsO)_p[!e)'T>e[ZhTf1GPGF<6q5,^"b-qoK40WtGL%tld#Zo:%ecB&j]"Ljr'*':IlY8W*][1Lb+Kp$EfRa:cmacj_\6"k&&F75]OlKin05G7qk\:2C7aed\TJF);<2b*s8"0"X=Zll71^7Y/nB2hrkL[RZGM7e2up^]!%W*U01m?7%a@E4+GrDfUhW"q^gUJN]uT_Z!0K?A3j'"qQsBRY1;j*]rR<Cr>?l)jj?-'+ADPa?]p>s:AQ16KHV)8.V[W_*U#NRbf^^Us9ab/1f[MR"Uh%5$,/n]Nb&,]ri^UJRm)6COZG19Qfc(kDDKGpAPd%QusQ:4-^oSF4Rahbj4>Mb=`\TD4)M2!HTWKqlqSI9k"b2^C-c')CnFSDgA812"AeF_C\dG8?.%eABPXNID>oH]CF84!DjG.+oE`q:JM5igluHi2X[Inm^(1bfNYL^.V2];`9c!RhM#96obV)*JH=?Thm-O9%J\Q8"ia-'M?r11e469-ko;)Keu;n:ad#MeqGqNThm-O9%MN)RO9,]YsFhR:ad"beQkUXD@/5X.[B--!Y^W!gW?)e*1onjThm-OW`ogD5(p2M;t*T>/sYSLe^_M+b*MHK?(0'/OS1L]$ACg?:oLPIM,0MFh_;LA$3:IRW@';nF5VCjH$Pdmfcg:<Hb[`E`T8(:-km#Bl@(cPR(9b"c7Z%sLd7l4U-bC4&F/TI91heh',02sk1WqZTDBP`Etet86D:uW:(Co3I*@uDaL_enNJWKC/hR?@>hh7CR[9>+AnGY$qAD7!hDA2o5PYV,HjC4TUJN?Q$J"eN*1n(j*<1iB3[O5-gRIB(RZW^51^ACm'akH[%@*3DYY-)M3.%6?Np1&V/Uqc/*-g\f"u=4'0ulLHrK"Xm!0?F/g7c"]rg"<M'I["\QeGLWME?K!7>b<#(0X=7Ue#J!i"?;*+\!S,`8+^T]91J;^Lu\@Ze8VNTO^!X1XGsbZ[6oagpnZm4_Ni7J:N0#J:P)5]UdpMehgdKVN9TemE\o>e[BFglg*jU(DiF-Rg]'n*bjdFiR60&6:+$,hS":-p0+N4DAI,tcgH5LnBtM;B@bcu\^oUd!WiE)!WiF,`8k,!VUdf8Yh#3_cWRd-[L2;=_fi#cZSTZ`,pfCdW9D'M#?&M@Ia?3\91VVCoCI$EF#,U:J+`N*S)/QE6egMjBn+C8m56g'!<E3%!<Fdh[B5ie4,`$?B&7H3\"A,er1o7/Mo%/L).lrVfq+b*NAu`NppRW>AnGYA042G8q;TB:(BajD"9\i1[#@XZ/qSk^?b_'Qc5f`fO,m(19MAJfQHErcjT'oRs+8T2',*`#6bU.F@*[N]gEVF,/D,b$Jd<QV+G'l&$(Q9,_'!46Z%n*):f'u9Hp"<I;"hfZ>[a>hjlN>:Vh<GC,9oQB6375k"'G%/5m.cf&4$F2Zk>@iJq?;,TO[J9>$>*IDD#U+IC`[YKjIqd$JmEa.*0NPaiqs3Z_rX&Jd<QV+G'l&&"qj>N/[,im/6d/:brBgEiWI$8E[?d;GmQRTND=/6kDWe&Oaul!!S^nn5pqgJd<QV+G'kCL`h9T,)@@n#U7cgnDHTH:8);mSnW6%WKb'E!WiE)!WiGW7rn$cX9-G*d_a&dn\>,'4"9Ks8)-U8!AC%Nf0=?>Kp1(@S[<iC5X7S"5X7SmGj4kf<p(LqDu)SG2s.7;N;X:d0!6C`(DUQc-;?;jXhX2W)iI`-r-nXT0iOtZT/]b75X7S"5X<L02<BUMF2uW,A+8'5n!No-p5'lW?PN*&.PH3Hll.n/gqW[_hZjTIQnufkcHu);LJO:$I%l.AJ:N0#J.;Q'"s"3o1O$jb,HePc\f:<F@<$VTC`\dTCuO8jhJ\#ON1Pe=7SNYE5X7S"5X7Tt(d@JFJYVC'>;XLXY?=EEYE_q06"-Wh`9UW&^,'`P*'rZf!WiE)!]:=XB%YgQp3h<M\4p"!KK>1c%I*D^f<;bERIf1;6"B*A4O4'1!WiE)!\,$r3,?Z'K+#t!UQQ-<kZ\Y/a4J\V/LGYe)p\5-k_,?bc`hqMJ:N0#J1;oF0PnUbo+#U=j*sqQGPU7-dSbJha8C,3[dC:*1W;&[J:N0#J3_Ati3BUahsTP=4V,J:;Gs6*T(<WAI3X5%F/Rj@EO.q/3mXpYJ:N0#J:K\8(sY0Re(HNd2F$n7_<1YCXEC.kAV//1"9\i1"DT\ORsTh7iWl&)ZT3KO4SK=m.bIuk5X7S"TI,;t\U2t&&9guKOU@Sq4SK3[=g5GeJ:N0#5YZubbsC-:bln6WN8YGJEBG^SH-G6.lA:e%p;dIfA(ZI66cMiLXBPf1"EXg`joPTF_-k1L#9$8U3-N`CZ'4Z;d"&j/;^\^V)Z)\tQbK\kp`/u=P/VSA4*]Ok%8Rs&R;SNK[49kIEt*Vd1M,G&0iM]k65L33q%.?p+J<:r*;beb0QmAX*W$B)['oMsos_2I4ETTT]O`St(ebpL`3tWI-d>i#m'qnOMn<UuB\4=1V\A5G/Geb[U#W&LPO+D$;gqjDe!Z+qeo0<&#g.YU-SD"(G\-<hbD0'p94JG:)1I)1`0nPjaa^DLN'-=:ciaIS.YhDQ!<I$=6oiW`qc+TE-77R/I4[B2O+58)-oc24e?JIA'nd';?bL/XAp-*42^.ElG&Aqi4aQ1r#maUdcsa@9?aCdcS6YO"OB;A'%=DF!?Q41T)/(_od?tt9l,(si'S$"TisQ+ukT#3!"U)2hI\Xr9T[C)<8kNM@cX4+ib.L/!(GFNkpfM,DZ1\J;e,H*iN*o$C0XObVdu'$@G9&_"H1$_,B$Hr1GL<Upf@r?tloKAZh.-_Zs13Ls'!ZY$;.jrT`*_i=m8@P/r'g5;j/9\;+/T_oCi4:X.`L:K*Zm-45Wp;"Q1(0AE?(PoN1[tN<JdB=#eg_Lg;q$ZJ3`3-Cb?j'2%1NbH/+@hd4oY)@[hQ.lT9.BJ2%^G@Y6_V*AR9.jaUlQAec!qrqPfO!t6O8hp&e-,Na,AlS"$P7[tX^-4_SqD:^cGX^H339l+^F`o]epha`,[h/N31K5%ZIN15E4,9G.mUF+;8S&_-\MVU.9ndHo].RWt*M;(NrR;"X/m[0u[&79](T-lshp]dOR+I^UA76ocKJ7*F!!Nfd\_*hDYk[/Ns]tnnHC__GNi'?Kr:7L2!RoVF$beG32YikL1r%tac_0>!\onP,O=0T6;UGKW:XEdLZg66JQRE^LB_g1E2A,i4[gq:;LZuc\F40o\Uj(a)ORj/)urY75ICZa2Hjt8iHp3]\M)"%`jLcfkC4T9pZ_".PHLLP5fr5FKUkkp$apk6S,Q`lC@0b<mcgOJ:[+"gkU]4l\?r:G7>O.Gk8$h3ZZSMku>&5C@A"9\k-%`.9/!a5]Yr47S>qU^c+L\m.#T^j`AGQ+l_pIe*[Jj[OORFuf6\>=]S<Dl]r:>EGT!&nrqN\o7q?<rZpBCe1p:45Wk@k6NQk=ah)',MC":.*gsVd)-d^m1;^">d)_\*]a5lf/Tj-dQ):LC9@"*0EP?hYmPc&eu)Si5#LD,^16!dk`b!`Q$2SO/R\qa%`2dlL'LeG`-A"<j!KMq!R/03J%]7i7$N:(D"+Cjc.T>Ua3!&G*?Mi&8WsAn.-\p>X1P9+G89RP)#)?qU[C$edYGcF-sGochT:G4$+ZCCXVR'TN':qWUlI$QV=uWEl7J!`gqGg#PVt<Q`a`f`-]VX/T9IP[Xf1;@"Y).p[0K_*%@uD[[YOG]8iIFU]9NaI7G-WgU7bsY2$DZDA6ddl>4a[3]SL/abnW=nUF[1;cmQE0!<m7Xl&@4\8p`K(&U1>mc%Wln"I"62ekJAFBmM-pY`M*`ZgTVCb]6s:<r-!gM#B8$JXqO"9]bP_<(e#g;,I$=WACsJc<(Hf0@d<*;8se.5On#e'RQ\bZbK6jSiB_goqZN1UhrJ;UX">?G(lWMSX-55f(e\,^(5<;/riJp`YK%k5bc#_7["@dEUi+?1IT,"$?b2$bfA,\ecD&%=1GGFZ,"<N[m1%(k4Db$t%6Pc#<b5(q=7.lh39Ta,ZTN4XD]I??.O$f5K/`,hmO=iN1#An7Y3TRRl,Rc(-H[]7<;BP>lQ%]7>DsjUc5\+J9a*a9ITkaLUYuopaLb**b^Nro2_G4BU/JB$TGsdNCX,"_K]`5'Qgk%;.:u:/+BZV/[8Ob,`lL'XkQALY(&O94f_Y3cjgH!+56EN=C3O2M^N[B'QJeaJb8b&obF7M]6]uk^"&;kjfkg#rC`hN]NYVqY5W.(U$r;=;M2_!'bJNe(5\mqTMB$o*b+F1:(A=o)p(=mWs-Td\]%6]21`]3\JXl?a4LDqHSZ'JA;gcYdo:7ec;K?ndT[4Y<s[4o5/0`kVmeh/8Hr7[su2laYT1;^[M\>TYI[bNaAr+"mkl5JqDZKIMl7-PFD'Tq0+((%2q;7C&ic;po0W>a*1]j*uftfIb2ct`SJG^_\9D;:GD[Fo,#G@R>L9E?uo[>#_dOsIfj[@hIt;T.n`N.]tic?-fM7\_EqcD*:E+[acf0ip<KhFkdd<f>XA90QiA5!dKg+@70kdf&C;="N1IInj&YfUORNOiDHu]Jkd'YJ6Sg53r-R5;'__;-[ahG9kjceghhOpnep#&7hgch;qf2G(""O.iWT"CFBE]MlhnYo%_P5.n(O\Hj?m,1r95\5eo#:4qIdZba`*^,fVh31H!]K;p2&hW-SoW_Nj&U'MJnPq/mNA(*5Kq6kbmfSe66b<H)Qu[Iq#luS6$5*s0*mk(5:os8"9JW+ru?X8"U)1:RVNs/e]F'\gFlef"#]]CAfsStm'_=t,ds_#iiMs.%4?f-@!s!]fK4E%9TUTFcORsbn`*La^DWH-;s,f2+iGk93R+%S)LpJ*f%1p(HQHl2@!gOgLB1m3nC?duH1p54[_-I(h[tV6.QB=eJ(<?>S)JGs,5308Odl8<48-JN8"O.Gj6'%0/RJr-c1B/E#DLVDcK91tr_9W-JA>*:?ul>LD.8%3UtJCiNJ]"e14Fd?qi79CF2R-Wq[VJ&TZuCT\Tt57DX0N5!r%q.n_-]BoFD9e5'7XmIpKa:YOV.96s?%.b4LiP?ZRVX]/mO5WO"T;iii%0GCs*)O./7Gp-P>[f\hZhXI?Wb2__P4leNl%dsCZf@j^V-FHdIAB:$/%Im\V/jprO2?!('Jh89$/jaSo^D'bR?jY-i;d]W;KPE8a=?=&)0rk9U)(B"%+_I*>qJ+Vf=#H'$B(3.q_*aV$[s8??^dM7AY"U(D@"Ifc)BGlHB:7=:hOl^FaWFG?'#[I#V9(!j>">f,:/bnSY%<G@YEjUG8!n/YYBMH+m-8hU3FQHk`7>4cdlr:XBi2>+B3tUqNc.g(F_^EiW0(YG.mcj&8S9WJqjQ1/8n-Sh2(<X88mPm6<AuU(NpuUZ#*BS<p,;Vu4Mf1l-bXK\h:?:nUQ-kn2VC*cY5]Ff'78*HhJ=Vm><`\pa-,0p*Cb?k"oH;dk5X>2`7#p3&/6fZ.O7DbX-dNblG&jG,((djq4?.P73cjgHr4CSUfV&skens/!kGMZq3"OQHhjbcu\p23:ks,0K@^b;E0#DQK5BEFU065E#H,_M<fBkP*$k%CSVJU^Q49'L1m.WLJs4jgrp,1_:#O3rj.%E&:n[/*b2X]A0qp;V0CQ&\"cV\][5%)TfnMB>+\UO-Vj5Vi_J,@F1@+m/cIi-Nn&ekSQ$4&b"#W<J1cjBKu1Osk`(ej;B-EPamnL<gRUW6;D[SIn@?3q,lG-n7K240AqX6f;PV=LB/d#9uS9NQ3jLS&rKgX,Ihq3q#o_P11kJ*B&C&9i]5OWTR3Cr"kISlm&p=/0RK9GCGY+RjIrfN^[,LD^#0Vs>6F=!n([YOl2Ik2(RdO:#B:0h<o>:t$Q>>X1R4O\i=-"e,l*e2.Fh(D%.&,l"UZP2B@>^2DEPBsYc<\UZq>K4&a$!J)_00KWu;:q;*A%>8,1!<E3%!J,_^Wkda]SZroG/g)8Z+<XL%!B*/j]9@To%#o(`i"c+c3P/;re#!VI0O<kP'bCof&.fCL`P`jQN14tHZ(66o*0"c@=BOc-ZH(J"kmpEVKD0M\@0$B0!<E4PMASC'k."QX9H@>`LAY2mJhigJhfEgYquZ8er*EL9qpPS@kNP+H!WiE)!WiEQ(cZ-q01OjSoPX"9E%s:1(WNt:bn3Q?9!Yb.@Uip:GYPp3rquOo'*]>uep3hj"9\i1"9]DUCcH5&e0u3(>2/h"&K2RVR@+@k>a`i091r]_-R9tI\63&4F?XQjd;\rXJYVDFU=X\Q"U"r2"9e_a(cHgIXRac&V]<A'rDqkJ%PDDSio4@#_\cHeo*5dI'GM6,-74J#K\WljDroU5Z<OB+)nn2"0kl`c*+89gf`D3V!WiE)g;cI23<ms0/7-fO`3-dr?jfW>omq[F@.V%D4;d,$LD]T]o8JWeLkl=TDss/ra"6&][.%jIlL_`G>mKC/4ni<4j1sd."U"r2"9\k7#*A;iX1_<^F?]0gU:G20/'eaMXS-mbHG];L91r2i!iJ05%eDeC3>md*p[2<;/$!IJgWf(3=h+.>l.l<M6U(SP!<E3%!A3>d@m>%dralZ#Y?GbPH1Ro&Rp/-C5[n1H%.fXF&kO[*hf0\:-7'rA#7#n.*??0fmHnb-D/\=GD'OW<,)@@n#U3qFJ:^)*G'8$OAPbB<mY$7HS=CRaokt`T4XDC#.Okeln)<6aio8tUhuHsDT-B(6Jd<QV+G(@1Vd5CoZa7!M]=YhmIq3)#EcQ2<DD%mc_1Mt2WE_aQV5:#BKn\45fr:sM:]R5bUN(V`$fN:c+G'kCL`h:M!bYh90SgQf$q!*,.glIh]=W)5<tIEe+`^FW;1<tC/dp>VL`h9T,)@@nejE2-:0q6JkSU,>H2M(Qm$6$\6E(57L`h9T,)Dnen=V<p(5[qlJd<QV+G'kCL`h9T,)@@n#W3mg'_j"dm#AS8-R*8&<75<.Ig%$Z^5oq9+>r=U@<&BO>EB-jd84pL2)XQ+9_-U;[)m[+mhGdrKI9NP]XKRPk?N!ub2_&\?=A)!p9CQC$\e)R$&D:O4sF]e6H5>XI#l=Mb5A!di.U>QJIPD"oiu>m@EGVtZRo5&&bn:mRE^<m%O4YqgUi-JMb[D^;Hi^[<?I<kD3C?13%`lei'37_XFmM*kOXVK+0,_(b<4kurVBOok;PI3rq6!?\X"aghC8GnpuV4^9hn&/qn;&&eMAr?kT_U<0<?WUab`Xh_]eZ+F1r[HfoK9NZV]g<nfJ+XpIFO\X6_/NHb<kI=#V7><)1/W'g#oKI]uo'HY3H;k\"AYDHF.C<iNn^WO@pg8"aIh2FF66;Tinf3phcnI!r>4GROOR_pSbn<N5_oI':?\+h")HNk'<si;2:?Vb_LDr.fh-E7jQ[PA[Q`L:%LcR[@G!ouJKPi'D'j_IE,P`q-<]n%(aKq/,jFDjFV)c?mT]%3u9=9E2K'jOLrkZRsaq"Z?aKT2YTZ\FLOh/C*aC)0.==mF]VZ3p_lF\W,ZAojq$>Xe`Eudei?-&_9Nr2a4X)f%NAbUh!O^XJYVI2Gq0\P2;Y5R&ek``8"1_OQkcBoDc1tZMm=mq%fsScA^(E=rd54a=X,bHB-H!qdVohP'ctN#JE=i\0nH97]FLA8d'h(6Ju2P<*$=W&u92H,O(C*2V1=N#K0AajE?9FPjL*^X`h7)f@T(ufDVs-lmQSR7;BD6i4fXVJCZdiH5q_XG4G2rhm_Dd4""U.<o/_.OuA[4\+n80C0d]:U)iN;d=%)NcN8f].R6EfP(.W.gar)oOSGFuWP89($iFI'R0Ihal``<_&2L%a[0_>S[fPZgFjAFNo2:4#)WEU/."-GCg>j`3I7A:2-U9g>qAacPg>aWQoTtU68P<tpY8rjBYEt\qQ<I=:HE/(7poDhD2sGF7[*(g??mWL8LrtpJ8[HZ>X6n>?953r+]!5C\2K_+o6ju+G<OUbP]%(Yb@rR4Y!ZEnr7(.lj0=qeJ[HkQZqG4*_"EXf(!2u$4cC%i>1qK$&UQSq'T5rplE;^Yd)d7-kO'\nai<9/?:oK(bGGb@W2od8<8SXR9_cfo<Nh:/bl\X5:U"'G^Y>IQ-^r.15q9\NEVJ01.&#4ZbPf%)6qYrWh?e;71ZdbME)1+O2\`&rSQ[QfDaq5P/PWJ5pK$u-b?VY.-s7;"tb25+CDQ$8L`TKdub_aRfqKU6\7T,kRP!b`Z+of:KJ/)0eOgMu#C9i]es4hqK0g[ZAq`+FYB>'UG'+\rp1[UFa>CeLn<$Kl!Eh_rRg.o/d7gl^RTERS!2r4E+-J't9Oi**82354ZjTW/IZsRYJ;a$oH`[i7*$j^1dq?CR7O77?$MNZLo&_J6`DWu/U4tX7/1_m-kk+O5`\sFK.q'[q/DJ@&l1jLK#b]+0jn2L5iYiE*`N,^c5jXrcGK8W]A""B=h#U%/f%e@C0U<Mcr9L$q.FPK,E%LDp[;afCHVBOC/MpfWnUqUK<ATrs*&[o6lL($7Mn!%&jl/I`8dMJgW2iXY0:.f$"8/@>Pe[c]q?3_cd?`F&cl#)Z+/PI(28NPoWFl#VVYD([55n>h1Z1;asQK]]pl"9j+gqC$@m]GA'%W&)//.#tj:um@uT"XOK3^#8e>ll5R`QULdn4q_DWIi7r.KO'Hci)g(!o$0kDHH"QSD84qd/VA"rk79fb%.T(%Y:XJDRRA=jR)=#FEQQ7SEaqYo28qZ)ql0p<G(iS&h0SPHKthK0)l`R`>aT/e,lVJU]R#EgIuU;H49^uo8:*apf&P7'/jFKEgu,(:T55BckRg^Iqu6c041681(3?Mi>:Re^-4nKDad=,f#]g0(q_c5^7c^CLu(3;GpGsQGu@Kg=mfu-P$P0=D*JIYBVG'k>'JbkG/C"i<5Ng$2Wl,n_ID+8]>*sccGF=e!YE^*ct2&n*,rg-?G\i7,Ac$n#u8=?:VXG;N5c-&Nok0-IJKGe?4hSn$O]tE+>kb!5-X(_o;9A9W3H=oI:mTF54HOUe/5@1.guC@KQAL.Xh*t^erEe7(hpbb5W[t#ff84Le_<@@RkqW<mO-gDQ&L.TYJ2'6F$ZQSm?E?4PYV!HT(aMF'JbP9>blI$TsrfL2n%Ng/[UhHLJ,?1P&#[A]=l_SJ5g0P2#'0Z'pM0"l77_'k$)P:gJ;Vil$P1M&qo5>lh'd`(d5@mk&LX5fbXBd\Cc%i[+SII"aEYWNMLB(V^h?WU$qaP3]Ll2`(i*i(@:sXeA-lIpN_/C6nE\3L4CW&I=K`mn!;@@2N"*,&Ah#\GKkP>I!X5LOV#A2Nrl-4W(Y09K"GQ(Ua^?c^;hT*h!o=Ug$(S-]hOIiWoip%[k3#4,US7c:SALs\`b7b?8&e@Q)>X$NjJOF:C5:ET8@YA>Uk.EI=$\S*EFkQAR#J*O1nT5k'muh:,/N9M7Jd\Ugt3/,NKC7QDWH1^KRqJoNm:u7qR9AAW^QkEK@3u+0?j&5A@Np`.mnmCTA!dDLDDePZo^7V\7T+_M?1.i_iBulkL/,Lk&_Z$V=UfIniVXVbCD'Q""fJ.))C`)S\HTC"_c+g+Rg`Vf*;.a3VQj?hV!ZeTeE.o4J;AMEMG;?M%tM&T,KmmONM?R/#Ff]c+S-0YFYuF+HiThF;4Pl(pHBD3L.s']oC6<&&C,\,BKYHHKQuH&W!-k)7\HQG+s2ie!F+e)W8-,i\;rcOMVr/ClSG,CmBj3^I,gd3-@3)^XeuWT8W[o)P38$JQOUl:kc&WYsLD9f<T9K6*7J-(bmGo#Am?#I,IhFd$.g9m6/%4(rZIh(G.Mhb,cLdVK;s`)SRFHTUX=ZTYokHLE6o2b`[_c8%E:9pF3idIR/E]4l;X0+1&mQeeM^!o3Rr&Lei&RV##8X<$TUB7m?k4\#7#c:0`l533bkMMmBiVuEA_pUYi'f_em(K$D1W/YKF!ZT1?_bcPZP9mRe:'PoDk88pJrnS=VU&>Pm#HpW-I`HX0s[hERaA"d<%ki`"GR=`]ZR9W$d#8s!IBqNWTS<KOK9B51@K1p!s)T#fVg>Y9S=ui(]AFnsA@bBpffn;=;?4J7h)CBa3Fjap#.'d>&&MCT-)-`jGg?!\(Xtl_1]L&L)8nJY%`U/g]!_)nT1pK(/73[IfBs>:\Cs??qR^CjNH@EK=e?.gjU@P0t;Z;rp=sZlHRsTq7Jk/CKWj"MK<3Z2)#6gTP7[P^43BriX4N\"IhXaQs?uplh6G_fhZ&oASi+sGPm3UDtL4chCKhi)\Gu7G$654CDTL1UZFIid7SYO-H*qpqPA?r_W+!ATT':%4_"ga"Hm#e07OnF,TLphlTjj4@ApPr('=V_]sXWu5uo!3X*$Wdg_5L_S]:-.d-6ITX'hV1Q]^$U1X)EqLi84pj@5:N/j$:6dJ2p:giMDYT4[(H*3_<,(?1JrScC^t%20B?c^k0Fm/fc4#9(J&L'a7lf/9>T`l<J3,s(D[c9Z["s'VdT*7%Y\a@($2XEk(032FNESuV<_rj!Grm,]gH;i0Xm>#]\u?E/S!KH`i$do6qA+]BF[2%JB#0o&$3.9^R!Q7frdYM\=Ls8YBOUMjqZdY5$L@G>pKTO9C6q'fVf0&*R@1JTEBR\9T%&i.=f`><EMbhI42E^UcN6hRr$r/Ms<KXB+JYXNG@>D*5Ub=:C@LfO,8^<>&;In*/t@nIr-[%)u;+_7OZh#2g\(870N$%jC+UDhl]gS2;KfHeinE4GNt]m>L[1A7p._'.!=?AY$K<Xdg.l2"mqV^q-VVg:9r:B0pea:gIB^jf1<Ic7N9;&@CH"(S+Q/%GIDY-i`iY[r)2e:`7M,8ar]LU3<<(YAkVm8f]TYs6GOE!)K3blFe/WO/+RR8?(kHT*:]^mTfc1-/N#t1_Ue<oZYd2,-;U_Aq!4slLNPY\or5uWDLH)7UlGq3aJ0?9=cM^`Q*YaLKZ.H+3S2ERrdsuX=r]`l)+jjIja9_`DXh0.V$6'a9dtLXm]+V4WhO9hQAe-!Z?8+ii(Z)gWO"SljS<XjS"7t8gGSr;SJE&,?e1ptZX2@Z!P#gCg$SP9=^?:U>_-k@R%G2ImE]SEpVe/+WjFhTZt,JV[,dP&G,P%W/Nj_(SBY7l6^ZI_VpPif^4uQe#,T^&Enj2,eGl9*&WnN=(J;@OagUg>;CO_\6np_4U-ZGEG"I0nHCAP%V7+KGFhd`RB5!7;Y_8=d2)(3V_>BWs*fqrD`bFGOmBjnR[eWG6T:2\2-U[R33U-d]@#bC"A\>Z[<J*^DU&4cL,jf]O6Iq0h-tEVc+4]nZ^%<6;XK/=WU/&H_9lW?],q7;GF674FVRc>gS\-lOOcRECEITDcSYg`Pf9lQlU)MZ()R=Z8Ec"O)_XuO1\ZsV$(V*e"n)uuaQd8E)IJrVfUm&WJk$+k8J=CA@1iD%/V,p+UNX)70iFPMcW[VR,4EWQ;3$!0n*+OTq<4%(@=4>A=kBM<$I#%4hjFh%b+kai^-=YRpp;u64O8OQJUO/hiA/e0:6Bi_)-dacO51B#qGgam7GE6E6/9,7K/b/qZ[kK>82^<hF1eW0ZLnqj3[pq@0*lt+_Bd\%ID7L=Z$>L]Q+(4EY#G3Xk\8J0#O9.>4`7TI>'<sPQG*.'cRVtX74+tBqp+sI:N+KXBAH"l\+=[u?+-o(nc;-@:d>chj3103?bSQdP3),*VF+tIdX`BN/fi^.]fZV!BnG16J(+k-H^O[F%*0l7bOBo_t)<cIH\baqubo8-G*%RjEN?skXN/*#'H#`L@oM;Tq._[>L2(PNRNqC]mO-(3Ur^Q`XQuM5>W(5s3'AO)0+=r0EHK27%8;A%prSNX_hE+aY:Q*Kj)&"%]QFrE\(F\aR6qP8n62t]1[Ci"inK%-G-P*m#OZ$EK9"g;/\gOOZeBr:p+SO9$D3&di9d!ZUXcDp>ZF/7tIL?E*BXZO0BRO^OMA'q?&YKGp*]2WK%iNYm7X]I@"9Kk$_hNZKN2Ot`[FS"B/En19peZlHIRi$YI#APQ(1'W]%Lco=^>p)'2^<"]e>s)0dF.K,Z9EQ)a]krqZkQXT!V?gud#8h_50PN/Cb_3&lE_s(`-dh$[&u)5MNjfm_>o8bep6_ZHT,m%iL/cd9P_qiWe)/1k53]]>T":/HnE>5lkC0c6>eMPF2LnIAKdo4e*M@lh)'umFUKs[LR_hZUChsh9aY;:7Rh;6dkZ05OI/P<ULH[sh=GJnC(-!Mm#!Gt6>6F#kB0t1C^sk`ToB9VqI.nt#dfRl435]QI#C%>H;i5K;C1:&ogXO'5j!]l=4g+O3HPPPEPM(\*9@6!k[7',WgeXI3E5jL;@VuoSmhUrQ;J@2f0e2\ZWe^Z.n?PF*3)!HX,Nstjs[CWDKP=_2j1>$oYKQ!St>[II8pt+$DHWKRaON0"0Y#$NQifDrD2&cM5(e/bd4<G?e#V8b@`3E5hkKpEW[N^K4C^PWkV)'G-"S./nM?+mKs%%aRBUZ\pcQA9'hLco]9eEO4O30Z8okr/64+p4>j?'f<dj<OQ7h'6#>Qob]@H_OP:4'b%Oa4rW?$ANO@^]jQRNC#datR#AI>&n6_^:biX9)_!bN$%;ZMi,sI)b4tHAFe1WRH-Z3anBRCek[rBt$H2#M8>bB7tEUBo+fj4902"u]YCj['3pf8i_n36;nI!ZQWFG%W%EiMuQc3rp$PB6fXX8=^aH(h_j6dTUVOmuo$qa)EXSY6\B\4OVBQ[*#1H@m\KT4nR%l8o[M^:qcX>3A;+57lt7VT!2lTc("WVFg9jSoc_+KJq^YXscuXmJW4^e/1*S8r%hj5O>0hVXg-sg*rXdTIVp=aVl=n&,QS^Y&/3AU91/#lEDTE!Jo0&/6ur2dc;&W/X=b`cP@;e6tlRA?$W>HgqrdumW,5ELFIL*fEKY@Sj>^uodVRdGlfn%$u_e\T]G]5)S?YsA931-C4[O!L+gV%d]C]2=/"uXAJ%`Kp"A'Ens)G`+Q]/_5Pf@WT;OZs?>fo`2$gXqjk^[d5)g-s%-s8%AA$=B.s1<S[p2XEG0uh<r*F1hKPN4J=%b%6>g^-mPN;SA`\k&IZRtaZ;h4cr.[;(B2LQ:Si*@7e\UECW1jE822HeUA1I&$o:/d%rV&,36,\%CsqERaZ"_VmIEi:]G=(HBJ3L+lq3`_B6\WNVXH&ZXsFL,4Ec-#H@*ZAg_85_&RQ'nL]AVonHo@6$)+bcB#k*D.2ZYq<T;kn.PLGG?[^.`BD-,S,BF08`AMYiggU9)'UUp>%8aQdT%.qfY>*N/\2%WE!Iihq7pp9,nBAo'+8-u?+:\O$,PPe=G[O*X+YI!D1280ie_^fa47l>r:LNQkZ]dX4gW-rL5Y<3N]ib$;4$JL8Xp)D0acq\NlYj\`j?7e1d6D`K:F"YWuI/XUIh8RAL$OeB8QKR[d>Q^;*Z-`&?Wco+B=>jWXSp*M#E9:hbmaMT&KCS;IP:ubl?8D/b>(T/@G+;8@U)&'>\jC)A:HsD'f.!=))2e`C-rJ9cCL^"%OF9(Q&kVt!d^1X9oqt,&n_]TQHdSd24*fJ;=b1i?H`7b6kPUt%.aG2+31pD7(-3:R2V<s7ZGEX(]+%N*-Y[N;oU`r\r(.QU(mNfa^9S$_m78)+_fmMS'!=F"V/'Sa$0n[R:#`p8P>4is2'\U,21W(B515j;!AYT+S3g!K5n/(hWa<`G7f-V;[d%p!W,OcoW4$d>5939cV&7pZV6m2"B\58m'h\CjuU<K-A^Pf*)`W"O>&p/1H/$M#e5SV_[7qodJT(UA@H=bCIGj%)!8?q>J.CC^*Z1Q[.3H#EVB='(#.;1!:&V.ZeAO6-CbXW"7=C_,\S[6O9779l/6'04R1Z4>5k1kM&2`J`^V:LY^C!(Tg[+*%V!6PYP_fZCC"hOt-LRcjq;?Q^-Lk(jkDUA=>>K64K0'chTM=ALFgtc$*"'$P!R_\'ic1.Z9d?<+^QS#PF^ue*$Nco:03,FW/Ir9[[qM9tIA!P\OT4ME[,q0t=I'a[Kiq$)hf2c=$]NU?u;IU,Y?;q.D_P0qRr:[(-q2A"r/VG4Jj`A.lB-5LIDNFa\!h'Ha>\l=S!kB,1/sh=(T@/Lg#-rN^iXt4@<ShGd^U9r#\8mmW_WJKEq'G&MZjiXc*O?%JGqOoM2B:akd/o/Y^Ib<QAVq7l.tY%0`6V%ncFV?$!4k/.P^<)%-ctdOad36()DWuE&t<HbfS"VSgVP3@=ek#-9[tXgRE]G`DN/JRE)!Op-HRjESB[NW"-%4p5_lqj#*pPnC>,c5LO_.L2eMI`&oq\oeiA<X2-uK=i.KXO?UdKofVT(+MCo5I4Z@u;$:.JG-<5iW;KN]-"XknV(m@[>!#8O?+b,AcNf$)E*+j8M&5#c:Rkr7)/W#u>)RJZX0$nj>UB%WXLqur[YVHPYBI\nog2@glc\FmEZn^XUm#m5MXEKge&96qA$O%H/,2A,&"\HPmS@6!LTIhaQJ9H&^O:!(4L$jN?Mo[)jM%_(X)580W9T+mueAW.b!d[D,>ng_.LK).%"[BX+Q%Crpa-:s^27nZL9R%hFN`"+nK0c3Tk"lTR0]1.q8:_lETO;hg[b;lB3Rb<rmJBSeT(&((+r*"S`cR[R<n*H)M-!aQAPOhM!`=oBT]q'3cNM=2;#3,I^X?!A4!XmX#`1gSf^1-R-_SuPW\AKk'A2(eRQ:V`!3-$Lb/=O4Ph@&$7W10?_SL*DWj=_8k5X0cVr+'T."RW1QfH6@*-1)_1XoYQIipf![[5WCgPF"8?J-P6Yc+cdH3%OsDFr-O/drb:`_F#(UDIki!2=Bio7,b`9WBOVT-*?<1IBqP"ZF[TUo"<p@NA09rpZdb?Olp>A+O=M\n,s'3-(es"gnAHlC=3g6,#-`-d?KN*p6h:-0rXiR=!dr*qJe^2qSWrB0HFCac*ENbftC@=Q5ti)j3'&9?lK<#mr?rA32c[KpmJ0fmMIiQ:NDq86G'qkaPt*FC+T0YW3f1>f%!(3U0,<"6rCrFtdMo2JOu067Qf3Ia&`p.%R5j\=PDH!qlEN4?=OMO-+H/jB#Oui(+VA\5a6FTD@E4o\;J?<rA=j#R@:_m<<:$5#VcZm[A;543Tj@*U`KYg:*&QI>LnK)Fk^b,/-671lZ]naJ++-re2?PC^t4m#!P6XEJ5uIhafXPMrG/[+O<Q*FI^J\N>-+#1SLK](r`$A3L_8>OQq!_,TcS$BoaH!c87/381M^c7\g22^d@33,f0uQ!Kh0(=WUNO<NE=qg`"l8^DK;^o#jt=:#ePGa_EZ:J`eI0>MNmg!jl_]XEahsK$Eh#kR4=BaF=[V)ea3u2Wr!6r'\VI_/t82e-<(VJ5[Aj+`qib#Br__VMiTmm,>Vn>#Q:_N4LQ9`4W=F7X-2e]E'I/HWFGZ%$Qminf1+:\19"h<eI1.Hi-NQF0mb</2T3QAi'VDb[4-95)X#a>EFHbLa\hRAScCPD;.Rd3<TfnoZYBM3IUlXB[NXeW*3&Z%G5@QSQMlq1f:qNBTXl1-aS8Q.cr6,eSXo"<_]XIf',4h5O>UE$I']NJ,^?c%<Sh$H)*&ZJ"Wd_^Z_a1Su$AN;LsACn)__M>DnIU5Lrk0_<0&PC)!.i?4hXl+o^JbGPI-?-=++:/o'R7ZT7cr$ZX3G3371u*p9"ZpGQL*Rr9cR4<4j/5#fDPS3%"&=NFl3)>RNVE#Pu8P!tr]1?Ja[UQ6Ak&FJau@WUbcY^Jc(I!Z%![/WeQc6W*'9/7T^Yp0FA(cFInVJgEn,Wdo?4:nZ\g@(mN4OhjSf-uhORiZ'uS`At?3MO>*c7LAiQF**qA8)GjKa7`A5^52!;uGFe1/oAq(:`V0e)`uP2Xi'"bn6h?;'HQGHE3jp/?-m3E`)>D&5b`6KXFdo6"r*D6i*K_QJ@Y6i&N.>pehIe_@`;l_OSbZlq.M.HR\,VM62s&;eCqi$AMVQEq0sR:bD<?cpRVf*bT<q?I2<j"16JYEZ<_$1JPL$31KO0";ju*3AfL9!TfElXt^lgJD(>+L15*bS.5J$A6;LB<\WOE+/"N1D0#iE1O":JMs\)5AEsoqj!^t9bLYBuj%uP)5A=4+:PW-+OtFS=aWfXlW"bI]mI_3kDC\"qYW8oZ]pdT$-"HQB8o+t=7C0NF6gBO<"2:N7q:(%Kbu$[`R5E+k6tasg?\>A`q/-^G)1WK;;tc#O;5?[UCEk\To3"kX.]O*o%i#4tC-OmW[PiUIe;-RPa3UPd&do/kf#=?ZN7_sr>RRR2@2J,h?3*[8f4QL7Yl$QE*c:aJlMb2_bX)Bl7_Qk:74-[bR6cgAoCG8d:g]cU=.A])lJQcQl%V(l0K).g`9&Z(leo=$p_o4moT\Xr2\utK*o^m+H))GkqWJ&b3ZR@WI8-Y=_[lg;U]:$O9P^u^Kcteo)rWV#?l_]1id50I)Q9u&h?Y;GI8I2h%?/2A>M'>Iog@B/)b>f9Tp-$_Q95*Oh4V*,^O/pm]_W)FJup5g/t6pQ`&a=q<S5o"@mJBP0@2cLC(Nf/pW6UZX5Q+>pqu-tmfdhlLYWEF6OiTt$$D4uHr1kj@QJ0sZ-3<V,(`!_K#i-VK$F*0(`R(?ie\$$L,f3Ck:p7TK/T[Bls^UQNS#FTgDI6M4H`7_qEJT)_eqp'!EgZIe!NCD:8%+X(eXJE<nF]0>6)d3ldR_:BO,R8%nn3"%da9k7BoVq2=&5i7ih,bSQBc)&f$DSpu2tg7EYAV$tPs1e_,<n@rl<(+?Mb=fSHZAJ?##85VlQQMiY-<RIrR4["W$VrHApS0YmhOcFRh+4eF7(H<Y^\CgO_iKFM[A,8E+D90P]g2@G&%<F,j\U?o[sk%3l6>#ZJUT>FVgGMGOcs.U/ieg`ZCJT]-Gg?,h5S"8ZAi/k549ZWmh-Y@t*F75<AS'P."*:eOaRieG1]T^Md7//iaAWh4Er?55pdXe-XbEA^<Gt,?NR;*(#JmK+Y7H7-=i06^8q(mXA`T@a/V12,[*g=&boARO4ZF*&5jSU.5SJBiU:dm9\c;lcAHckrO]J0>i$:M_m$`tpQZpB!\T<;bsjq)iH,u?V_TaUHsiPpE:TSD@kAD*^&k'/*^3aYIt+8Xc=GslQ)?0_+Cg&(oq#A9lDS_6>]M:X.'m<?sBDG2sFOXKaenoWQt"^B6j-QQRsU2$F/LpKqK-ma?-!G!W]1,POk93UeKl!'_'+m\K)WS[Ff0Bs5iPf*d>@:497:SS[R%HRV-W&NLW,M3uY"?M9J9?EN%=7S=q1o^tI'2NPh9OL[Wg0WsUAFS^rPDRO9oQQAEZo&3j6En,*)_*.-g<:c;2`Y5+j\H4r_oFe!Y_r&7NS2WpDN`"i<^_j51pK%_BieWJfo5;+^cS:#TZ5Jb/,MJ+%sV#0:-=k=cGJdlgg,A)S^$IV'b59J>*r"(MS=r0`3o?eQfK`+SBWW0fLDZrZC?tgAP0QiRmVMcXcq?n2C`ck<-:)hq:&PSSj"%mf.@_Rrn0l;EcbD?F[QGrYYVY+:JPSp2i$ULB`K0Z8OYOEb.?$I2Dd2\"'[$b&kF35OY"pK7mk7h,nlaaPH8Qr7,CQ>Rm/^-JSb>5nV=FGY_okL?f6>]ZiZ_lO,pnFU4<bjmW>Am<H$qu?dk$a"SEhq*UhX((QjNZpIOA8[stGlM@]T_gbqs']=K"20,)"P1A8X4[n)#,<og4[HK'iT^*rgD!"qS3JBajpaEVN!A(^^c;cJ0QR<R=@oNY$m-O-ORR=c-&IKceArW?>*^fM4`A966XTA<PPq0,GI%^Ckd@-$U>$$j6fNt4+#c"jSZ'8"ZR/>BODAL39rIJj^KCrl"`C_u%S`dhGd84>WT9pB9$<WC'Iq?t0HDV5j=)C0':VE((<YchJ_%D*b_>88Qm3SKF$,?T#q.>AAVn3TB5=O4XTCiC_m)LFn.\BI.?d)Z4ZPI_9s2b2..c?#GY^&nfUFrVTQL\47i/M/F78<]3Jk^SWH'rm>$q+io04^.a4fc1aVKrs]n:5Io(SX<XB2arSZ9d1>6PEYRG9a."F0AG?^5dN$WfR1nS%@[TpedaRu"I^KU8<8*ko3]a#9X-`ZH>D073ZH0IcQM6d0cQF`3>uWn)aE:/Hm)Y"o:pbGlGm8=Z;0E1r@0^>^.pljP?a>jV?ng!jsZO-cR>8AJ%4s0-h*=,=3XtH1P=t)F8lq0?-,D#Wj6fX:>Q!Mda#mCF5-g3(D1OSaCjh34eigh(/RffC^ttWd&19'i>1:.61.b1Y>KF#kPZ!\JWPQ`M#N=1E!O/NN+BgGc,M<)ZH$T?S!;0eUQ"B';uZ);P91=CO/!l^IO8SpOd*qaeUXjkVe!?]#X8&WSgqq9*3u_WNFDFUS&esA?Rk:uHTXj3HuP$"bU&3b/5\)c_LQm8D!AZ'2MX`sJ"#"0G<r&3cQn81\47m:B$AWaMqn(u45)Jtht?Binl$#q.0aT0q1u5eBDcUVZD9aSBI$pYABbJ+#-@QS]rZh:B?Mlg@.!XXk'*UWNhpeWUk6(t7he^`GGmgRq14M]r*`)ogO/Z@hquT&@8mpZ?DR+g$M3Cm!h$ZTc#U*Q%oOuEYsClIZ9-a^\q0%cguB@%q=\$W7WVVUSB[DM!&j"X#ECN.gNHX>al-gPO4/\UV8#Hjk2:&n*C\B&Cq/Nt(X"XMXg'mQ#(4B"g(3'fd(kIC!?"=9i/EiGddWp=N+FpL&:Jr"a<;XNa9Z]@fT[Wi.ZSGtCpcWN8g#9eGXYqagQ3EU$?L_.piA?;Is0M8]AiiT9acBs,[0T6;BgKM.bapsf."+?Ei;83[Wu:1SR_suB?!X`dr1EFM)[-X1uk?=F5H.FY/o`;=X8,5"*qfH4rD\R^tN185(8:tJnflcH_)hE`=!6jXs&@dRSU!6pt".K('safpCms0=(cUH7q`TaLDi3?hm6k?Ti4`CUSZABKCGb"S1lSjQl^GZ\]0b$M3/%^RWe>_q,S1Og<3>O.s`F,mdfSkI'UtMc..DiqCot,Wu];?8)^*tK$m5Le/UAb_+$`,j05$DmaL1PkI8Q^@.64)/f<kDCc9C#cI@ouk2a:r87)>&dt8Zd^hfVdVQu+KGnh=jPmZa\"fWL]dK*_bGph)+ZMl0rA%D%E1nJs##RqN.9[`2NB,W[Z*d'&.[X:pRY_>@\GT<h<>:l>a=$gV/o;T&VGt?R`F"#CU^HP"RqAduGd+ZmA\G>sZEB+,DRB&%GS"nVMg"op.BF0-0`U@uU8q>Df8nbn[68V?$D`qdC96RC6F):F`>NO[FI!@4ePP"b\+f*a86tXk&0M\]'A,.;^Zo[E[:r`FU&<]d=9=\\:mR`n\G!CZ)]ig\LQtP$'&,5FJ?HhSJB\m8EeIh9+c>:`f14Z!qG7ZBN7`;22g_+<DlaaD[D[sGmp'=im;nTKVQ%iNN9#tB^?03sGT3n+_#SM2(^><#Hk=+EO(6L.p7T.id,_GO^cQ8QsH@fi'@_;5rk=iF!#/6`9g=.@d+>4^VGt8-qigSf:XdY-JqUccVrO65@XAXSIJWPH)QBG=pk3%=e.K-IpRmT[Lj)Z)ohDF;Flld&--k_9qhs3jC$<Aa)`sOp)CUJf]T82m*6M3X4VkNQ/aBliSG22bsN<V:b9pBk#nV&L7eYMM!;@'i-jn6ap.AT1I72d'+Ro!-H&06:N6,[3"2"HTlbq,*M#(o*9%XdY,pM1$"N%^m@Rq<DWE?IO31QP<q.4""i'V",oq(bBlc*$/OE?2J_Rl>uK!TgAHalPK$77=h1G8tNCTq;m3$8r-;%q*DD8YGG3$tSP;"QnMc.`7_fZrWTQd)@mghOCe/$Z8akX<AW\qNFArZ#'s[Q+YQ8Yl]d,Q.KZliV4CJ`(X.DFn-(chp1@$7oJuD5KQp42hT:iaKB8(_q@//j[%_/.pkuq$\@b"*d<mL*Y$"LJsnWS)bMQNcDTB)Z:2$(HcQ)!SKV<M+WG,+9VkSoo11>H?6I=1qq^AZQhY<7Yg8#29%G>X^-eaX543Y>css+?K-8cm26_?6``#\rTGU&*!PoM:ONn9jppEKNS;SlooHX_D=Kco^WCbGa"4[=0Y4APBci>*HBeE_?#u*3V2(12K(t-E(h)."YLrKET2Y'b"gMp`hSQ(bK1DHai+9IpAQNntBa>5:X-8TbGQ^AkI->`"g$%EQnYRkTTh(+;9ML`j,b//AD3kPss.*)XH\OHT'k%l/W<@_TbD](tqYXOuK-M2mWhGn]FU4O</k'6Vbq#TT$.d3;FR#pB$:A66BZXT"-6*U1FZ8n?tA26]!r)K3\;oXK+1^o<-J7/gAMDo[rLWi7%L&BnH;P0L_2Y]D:G^6",V_/lJL_@_WD@c=$!6Ku8$p>As#lbCJ5i5r&;=<BMT7]j0YNo<PPM2+d2\4@hpf+t]k6K!I*eB?Q=D#H@25*9QF<Q>XjPIW;KJe1d](k;!Zq-J[N>TcTdfRt=,(RfF`FFN.q2`B#.RjrY;[Yu_.F#1E%3MJGE9:8iYPgiLJSZ:u$eq;Ls0ejI2Fgn9XITkG;[A\^icU\F\H`]OCBCoC=?hPYh`X<g#,GfdAj`8Y>n!FS<'E(jK)%N[*2>L&A-XmFC,>Q,7Y<;r!=k;5,n)AR`'sKqI*NGG-HpO5:FZ+8PG;G&.32DhT,G2\l4u=(d9T]5[`-mcf^k*?1?YBV5p&oup^.S2<=X#e[Z*1/`p=Xg7s!=<hQBRA-U2jHroZfjo0VBqJ`'&NM:]UY3?M3jYS_9Unr.sN,MiK?H7)1&Lo9oFcoUs73L\)19<u:J#dA'QhPC;o'a2GkDB\2P@VAC<(a2"o=H(!Dar0"<fg&nkjDdL9W$XFcKnG^\d=KlB5D+-iQTUOH/_N-t.Y."cpA_46S5pqi9)a7kmHQY$4JP>2,'DPU>+/=!O$UJ`SrXi^Q4*tQVGWgWOeBE23k.sGQ.Epfp-EB-r9";h.%c^[EpJp]"^LZPS86q1F$Q8?U$7-3\lE;(Ao+-$:F@UfRRZ%:^W^C;Y8TV'e3K3JknZr>.j?C.L2nJ4fqW\d.TGa0jt4_V*N5`QR@?f[s5\PU<M^sd!@g=&qa0IM@_!%NS5[5JiFY];O7Q5ea'&bh/$?&'M$YYMV!_0P+*PGd"Ou7(;$SLj4&!BKb1<p%OQs7,kUpc3469JCL=oM52on16Q-Wpt!snRZStngi)1LjehEpJ"F-XJcQ_5i[m`HL0,G2gX/N`ErOa0KB3nlu<a*faUjPl#(J_(CS8)lI.bE`(X$KI>-T?9la+,>FD!q?<;D_"%6i3Aq^[C9)a07$md]ejWBKobfp"H^Eh0-JX,QE>b.CItj*d#Hp@-;rd89]^]gYuu+/,P7p9p;dV(ro'R?e]6f(b#UbV<hX;N&><3=Xo`14pWY0&?d1'[+Q'?lF?E:CJeWLmmXXperQ@](31E"KQQ6+5WSAk<,t4LK7q4HWLhD[k\Q"7$pW6!qT]Cl5[*ZbRLk`Y!irCN0kU\Crh`FGS6"9=Td[!MYW6:JloO/>n33PO6-QbYZ*=DA24qfp>ID$-TAt`LQZakTA)Cr(<]8@tGC-O)r_<*<j/f:'n3\?AM@V$/-9MJusa(\Co.#Ggc3.J)W&)td[)fF.faeCNOAt!>LoukX+;1@MgQ&LH64ClQOo<Qh@)QB8>cX2Zdd'o=EBqK;i+3;ElU-,NdE[+lg=;LibSCXSMe]R%#0PI6"+f[NJHh)!/:9sD.@IlpsAB.CaNAerB`@J9?IHK/OC)H2+&mJ(=)acu3gmV8Po1$t(ZX4'a@?%fc[D;b%B,-Q4.]<ABauikcp-GROFE*A^q=i!X6YGO8"LJH2g+/SG\NW&?kp$e`8DR7D?up1:qe8jJ-a\@mfj$e3i+!7EVuMgeT#;Ar5DNY<-UT+:[H*NFCI4Hq2V/'HgRJdMEAV;9=d<jqL<MM3\_I(Pk4Q`!VAm@a_.b_.aP@CVZT4#)*2"#qLn@s@]FTE-MQoYa4`7a,Hje0li>64!@;5hfi/bT?ri7?Z%[N*fGM,JZ@WIB@iFQ*q/ID=RqEkL/Wk5bDRqiIH)_^WPKmCHI:O,/>#W@/j^r7=i#:.EECJX.2n/k!$q3-@?d_<#BVF>ToNLJ2UbLq@'aNP!/p&X?$fgS-X]R^ZW0Ai3ZoE*e9^R"S<nrl8Y&bK69Cu43&]R]f#F7WUK"77;s\;(iaQ9:f\2mq8d#Wt0"]fbFfBf4Z0^QOmR+nRuh5JcL[<30"!bVeMYB6N-:5deD::kPaT:</&;f_h.g52157@1ReOUeqFVIq%W.Xc(Y:*bmm.s2rt6HlA5=?8NAsab"U*)4QiaSpdua*L?I^7qek1m.>0#AG;e<rQ($i1JM\G>LEmm4Ug5^UsFEer,*mCmH^m;GL9_(Tr0"OOp-7e^*V*Bl)gYOr$\]YNmh6`DOZhtoD]p9Rm0R(4!f#,eFQ3hs5]Ds@.P9E<6aU(Dd1_!2Wl=PbO3HlAoU([D8SL%558@=g%!$q)DEfqTlG!i1]R\%SN5jn(F5WNT[)[;L#gmd`RaT;/P(bGe(s4[AiTN'NKf]lc":17Tk;(un'"8T@H4iSXini8(0+jchr(+0Rm1E@CjsL<73ud,j%uOZF+Hg_Cd,Z,E[>Q$j_8MHju!qIN23Z&=P<JWGR0f-5O/J20@W"Os*0I1p,(GRK/SE4Xb*U]NjbqL'[t;!)Flhj@BC4=)>K+u"P\.R9G<n.(=IA$j`;MOS+@jDka:(hdNj#&UMVQmCKScDFf%Y/T:W,<-ICfsmUrq1>^3Gh*[A@MB4tgs"Q//!#M_QA^[7l/c)SQX"=h+:_2t/#F[ErFfc34D,HPd-2L4Jaf/)Z$6/_"%Nfc0rdV6b;G0q&X*5WsVb0SYBbEtpm*d8.,JCX]Y+)G\$n)$/].M1..biT1^TuLa$gN;.n:FFTl<SsKNG69F>K8o5i.N]g>X6_ZRR*YGbjNY#T@Yr@?mlo%Z.J^=^m^5Ef]4o4"/UX*.5B-<0k#(DcJ34WTT'TX+,?ku(k!<^MpRZ'/\BrXsqg@]C1.rj]UOIWD[iBVZeEoN&Ygf6^T](<I`n]"S=\.0ce?Uj!j(E&8]qtHrrCj@"+Y<+R_![e7@uHP#O-l;JAN%U'R+NfWh_4u5T@N/a46?Zf#]@ocFDJ.6htp8J&LqT,;%ORjiM-2W+.mN%M.0h72K-AhU)NpMA+JEU$/_u/(E)cqq:8CW^Xo0"5P_QEFNZ:\fh"A@]$F5_B.*s<iTk?VFj"ZZ1dO@mK'`5aDd_`\OW,aS\IN8aj>*EsM#=$>Du'V:MRl_pF7=NoDQ\J^KnXaBro^H6dDc)$JYs"GD/>X-O*86U777=o'GMt,0YZIX<)e[emsBOFb\lo0kC*d9#=7*h[n9k1LH>;A9h\5[B(Prur/?RC=.eRj"((E&2c47C2%Ybg"%L`#TU24_(Smq*U<7`REAiUA%h8-9p$4BVErG$iPP\=Pm+HN\-I8jhR()/EAL$Br?gc\K=r;N7??D+>pna(=Sq\ct2nC$hBTTn#H=HIKjqeUFqXng]T!m'uQF-0.E85SW>pDDF.D(BUM*kL7CFT4&RlpZ+N$.:>@.m[r8Qj$>jBh"c?B9J44'_=*pC90KQ^7qDs'*UK3[us:.k;ef_VXV%?1.YpDClL`q(mQtF@p92AcL=VT$*:\PL4"XClZ5gAq5?tjS@!DTGHu<Ffd$'49Zc93e74R'm'CEDI.\<e'jut.bG`u;c6M@I%>/#^:MbO#?XQ,ihf2=0rpEO[^3*L?Zc%L84uTSAol%Hm-O)7Ua/I6.;/U+G2/:[rV_e)k]jN>SX_[aXMP08Id2eb%'<t(]ME]tfRTO-I,&'m0*<@P=5)q/&Xp"l`P6!sFIaC!rl+$EMs0Aa!U%QN1(OD"oL&j?F(_(OS<e%^b"cX^K%"D7!+n=lH=\c*=M>A"4'pK<D)U4eO!GQTn'`X4fIo$:'?7PfD%8HoKdJ&j34b]mjkG$Jc,(fs9,m/"!tfceODiI);VRc,qn9_Lna,B*l&=I+qGq]HDGoGfVq54D],r$crNP+\1j+#S!Wq/$DV+hak6$(d\N;2n0G*"KgRJW_HkmG3iC[WkjDBZhepd:Yh-T`jp1uS#`_&a_$YUL'iu`QLh?_RcJ$JZEC]?H)*7ho9K49lk;eC+7q2'rbG<N$GH*uOYGAsVMg%?HH_n>gG1'MBD1%D5,:=t"SmEJURPn-4%gO[*9*$_Z.*V[WV\Bc%31^n,dl>:^l(3Rpb?HG%>NqD3a-Ld5$<'7EQCW04[qgWRT*(m]r<UM:Sf3dC:9;_ge>NGA`VVTmH/$Q1IbMN$hGd+_fr_uagOR;fN?.IYXKhXi22,7(Wh+&ENl7hDaW*Fn'"mX7Ul6#XYib7]UaW97s2YP.!@:AB:$43dbK[IF#fUob:h<([)7irbXC!&hf>uBV`X=_sKWF#GGkppBKH<[q(Z#dDZeqS%E4LbXF+=erm.OrTqgY:/"`GPX@:_(NPh:M6`(f\H)47`SsJi5\H]C(_7\@USMk7\flAeqg>H[0n1qG:=n1555\UFZ*,h$XZ$]k+\9[bhI>^&,KgfFuDXQ:1haVUg(<:OJ0CFeRYUp"%<aB#lda9)nIG09E%PEtjg86p=n%9Rb0+lcJ3bIhpl8O>q>unHRfk`]EHOLR35B>@Oqg3j=X0_b;-oT=DBj52rS)d`rZGV5:#BKS8-oHe82hl8u_N0DKbdjj%,KWs8is?MsMeA`%PE!]:tTS?j,IH?%rPh&DnTh!f)gICG96bs>]D?f$L1_Pmsbi*peM1g5Tuc*:KU+.N'b?KYiYiS)#^(X=6SS\L28%Y65sk^r&plasU8$o@X]BBA]D[EU^]J,e0R=9oILF+D^?eA\)R+?)5<1Wt2I:497W?UAhF'%H'"f/lL8hIW;\g4QZnH`$e5YPU8doPS7-r3_sC/lYP15X84F&e$_<N14;4'MQ1/n8QafL!:Yh\)(3b>HW/E*g1'tKld9;iW&]k1W+"::g[]&$U6^_p?ak]SS.2,HfB84bsku&qQnG-kP`$JnS;ohH\o)81WUKsR.;qhZ?`%.Q^<eqi908n?./Z+NE\2W\\2kKgY0NNobFs&YI_+XW8U!!=a@E`okJ.,o#5aPjlY];mdBM)Z.q$7WH@cA>YIjd7B>qIn?B:,\7,=l38N/tNMYf2U;m5ni,._=kKDH%?XC):j4:>:St;N^@:@qF=)LZ91Bb\;a2^PiK_2LRZ+52ZcrIDPf.I!3Ie.aaS`#7A+4n_<?bLp(g=k92eJ2'd;_BFF7sUP'`B4C]_j\2OIdO`>@V_<kD1,SlHaVFM;lm'c]!gXt,gI_!QcqVLb0!:J9QRo2o\pV;2Z1RER&h'M@f%,4D/F]-]&iY^br\jBgcY#aihEAGQ!niI%4sY')fZE&nSN,[DqqjBq=:B*QS)OWBIZjME<S3'>eX`dDXQH@!4a!b(mp\X#X(mlV;ia6FnB,s5'er$\U!cnDSO8Vde2o3kSVg8/u(!Y3]]SZjL0U0c3P0L!SINqJ@?gP-R[\\B4hH(E^p7<";F%G1b++#!U*\umjacnMEV5I!CB;(H[C)l$8,VqTJ]ScdI\F!V$lHD?3_/\&I1Npc^j1-E8EuCJg*DX1-'F@M"/4>a,_6(HK;$pTsLXm.c6uj=XqN;%Yr'jBr<=b\odK=p$8PW:p[X?G>(\(AnIp_C3C=$%KE0B;5`Wg?=$qlk>A?P_+'*-6b%RA2C])?(ok*,O&("F3+'f<8ZU^%'tkGhO(]+;&SNH"Ok2RUde2@NTZa!A99AOiIX[EAOaLf*npHF;6fQMrN=CgW;$0RK;;gElEE<8`"Va.R5]C[]FEB>h"]`I>>bh3ulr/XV*u5XcY7LlH.L(n4>$G2u/V-f/@UaBGgc;O.<cZe:PLW5i'gO\[*MZB?@[<:E`Q-UQ`o`f<;5Xuol07G/ZdFImlaRrBS%f7/L&`Y@)B+M4$^D.C)_<Fti`Ci\&IjkB92nk)DFYn^ILd$4*73d^D$^grdY#.OWEa`l!ht5[+@)SDU.*%ZTVI%S7hq[@EcQ1s.Hon4<I,BW^qBt$Mh6Gdn:r1pZP8jb!t.q"U#Fq(Y4M<'!Tah!"qec26FE\eV,^utC$_#0i_Zb]dimf"*fr^g#W4f=RS[.c1A"ob1p?FA`35mOF"Im2i'uLn`e(AN7Kd!$79bB-W-V\-!ee0%KC&XO_7fXgBK$X0JAOekTHYN)X&sS%_gO^!7):Z%r4,iG(Dd<+9M.oL8P.<PNZKkCSd6&=FH"B(55)$ZTun">T?Vr0/Jd=&&FQm?O&:/'l;k*.;<]8QRa^.F4B>ZaKEi^b-n)*gl4s&pM?9q_EqP0&3<-.s]-/8%H%HA<iSP]JX;=r.:.,XZ";,_pSkQC$5m.cf&4$F27&W*h^Gm@Bn7kG/g!$13!]:t^q.DJjXqffSculB$5m.f!o`:4$X3`D'#lbfnN'`_eJr@0.*`"],OIU1QQh77O:n-K'bmmpafQHT]"DTn+>3_`cD<;E/EcB0_oUJ!=;!CCp#mL&JMFo&r"Fu+$iFij"d#`K#/kHc%8V\]F6/fjKJc&<i[1,kKlk%S4Ui#]j<r+kDCt4*-f37UT8pH4JWt5)F[Q%mJeD0L]n+]'QR0Ofr\GtbrA>,fp0Jn'hR;\X'%X%bmlDLc!*mij$iHh\edH`)TUX?$dn<^oUpW]4hf9s9f)r;tiI<--=*<#hBp6!_OiV$^9X970[qR%+N!3?9+4+q_a8Jue,kJUlX6#t8md+"2<iB=,"q<S#KrgU,%BO`.<,p[VX@b)]FLHc:W0km+qLGW:Ldf.u]+1;-OJ)g9Y<MS&iFdQKjJU1UVlLfTsKJ"fBfAV%h%A)9@H]HO$A[#L=+d=P+ml6-;BT1W>/10r@H&,c39egpHC6e1iNN)gKa;;T2pq_X0([UL#k#XbiED4dYN(6o[C$GTS`*#%s)LOU=IsPD?l?+#Cf,_%Z>-F8XNCV;LHJK#%?5ZhFLV`0hDqtc"*L45#OYr_/&0.,snqM)]'urB0Sc<-%d9jB_DF")Jr<<2dphmkd#%.(.pq`t/Y?1qW#u-seGX(VYbpg+U+tV!cbcflq-Th!*n3QLt?]!p@)tY0?qO"J_cMMS"YtjE^og2PHjVES8ZML:o2d6I9*q@G.,ka;dp`#;oW=EA0g*jY+,J+@dnC=m'pa!FMO3h`ga1cU,Tu4?\nGVT6\'#>r*[CLu/t]lKT[Am;^[3iqn`,qus#3sHPsNJe`L'#4jhpU=Aun&'HN1s0l])IB]j?_U]HKV&OgSLS5_QU:0@P9-IaVjda`aJ=)X2(:f?*NQZ!Uc0C>omcUnfi^o%K$u4(dnfn&*8>:fS]nhP15QIHWui5&TI$[t5NpA\1ngHOI]\_E/gCHD/rh0D2mnlFf5ZYH%]'"9JW))?Wt8Y%.?&r:Hdp$eM=9nd6llo_cQCQ\]P!\"A.cm,rJ#(X\af5kT7;qkh1G`jbuo3MK/A6!,G`Q^VIjM(rc@>@b['`2cm-]f&clgX$t=DW82JJW\47KB=kp6A4dE)S]eG*^HcVrn)(^fCmssnBe=*g3bgOJ>ngVM[)\j&"*$VhQ'!l=(O*JIP^T.V6`e<k_,2RWt4Lg*3Rn7KO1R-HERegO1j`7's./P5eYHqZm"0iarSMg>atOJLeapcoX1>Gqel%q$[-]k2B\sr?]FJ`lFoGskOmF*nInMe2,CO50?Nra(jbDso1f)jU]0"@f6J.1R=K#@b.(KE%Q`k$+t./78Z?=Rcm9u,6&FVsfX5D_d1F54c)IQ?("$`crWbe$>/0!^0VkM?5eZTq(HDHiiL;L.X\ED>2,ed=RE[Z3\]Q_4_!$U2.g%9.R?%7/X?Ff-rFO_4]lnfS]Fi4!Pc>j5%<"Cm72SmNjjbMk^RF+&8Etc6X5D.YpO55E7K8d*)&Zd1^/*2hZW8(h7`LENL,X?uN1%?q/tTCgme=WaG7Bl:DpjL\J*qCN$X7i=Z<jFp075NdfsXgtO8?uO-PWBVJ`3g-g$HV5o[%>+]$W4_^0fXL.I>U?Hk"8&GkXm*1V_r+V"^7[aJ.:3,8Bp.k\So?a7jEPg8/Ec8JUu_oC"E5#B0IjJ&C1P^!>Y[T3HjbN`X66s8Aj]!VI,S05HdnnS)Ve!p[NZku58j6@.-D]J?YAkV$lNeW3EfY-IiOZN>"L[NDa;IF?'@O<;d18$A)RR_Sl_8PF!qeI7hVo"SIc[/OlVA:1],k1`[uZ[%nRH6)j7VOr3F1jt.1XIA\c]ak"Vb7pYj0N&PQ#mI!fd(STnOkKh7lNX$KQi#1j3XrrmcR8a\Q'7i&PLmAF4?QfNbFj%fQ6E,r7prIe6_RSCfoF,oqq$,BT`.$-8A+hm"YiTJ@51>V\bSgrRE2C8=R:s<:W#h>U\%k5gU;&#e+Sd\;N==`IR5)0O0;FT[N;kld1!%_(3D?`l:*^bp>>PTmSuJ8fh/rtMi.tU@g;mO]G$:-pCcL?!fo[o0e`qmS8[R,DlA++hu/^I^GpkR-83gJY8GikJNt=G2WjboYP?$F.OloIBCiXo/*EImF;jopeY!]K_q9A&M<dULpPgi^7L!7uds*`p(?dSo^%#[<r/'`_q!5D[B4WuND8[C2(U)P*$?OkTd<ka>Z]E*X#>NZ!q"OI/S4lF+hRrO"%1>[uPLo26Y<Ma@Vc34K%d7Et/"W#fP4AIJ;b74=>q%/g^V_;cTH0rSkc`86#L2"RT-i\qH>UBMWEu055/uH+<39K%lLl8&]:PAJcWa1/f5j?^h@C\YGflk<%#j%]q*J3CEWpkA!akI7*<4b7ZW>Qn7=T[hd!\UZNsB%%gGg\AP+mgK+Y=qe5,9unG@GWaB3!ksJPP5p/q<&%FK_dI9GKJ3bXugaIr4tdGF<KMl[0%Q6taEO$U/Ndm$*X#Ui+=D`#h),fXU1$6a^II0fIp4ncj2mYGSG/FRgk3^>EGaO(<-P):W0[U4T-!1M2Z")64C>\,@(lNEW\,f*dK(#DL4o"@qEWr9QXp/`"sH`mR0.-K^>uV<EA"ADFlZZn-Ts]OHq.MpLOf1WK03LG"/2AbIc1R6b*`/]]FnndLClnBP.'o<43[K#CSDZTn?dG8bpKruINj4dF%S]+43aAnc?rauKiBCDU@Xn@5%lkA/0nn'0u5?8^M[\U?a0>_sJ;X_b(YANM=&QQ=[add&CZj"l8SA+]d[fYk0hGc[l"S'/,faZe8VqRoCK.G.muWd&+1QZG?r%rIf%QDF!dboLCC,mW0/\*>d61GMI&F4&,!]nrB7"L_!!M<']PPtefn=Q@m(:$TDJU>"56EKm^g*rYf"TAL_d2C;+3ioSI<:L:NNcYe@NHo$1n\S^2GaD8\B>e9T=LMpf=Dg!&oiIp;1fm,3aTs\;CG99kta07oID^#,=9/`u&4%lctYU8g7kVqh2<\VNTo]OPh[!Yr/.<pkj6X0P.E_(:=8p^1]rT8XElgu1%n`X!0]V-Cj=h2<AnAQ(Tbg'k@]*qlUl$-/onr',9lTJ]sHuf'OUs,am[8;0+EA2RRKpR4_B(Md6'l;0FU2g@2QP#^2'5[YAJ?eo1f-[3=kP,o%$<8&h-JmS$?bb@"DZuU<<#(r45G.W=SY1-t8[/VDJ2aU_GeZ=+0>)#oV-rn`Mp@(G9_dD[n+la3&EVA<Gu]Se*s.q`IockkrlLtnoj7'!aqg)R1%M6o8,e/p8$C^qHg0ji$]N6]r:SIUV"jM$5FNJ1QiHs\XLVhE<piUfr.$<QTQ]l9Gn0(_)F+u"4bhG,H.SatHB5XNm>@]Im*e),8nNAXYP7`mHV[gPoU`lS,39l`lLZ,Tn#o)"JWXMb8Yn&R@>7!bX%`uk7Y%o4^LPpiWu:Pcf1*.IAlbH]%CAOb]k')\](iR,j=Gc<WA9t'-gEN2C8kV4B*W!a*YN&$O$cgDiqOQ0lXoPAUAOFu"Ifcu'qGcJR/QRB^p`e';32Wb%N_kG:SVEJmKBqDCYT_Xc"epm)nnE(F%a:2@q#NTe]6>_1*JXBTWZrFo-o1S[JAtXiJVab$E[T]D;>;8nd9%rg5B;Is)CtkH1S1+C;2b5nUK5@HL8P,X*:$97Du*:j`VZS!"gRV[TedIBj_*R`O!,ak"FXP0AAe1jsle`5"u!O8Ub*Qfm*bW#;)%Xm<b!C!07'*nCQ?C*J1T5)0=(%$]$I>X62k9GZNFi("U]42p0e.4(9O$I9<`L1Cb]hkGRPnf_kaIq[q4.K$=H?%qTPu(Dg4R<2<oC8<:i*0>Zd.*G'%.*>;90fY#BM^!6_hT"*(Po]Mh;`5itq<FGE9_chQcK8#Lb;=XU`KG=0282pS<bac>Ae;RH6bh$Y-mID91&:*]t_aMNpAobNP(2p(hr.m_;]h2nJ%.;Jd2Q5Ci1o>8b$$tDX/pj@`oLEd`*5=Tj-)7-3ppFOgBGt03<N3q!&E`28.Vt-'rfKEH0:V\Souu\-=rUtN3Wto[4C+2VH#.:b@:>j;o7%Y#fK:Y;+7`bnou>ZI..Vm`fmGL?m[(\ZAS1+Nm>cO_0;fIhG3iS]k,lCL7D-[Z!^EU^^:4((5Lb10D!bOR9eBZA$]5djp\g]:k,\6GWnQT#Va4[r.<t<Ck_AOC<oDtD[&/9*+8bQrW>kQ:-3-F1eVYhBpS$O;"/aY*2IsN6D1'f@<GI*0na7e+'U2(%UOS''J$o(&YL=nW#$"A$4H;1YcQ6*["41m5h4i/VQE$TU2@kjh[dqms68n9eN(WFkiX_C9UPQKF:;Kt;?b._+jM*1J^e9Ld)ZF72H]W@uW5gAu/`>T(*YIN01thf7OfZndeLrBmIjqD3f?!ML<e8,K8'_d.Lqqd.,:c;>\;I<&k<En)YHnAZP4A1rX+)'c%;0`_;md<>epC@"2LjuW\o3W=MN#<:Q:8^FD81e4?MD]!raE("fm0g'@=>mS@`a6-IsVDj2sE,i>LRE[pg?"f4VH7oc.7Nko:;fDi[a*3NQ))^o]sqTDH(uj9`>RB0B[q`d<jo#$sC['g(>-C-.N'BZZ?Y)nFti/(bCq.X=I7/S+dh(n*RC;c<0]*oJQE<lD:EAnA]mrcX([+`i9-Jqd)@)R!J@MF4<uQ(MmpeiM;8&^7HR\%ph6Ta3DL<DAp'!o7/jeH4=6Zni&Aj^1BRQ+Y(efe)CSV?,(d-l1X#YH3t\j.AAlU][s+9DiAE$re*c0NRQgA$"]r>>c_AlQKR*Ae*u15mD#7Gm":/pBIMoK&\U[c*klS<m2OT-k9W"D/V%#iMI6:>,!qcS=MQ:QmPo_Dm(-4`Rq3lMo;(LJ->WYK.YDos][s)CDiSQ.r^7ADC4DpYU+b,D93uUk7`A";T?9EG,<<[0ilt7^6A)QLpjt$WCo!5!nIaAZ,>foW^7Ol3Vc/^L](/Wb=c_MpIIY427@SW6?)6c;ZoV%TfR3QFZO1O*RlbmG/(-12?a5N*oB1FZ1pcqpc`o]QHbRi$G+VRbH(#_jVJ##iDpeu5(XlmHd49<^j97'#*WtT7r,?,W0;g%KDM&ae^=7GTRj44EVe76kIT,Qna"Mr(S!i(:cC_OSGC4El0!7E\=gepR%%d1U^4O5]4XLs5N`k)pl^;TRs.Sb/q-<[(@II@.pF+:dVUeT"Cu0RWg3MJeoU*S(k<GN3](<)jd+2S%OHl<-S<g#Onb:`k3dNNEq=u\&Na08);VL96))PWnM/,q3/,,H('gm.NJ[LEnO9J+<eOhfi)%gOE\E1o5X)tGIWRaTtY^+P,&<\C&N]+'>1`E5rO*l0Z"es63YDn)-2)0;1GOWJ/d$1hVnlG*4TrNAn6>&b<n&8X.>GWY'a9o.;S#n'@+1liS\DS+0NN7*A%g1kIYk;u)%.XgaoF?_dFRn+-`dGnJ@m(#L,RQepHMueuH$'C'88:UP/aMf+CUp,ImBCm!6!mAml0&kpACL&UAiT;&J<>c!\G1dg>I]f@kSjBQYXLMM^V-ZJX"nJ-=R3,pX1Q-Y-AjX9[<=Lb-"(q@]5(l"YMC47JWu$aLgn^R%3eD:M9Z(G3L@qNE^A7XGJAFciOO@1]3h(r1[iOJF6;8jO-B#;8)4]47Vd)=Ih]N_i$J6%Wl_@8LMtuV\J#N,H%KC*bgp9!K](*+efD?_IQ+3nkqqt=A4sk>@WSS)96U8^ohK&qZa@sCa%oVWdfFMK=8S67Ukq8:!OUgcI2?EFS,2JVrm6&I#q*$K,8SJ2S5&W,Vlpn2UE^UW2X3#5@7khmN^UlOI?p02*;OjURY*8#^O?mgU`/64"bZ[-L*(K4eST6]^'foq85>qDa4fttXYEm4C1fEYKB97g&<-2kfe6Z,?%&r_QDM[PX-n.9Rs4D6YNX`2>eh+-LsJ#-K,+6B.ooH[)LiJYO%i<.:.UP!jt&D\X,^ArZQM0hAUd+bAM.-5E0&9nHGi.iB?:fDbUYTXS@imWp!gBBGFlVqFWIbqac=h%/S7Od0/+!uS30gX8:Si=K]b/C*^4tfrT.gH^J.3</$^#,i-b&"*f=^$)iS,YGN7(?I9:;<o9!QI.XOq%K$7;X]Z\=rhj6TL>4c6Padr(ZHH(\kZAQfE9m"D2$&F+/eM*Cp!4'bec-9nZA=nBkBSas$AWXmt%7`Vpc+-L)HhcU(MWW/7Pk6;%:bt3!k2YhF"trD:HX%j"BLQ8reYGt7&UCI)4U@$r&/=pgp'Fu,ne/9LB!"/eI1,A(>XW/`<gGP:+".#0b(]inYG$5O?+W+dETMfhDigP]@V%poRHnR*eu>\\OEjn]kVD?tDS"d^4U?n=en,?K#"DP?.2s@O+S-ZS1^/IBTC<sKHJ<G;MTm_'BN`1iaQ)T^A7CG%;3QH=cX4:WIHTEJ>ktIZpT8eYJ:P+IhmKbYp$k4.U%o%#G/`>0s#DoKf!"hh-*Wp1Ci-\@F&Yk5$n!^\G-]SIq4\1#<RV^!1R@r]qNS><MEU.eLPgh77P97ks1Sqp'kQD4bq.f90A^^F\>.*qj&aI&Y-$5_:dHI,0_hoj+G0tNEPdj]2rS8->f>3VF!"V6CWKJm]]ZLfX7fkMrZ$"OJB`YaX+n6N3L"<-,rCCZL@6Soc'pNZ+Z]hf!tS()9R*=09<+C\i-"k6?%Yp&.2th`187?T$dnN4S05OIF66^V)+(3c>M8@+G:bTu2s*\0>"2Olr3O?&[-g9t9&"h%1q/pf?LG;ZXF,RB*iXkPjEmsr^\,e[U0g2jn,`%\"NmRehZ]VkBX?m/&l%U_4Yt?CYoei6ncT'B!uMeg0"_lMGVl0/Gd2kkKB?A0Z@h=Y`H?>(C\Z%H4J&9u"nSHSE7i5Fk!]dAFXODq';iSC.d0rK@9pSF^k*.t5)mk42-L!R/m)^K-$8jXL@d&97*15qH1d=eF$9baF!(raDh7TO%hAn2)o]9u>![(^(K!*M,;?lU*t]>%O,30!SNu)JLl:]8n]t*u%49I5V(Mp.mku-siu8]OaueojCgl.mkK*WY2EZkn10jE/*@iO/Kq!s`$@'ic1Q+kA!*M,m>hnpl%?UcTFW+#N.ne+uOVuB8kN/hAr)!IdFjRdX*dV'4X/@P/k)FJU89m=9)=Z8-THgKuio9>qh*cf#9?d$4&f`!AL!.a$]0[lYR)'kc]BtXm3Xu!S"tlsG<G?((kWo<`OEbR4)'fJ;rb8<K4Ji)%NE'08'[DtQhf9=MFP(j8o+N&,i2L\Wja6tZ]W2=]RV9RL"-kJ:[.Y2T\O(@WF-Vge,L.f9cd+-"a]IKg-Jm!9]ggeoB$s7I;V"r^Q;g^#>P's=_r7XR:'k16BWc&U[C+8@5ISB?U=``,XC;Pf\2rg`'q1O8*8Yc1l4)Y/%>QT8poMUP=NsgiBZcj)8))eD/QgT%Bl5nMjc$U&?s3S_"qt&8\a:XOO`B]_@f3uY_r8;`bh?/rbHd"oBtr%gnR?dN'ol@TheamdN.UZKI,Nd3"dt6-hEW$hIf8DGE+D)AABIA6H4pl)2!R0"?FSl,=6r<@J7'&2HOaC>C].\A,bSaa4DFK4Fb^q0)-np.VJ]G8j5=We%ecO&Yl\\JoQOPTl!J)+q#js8IWrfC6a\uc(4j)dWKuf@afG.8dWLpDh_EU3*lM?q%fZ'0C'K,11flM51S0d,nhl"5C)1qjDL?VuG(#MMlJ9)H-_7q=@h(&M5&nOT#@Va`V13/gLK:G3D?(cX^q]Gg`r`doJmWk`kV6lc!4kr"iN/i<KRaaG!H%4?kJH=]d@Z*C>J:&g1n$3(J:WELNZbB?O--/CgruK^qghIa-e.E<6iu7K\u(@i,i[k#+BcK4279H@](&b5EQe6=[T>8RbgU9@Fr3&Hc=U-rJ)6,j&&ZC=hFZ0c7Ha+1d2Ym!P;fF+E4Z>..L)(L;pq:Nk-Qh7N[KJb>HcYWg:.D25f4$)C2Q3;cVV/`s8'Du;6ktS"n&Fi2h?IElqhp[-+sW[QB&<"f%&LaChkgsH]3AGMj_dfik:(E*Un6:Y/'=1UVCK09I8ltT6c@U(!WrY"AkBlcX`5M#rFT1Z3ELjoEcU-F%*tIo<rUX=,5aLU*gj0iu,T='"QK8/[*iV@!gXRg8"%>>L0$W;5uSm,d(^8`eRm.@9#pGO'#Wmc$@mCWX2Y0h^EjD#ausu+jVOEW`HYuF0/?A#*N]-V1q$h!`m]iroj_eVj4;_94a%DZoih/o]'T1;DZAo.N>&ph7=DcOnE2,Yq%J7]afmXIh_JW&+_@FGtZ>KI)?jdi3m%Z$0jp+bZWcgJiaEerGFb;Sp'"R9CVb+86!jBG'o:erq"`]`-0F<r8`?uL7k/n6mle3k*Z,,-*AS)O^N0BY!jaDTt.RlJ,%cBmpKYelM'=-K=;kF\fD@-k>TCRmu_Ce]AjU-S*1/tWS;(Z`Zl1FD*D")W\K"sLF2TE2Rlf:f-R8*]RB\&j'M3qs$qGZ\m`pIA:C!d$sTrg9r4BkNDADUZ'i;q@n-((&=RC%<S"IgIQ-K@lSgC<.0`.q,%I5j?atR:c.bHC4gT=pTkjkLjQE\`E',O(rqk8GrRbNU9'F(37=Xi4dggQm&Z^puZ?+7<h%=X&q:%l)e718H@S*O9CQDZa)\`T-J<SD:f,V<1o<^$4[K+QPN#VL/"1J<r7/6?PI7us?I&)X'j9[7!:Voi*BI)IY;3Q%EE,3P%6??"%1n6qJYaGB=?a$DB%UIe7_MJe^K@2Q^04+BQclP\ZTV0&-gI^0H0fbeZ_2Ip8-.,sj@]1:@C90@D$a#;W^DU4W%tbC:mYm(5cKM+VHic*2j8q1g\*=KV*uY*CN4bl._LH[.@ue$CeLA(i-Ge'k@ufMfM,ZEd/JZYRD>t_83qq0?]KUEAXjNfn.+0Np1#XVN53$6;IYG8gUDGRj3Sq>CnFo_B2SUOp[hL]a(sSt]/WAg9AM+;6=oLOP%c81">X`AT`EH>`>YV,tnUD7r-Wj`iIdQM=emn3$JqZtB`erL1ca_cUbb7a,nFt^<T;h1"$IE&.jG2W0@?(tlV=>E+FIu,Tp5.Sb:Me\SM<4kh"ID!7,Ie#('T6mZl84m'q#rYk(%q?)(VBM#27'78bQ7f]*j=g`NnIO\C'JhGfc,s-dZ#*4T5a@skpkTs%4^Z5H*h.pccO`%Bej7Z#W142H$d1!+]/Q%LsaUfh$`(dmV4%sO[@;j4IWStFGrr*R8.'5pKMP=CYXLB[Q7O:Y0kh'8kTNQ2BJ`Hhekdt_V3N.4Y#iEQ@E"Q[5N3&*$,Qq^T[J6qe/r0?<>ZrEb\(pPN9*ZrT@-Z2m&lfC,9WMI_Oe1AcC>,$n`=r:eT8O2;6\[#4G&Qr6)3=CTP-eqoLt/n<<d6V?U<1e+DapH!C(e]]"O/Ho.!*gFYq!n3M*_T$dOlau#[:MZkFm`jisO'mos=T=AXpp/?eDiR'+?9d#OL\[IuoOo6L$7IH>R:0UFsqrahd*;ACmMU5VI\5(Z7IUTLkeFo(YFu)$M=M3,+O*mbbd#'1H0TX&4O'gt^Wn2;++4!IH%MakNRaM<U9bE[Tj=Bf;lL\8irA4uG3-bt#\\W=?3iLLBNsCK+jQ(FfZ*t[eCp3B)eSN&!\FcLpcGcKf(6s+34b?qc6Pj\!iI>NNG:to_]"omuCtO5Wi4LX<o(KM5oD$8/ZI*m@XT7m9?s5>'iC;?#+^=BX=1@UQ<b*8'c=hQ0,W7B&k3<&!lpX!2^O,_SS=<:h(,4>(4ou`\.jm8;pZ7s]Lp_TU>>8I#$",&q%kX!g/"4(pq/M<YqS8NR*sjdU+2:.FIc#_jq!;Y8B[5ZEcOaqdCS6RVW+c?R"7msW\MDLeE7A@>)JF/;7eZGtS?@MDjNdo[%?-,+U)u@1j6-[$4W]7X8FpMOoN?J\:%QNmB),T_4uUmAfhGiBIQ%Q4R_ojh](P5NAHC'U2-g.-r/s.DrYmtL)c[)=Vo`CqKch:b)#Zj/pB,*Sk#:1B38D(UgBARJ@rOXllA*s!'U$hE\iDer3UJX)5>7:g+l+]gUH&btRquJ':#TWR?9iRZNddKd_j^qFe_-*c8Mk)WmI!#&4-4XJ]i`6A^>E$pK/9[>WD+:Eg[@7_DgROM,54HO`:@r`oRr>mT1.4/BjhHL`mGbZ;NWVJ_Hm/?eJ5Lf(IN7T,FCZ"lL:VhA47GN"5FJJ/*K`)1R\Afg2d)u[?$L0ljZI))JsMj84u&AcQp8:k.8GMc$Kk'KSOj!/T$,hoWl7)=ha&=c5?UbeF-JHKsd--"8lpiGr7#WUf4J#QML1&k?6.46?>&i\8!,Q\34X+@/qnhj##8gp:K_J^rY,GhR9b]Mrn<Xj)dS3V/3MTf3-rEQIFI7($'Mh*k2JTC2#O5'"NH=#hBHR,?LorT=_2GF:#P1b]MR?og`]B?GdbS-eWtY=ZM?cTXhA5VTC[MqR6DKI"kDQn0N.80WfY:)qob'@8.!=GrW>2lrE<eNC7*k]ZnKr4LGs`h7.$CE5ZM2H@/r/_n^fl3;A79rPm"YY:$a=YIt]g5D9d)iq;DUs4;*I>Qt&;kNp_KkQ8+3eOO0]Q:j'\H1;N]d+uKn49"2_!f27+_WP_tb!cO5h"UP#r8a;Bi81eXqp/US_bZ$^=PWu+P0dIe8DSN*7b3L%k_*<S(9qQd`iXE^_2i&sUh=:T(f-t5K2U7g#PEQ?rk5f@U[QR5j`P"PaKn=eJ;Q63/cDs15`bf,J@FUC1R*.5<4!8#So[tI0d@D3f3[@Bl48)j"s7#NIHl,P!R:X%>lN+*an$\BD8E<_Rd#kR#!G\+mN3K?PBt3@q=,sJB\o7+[Lcl(8*O6q+N#7XEuqhKi;%LNqa*kf:9jU,[_]*qd"KC#"[`OS[!YG%BB9C[%jn+,G/B*-6sc2jVAW-4N@nI%h<_MTp\T1'GFit`[IXf7B[r]h=7/8-%\&[Z;SM$Jo^RKKSo46#$Qh!Io)X\q\`tn]e_1Ig8P"=./@Fd32AJ'miJdt0`)4ZRF"74q@UVZqBM<'BLG3__nOWj0US;F^Im"m,MY9QeU8X^!4s_f4lW^ReBK-=Zh2,oqYe3I/Xa,<N]WiLl$.4(Ao1X20`9F/i\or-QiLGVV:<D&NfmW'NHsXoMLF]j>%ZYj_rq]n_r5"<ZZsQ^P.m*pnVCGF>r4SEiT"D":0SqG]/XW)a(@e1[SrH[=GqT3C<K,o+&=WJZ_IoOP(JC^(N>KQZ:c&D#J`b+p^N:Lm2#0/C&%/FCE>;1U0>B2'5:oEEW85mbG,[IcjS?P#K,XJ'LFBHW[pe%m(pe<CTm>6u+]4;-^Ni0].2s'PCKYu_>%lcbNE2a6'LhW8X7kSSM(A:Vd2`-MqG'jT4PD/:4:W>Dq09`aPGBZ:c1deS1rj=0);485ZX;dbG4F_jLF&Y)MQr?D7(A8N5k?VIUUcOrT93)cCcC,[EW.,^1W.g7Wu=`fgOQoOgpJi.;.*oQBFju]HQFj=%7a14AGmZ$D/)1IFhKCp+\)Y:om2S8&(<=UC.$RE\Da<8k5Q>PIq\9:q(OW%"V"o1P?I/IB;lbtO((,<>;J+6QqIM*:HEh;TXbj(2%'0b/mQGbY.+?;b)Vaq=\>8E\+95#USuFH-6a@gk,\5`A=;'cU7Y)P\XFsPnN-a`!16q1#6V\gBn91AO6m/07X/^(S+hJ1;=VsV@M:!G^e_f@Jtl($H]e=]07pMJlOK1e1hY!V@;Kqk<`ZQrfSEnc+1t9]kDf/E7;?^(!s*FG7eTuogN)TA4@)pnRPW11pPos[D.aLhcWGN*@<-^!!juMJ[gFnA=M!*^2SMIjhFOP1T.r@:Y7Qgn2%T4FY_#/&)]GeAk3)i8=egs^b`a:os)=J.TR?FpXoA)1Ru]V-Uh<\AeK6[_VLIX`^Ie:eVY,:r3cTk^8-U%Yb(F%u\,-HJmcO<PUK.(V;(cRYh5D]JCRW:V,OKaHXINN1GRe12O[=,T2S&5u[;$69=PZ/Xff8mJkTN:*VM9KN5:&HKqFP`*dhHap@PY-M0n&F4Non\C*2fp95%T/ef0OH]I@d+;#HqKFL"]Ka)+XKPq.Tc!XTJKubKq/EChpI$#l_*hi;D[:"XEDEQL'e'2@Qkq/*Mrl[JTG(B>ME"D.<f@kiJks<#_jIO`gnV4:cL!%oO5%MSW1UiBZP1M'q'^!IeKu)YJ*TJPskXj[Nt5D+*C./C%V7K7@AEP@G4sNpos,&lWgX^<4O>TtqoRbm!8-%AGjY*\3&k)8*P*q8!scTXfZgq6[Q5?G?f)Hcio[0,.7ZAgneG)sOf=R0070'`3RSJK*oq1oE?[nSDo:1tSJ;E30"U*&3nh9$N_)0reg7=I5pu_i2K%V`FARrQ)@'RBO%q1ur=6H0,%rMrn1W5Zoi+^lAFqoD%Th[^`LO92-BgIk.-,-c=+d/LgtL.:I`[-=YEaF6h<,'VP8A+L89URO]7r,=uQ$Y?Rq%nBC7S]7CQZ$DG!os6ZLQ2]1Tnr,p-c2As*8jKC@8P1.0aD8S;:7+eY*g)_>(73/f2G`G5%JU]6+Id0,O&(1DSXJ5DQ.2btaRQ&XS@l4Y&T#Bf,D/%ih4u%bSnAS\1.%2Y([^;QYrjr!.)pCL)s1A$o.F;Z9Y05>cKTg'KafFA.ECNlr:L2_.c1_.?gMh7.^Ta)om0A'f&t?(Wk"8*[XCoF\^Z=h+!EZ!glCdn1VA@Y4EO#([F)p<o%je6ak,/ULUH.FV^]EB4V8Xta8k*k[!cuU6&E!1#D9pd=b'IG!r=KDdEtt:$.+(d_['(6-/f`I`]=_S\CNp#>am&hh7.VaO]X*FAr2f4$=CW1&Ri1P2U-qh1]@2_ta3D,Nq7hREHm-TZ2HP1dYD)+p!ii^O5i<s!Zr>)F<i7,@%*b:*F)/PTW$Ct?'bcsP"Cb/*TArus1flMIW\aWWl>qVa)VX4r^2=nU=d5@THF`463L)t2f8#s+W<)G;YhS[5GGl`bXr#8Wj(M0oW$S4LWX7[soSi,mY21*-?%2V7NM?D?&Jd4O7CXTMRa?Q[U0"e<J>a(Nd<s*:"6CHGWEdXMK]HcN]_@r.M?nh!XHH@g$MckW8iu'R)m'I:XMpK7d8,Wco8Q6[A>=F`^('ptVS^Mb0bmgP.'=h9C1`L8*f/1UM-^?(gQ-WOR7"m;r'mcn_6=)"L.No-iLq\<lAQn-*qIA&>PCMSCiH69p)93^OgX>e`Duf\,AsL^LQ*r:'M1\7>5*ZH3NdlScJ<lL+RJqIkG(&!RZ4hGngRa)<S\]@,3,7=(tUO8JVUGcD?.t=8P$":n@o)_=#[28bej<r:h!%C;r-sUEJ^i)rh;Mf774jOq)h_@B[RlNPs6in9[..cd2\`L2;0.PgnVEK.3:Gt/bAM]</P4cH><H/L5,Ns]@8.]gWebaP+t%qR+=:77.@d\SG=)FHo.`hZD-"RV-'G2pY!3*4.oJ-9@6!c+")`SpqOs@r%S\dM&UFt0snS4>L,jr?e**RepX2<D4f'#47I%qFa2d3;EiO3Ch1;=I$Jk5F6..Z,9]C<o"*oUQ]OsLHN$slS<j]D`CW$Jd:;jtNCoU!:pG^Se_b4X[;"=.aHtqjK'#pkT>CQW)7uuPok\;$kK\_ZpoW<?l>6b/5)P=LN948'dV,5:QJp0;>fF3rk95nYV5@g7_sIEQ_HKrX!]T-gca*o%)s^L<B'JCP&:linBXp/egY'k@r,jqHnu&nu8fL>V1ge*L].Vr[]!^45FDBQu)jdf8%L3N7^]#5pL*c)L(<p!<^#PmrYUoP!CYG+F4O4L1eR`E-9ELf2eDaauG8TsN])hL$`m3=dN7OW$R=$f(hTV^GMX_G-#LB_sEcPM1"KoPtO^OOHNaBGK',L3#[bmj;io9A*'[7T]I&CPtB-)j-Z(5\R@f45lHl2SMS$spVNqPl.^%#bWh`D,KT6:/<]g`/q4VmEjaG)m-kr'N1Amfj'4:kZsa&;?O\bQ@s`5@.Z"@Z1QL:NW'FNRum1a4cXe'!t-PaKY-Jl;:MWRr1mgp6s@X_iCo=`>`B!`rU5itOYeWX22efI+eUQAjs0PYo6*M#.#6*@MH#eDT@Xl=N8fl@81r+AgU=0-t#Wn,)!VfU7@%8+Qs/dFGu<1iHDk]GGUff%PjIdmfT[bf6t]7'>DGeR5=YeLC"q2(D0CZ/AAV7K:ia>g9Y0n$_uC&C(4GfB[W&c8$8N&>2>Xd?"DE:J`pJf#A3*L0Q/$[BUbhJN9bcmc<oB'!<I_2f[r.IZ_ba$8f;U%T#@gBhBGmJqL?X)Km(t-`f(0kC4KWM6<Uir):YPT4`)#D["Bc9j1ZC4EB]K.;,jUfC#0@lEf`R_jDa^\dr(KM:]a#fd\m;J;HO%2dl&cP'FN@-iU[ObG4kdCiOHd/>CO4FYcE31n39'K]Y4AK5p3(3oe1m?Fr#T["l[bXhXs:fa)3f/Me<eWR(+dfuoEm7Ak`po"'5$NR.]lND2(cEurMZX]fg$Rd=W02!<JQU;2T[Oc04=^peAol#oN0WMoCAK9rC\*5J,cf:.[kCag:2B*K6L4)T>;0fgVUcF.cr_W1,cm`X3RWR&rtE'acRgWG9TL9dImk.2f!)U5YqH$OurB_]FbEfKY=X5nF!gijf865-8Y.2d-$SsR2YNN^mdIaV@3c1r8:dI`<JI[<?MVIsN(YnWt<96Y;9mK=Pg9-bJ/GN;Z1p;aO@]7F$GaN_>9mI%n-q\F!2_+Uq*=d;3U602R7GI-*6T-U71[2-24'$muf&Iu\Xf.d)^arlASV-J66d\oSrQg[+.Plu/K>?f@LfY!G#_^`8bXDg0P?G?l?iJ)8i_Gf1A!Huq@f@_'ioqIm(YTP>L4t/AL\&'BWSH]]td0_`cR`!bE3#LL-NX&(orsWZr5$u\KIVa$C9pEO"!qKs+57D>iioN\R,Sb$I)Z!`1eDkHLc*_6GVbs)6iGg,2hk8'87ig1]P$(c`1aQFlkt993J4LiEA[l#h^B_rCf&dAgO;orT[-*gO7ip"V0*][>Z,5=&MQ?*DACT"E*`on*V">=%4BLo3J)p/p^/]sVfO__n@*deiBFWmXQ^a$q9N]#QpM%,2FFG->q6C'b&/d,Elf.:jD=rI6gJ0qiI1ha*PfH^B)JG>#.N.bZUsPJVMmo;sB>5Db9[&]2>#Y%M=eS<NFu=cX`0BGA.HsuOKg+1>c\HI]5>WH*Yo]>a:ND?$CgZ?un<ZUc9lksi0]OjbP?7-ABIW(XCCX7I(JSt?=W7rtOr(5d1Z4!$=2A:q'Go/.p#:`)\K)8%HXI4f]`Bb=P.sc0Vk(6p8F6n>&2t&&YQLIaQ'Tu$4p\;`li*V6^Zq]+pkXVc`\6*<;l:e8/WQNBf%+Fc*dc>XI8e`;^i'g;\$_f%@gGm8M/<nFpDZ26q*(6TPoT;@0^gdl:\8"og*Ep0j*.VBnZp%JCa\[WWg&^AiQn'MU9.f=G+NlJZ0j:tUuEVDl=R&NPOU?r:-Wkk[P*X&.OH(R<93+K=:Ad.M?cLJ9U]XUoC3@3=#AhX[ZJYO#3/eETX]:V*$5#N8Hil)X7-f4N$kaI_%AN9@DKob&N%<4_G2</"e=8ig8$fR3C&\c+=0ko^n3[u#6#sIB>.lY&L)+ma/^htX!ZS^.5Ll?A[ZZ9<&(B(CD>(d\0"'4c6h6p\$5-PF:mHhGubEda/_.;&^jRbJU`nH#/@Ogd"e;LLklZ<"0DGC`?NZZS'f6%Ni4ok)c!Kcf'^CthcohA$7/1k)n32E.B4Ga@90UY6J:R`/LSmH[/<P=[]:6(2k,9eMC1NYpM;pJ_!niWIr,(t"WQK2eRL5Bqc7Joi00DjX._OUeJR-0i!"=L;qt9eX#ba\LNW\0VaN!Q_Q3D=Mi"-NIZC:ki90tj>\@_f!j"e"o!48'G@>06psKVAcl+gBBQ^<P%bjs,_PY3\M90IZKfJQJ1b)r!WWRCU$kq/t<\\K14-*taF)pfdd%Ae4hUF3C$hV2_Y>L'-\u0.N]mKK;ja#F36^NAsGPHJF?>N6OXGW>*cp,"WgWt<D$LaOJp#<KV#F-5&o_fZB'f8uI63khH$Xi:D*EKZH#W9NAh$<qaM(LX-b^MjQ-jg0QXAhoPK#!94OJQ[jF-iRc*6K5MbV'8NZ_3i<`&]P.9bTQVRTeu/A[-AfiJ7Foqj[1$\qYpl8;+Ef`2qnV]M?(<JNbBT6@DJT6<*6$(Y<50&(u&iKrD.9T=X$FD4Y*,]kHZsP$(bpf2,GB]nnp+*A;i0GV`fs5F5B:VV!B:I-4c)HV'5'nbU%n@2&,`N92B+Eu78JN\0'?83/RY<qtMH61J9Ur83Bc[hb5i7oVg]R77'\UD7mjdl#h0o+bJ3(#"k9'jlYZWF@h)rZ5(d/Qr[kR>#=<'T'JEd<-`/b@Z`@^&:3`@b>WL`%A<So7shR$Z"OX1EGFceVfBqctPoqpaS,0Um<I@8#Ktu.nC]DXi/e8WYnTHd!IU7\WbB'R<SJIr&)l,bED%g_&7-!0a#F`H!I4ELeJ7(dE[n+DEW@qUesRj,.g0q&pC\C&#3V3A&gmN?_C!HSg-gF-+>5aR\O<j9:)@!S0.PBbYnEB/'Wi'6,d6[pMK8A%:MA$+[NH*-?'OCY@]VF.f-/:llbdHr2l[g[c:+6l,?c3BgQ=cTkm$Pc$R8aBk#&G(B>8&Jr4QMc9k,o[$W_Dh1qup8;64%k=FH]NN&XrjNkn$_ldFFW&FbJV1_2QAB>IEgeV>KJp^-<AK12i"Z4g\>h-8rL"i?@Fc3<:>P+S#iTl_UnjbNZ.I6L>pT;["V7BcLIcI>!r%"GN(@s\"(6R0%Qa'm+:JmDlT14sm;lOiV=(>N-<3:jKE6GaNH5p94+LA#)k]Z)WT!QN0oC_RH9::3=GMk%qiaOgh/+*FK5,spIVJEHY\scMKn=dJl;uXpQ/q,#d"\A$@>0p*/m4?*5P;QpNU6N/\ZaZ'!_)R7oe1ikO8EZqpH<S]8;:/n$SkWHH1:dHYSePJn1BGP*L?;Gt=\[oKeP%KnRC[Y=iN%E;m,]/XPOCH]o0M$iQ2BOX45RWBPa8TIp_C>cI8)&l^)%bXgZI)S@k`@c?WbO.7=Q'Ij;O9'Emi(qW_WU(iK@V(24h>#2`N97pXQ<'DdsECa"?+QM0Bg`,;$7d^-Rk`k&+mI3V/\8?ugSU_JL\#5u-d5i3.dq!gb#.3bU/8Ittd&RLB$2q--@1/]n6f^R;MjT\B&JqPb<,!dHkWQKn2m2C]m7`"gV7Ir(=Lf4Q(-+?XPp*k=>F)JbC\p%hBjG[0@mq.iEaN-I(7j,P1F]A#_lpqe&]:3^U7gl4g:XPA;r<RVt,^P>]q(%aTA;%cN(b`e.Pa.^le7icK89jR@1j)puR"Z67_Z%1s<IpNo;r0uhu!LbMWngrI2-_0;ZFd;SG-F#$l]?e";DEEB.LRX1-i'o?U8aHA?N4,9r_S=o]/.epgDPFo1La.q%`KC#q'QqElUh9mda4K]:*9^2"@IEeB%$COm37:VBd%?O!166Uq]'s3F)ptU2ff"tCk5R:Scs5MTb6",^e,6C7F1tt89%c/S;q.;(Oo6Ia/OMg:4J`Y\aXg"?Dkob4/.GaDa&g,UWfkcUSVP-J:%8[OW7o)qJbbu:75PaDNP>GK(0jG]KNB:1AMm\p?=0B$]6E_=+$ZN"<UlBbA_TTSRfCuA5]_K@0+2Im:%Q+"c(!qgl<CUt;'R+"k..[%h[>I?>pdO9k#,lqBjOZcga=4,+Y!)N/jn_=oWt(%NX_fQ,mQ]SGWB!"*0ZHu(_IQ()%R2cO5m9MHOa72=19h)Q?VnEn9O`(r@D2'1nQ4iq7h\XJ``u0r<+qn\?t&@[`@%Gf8<)iQF=I01bZVFB`%\B*mXc(TQrAfq01p<bn1O<kk"0bXCnV)e?#`9&^PpV-\)sVM(qX1c*aK&!C&nrEK0WDhmf#ERI_BTZ[h?0dA@EZ0"B54HYDiEA)MX%O3LpZGfo:R%=4'>iequ-E:EXu*K**7F#6*c&t0%nc.V7KX.6&P>dIm@EsV]g0[RJ5dD^muLI@_qM<8],[C*)^$"tr1Bj&9Tc\,%P_s58XKBDP*G8JW=r,P`Jp-ZDu$iX9URKl@N542:]Ak/'ULus)!6\BiVVGgDLZ4`AM)tk-YUfKC@KP,N!ntuNX'$sn&\:1X/#e*SiHT14Op@Xoa[%S#tS41VhmH.;<WsQuD;.4!(,LNf+<k=/i,i`Qeki*&^L,rm!7*^$[A_YIr)u)j]QAO``&eM<qO)(ki3ZH8AQaK'^rcD3.haC9'dY"PCOafaXP%`.bYOAll#!L"K'$snAdW/8JdlD8_7k2Nu7SBI99LiX#s,CCih'q^pFXk/-B\R/d8!!.c;:32kT-TlC5(l<F5NPm4d7>4"UPtg$+3eLaVI+\neY>gHmoih9*AIMB#aO&=nl#l"369M&e_@i8e`EN=c:VpuW)$174M`r*mP/O?W%bN_;,a%Uca.XY+s/a/ZsLL#3<nhOCn$mq1d?BPVW_dVJMjPZ2RhK'>/r:*)TQ_E1saIm%L>.ArbhBE2SJ1?$4cd=c\f/#1Y]M;f*r2(.G9":!WPVZ5IqTbDUN,S3@.m<@R]2cF#,?!q3a=0]L0<Oa2^iI3BkL'7X9`1T=%=[cs0DFEl\s>fo4[Yi>L?-3i6:uKqiog:/8m*Ro]\2)U<"HVdNTGO/c`d5FuV'#=gsaJ)K>_K9qU'^?+bVLm7<*Hi'@H.eE?.8k(:bPOmFU\5I!(B#uYF+(N't!.S,`i)d,>nFOEDZ4tQi2kqCZ-`u$Vj.Xj,e(5SHS@WU4rGH8OLPrU5U8@&\qAn4+N,SmA&Xk6)1tL,9kul7aCt":Y0*'m=1^CiUHiEqg88-q`&@KVa<GAs:;]'?NQ<E%TZBjSfLUs'CL2h4<=]nmjBTCB-P*0iIE5I;62<skc(ZHlp5Kl_XNHB:A^/s\s^n4FEfFTd+6_.+R;n`-B?1tHKYG6_+bPl2ZQ==Ep3^!pIhl5iR3$gRF=Y)aS&2H!ri1\s:d9_=:IK`G]3OLU_RoMB32.CRBZa>\X(BCGDn(o@eAb^tu*-JdERI?*P(Pj69et%ol2"d*>2qs39s6!,K#L)"oqE/Q/gb#7H\QZAg]RlI2V&R.jBc49*VIX+G%J,JBAjcUN(7jq'@68B$o%!'9`0A+0[a:#&)RQf?Q'@_'L$@[Aa1OG1C'D3mbHu-i2[Tia"E7#.3Bk5A_nh"ZKNl16>s^%8*8?T<1^sK4^J.11<4!ZVhu%4c%<(,;:S0hqbfgcr3I3FVo!;uTmQGN5%oQSW9YQ+i[/fClQc.$)'fE*oSSiNoW0q"C2rF\P*B,*'2GZq;HKaOKDqCLr=;c[?TMFU+<G^_qq_'q-E$MmWrJ0f0d2_j'0eq)1pQ/$EeUdEt'[;p%A?2RrNV3H39r;Wm:"(kgVI;6FFr7#\/D6o!&kR(C>MJ)C-JIJeV4)1gfBtc.Q.7G`/QDaH_n9lJ&^ARu=8grE7]AtfG=JJ2o*m(Mlo8C%Xj0:%>;Kqrr6WFn^S7.m:TpYj)&gOfY)-G*l^j+;hr"'s*>]NYSt7R+7261Ei>^RYqtKQkhD'!WY,X:W"&5F:OW"clW!cku).J3%'Q#?ZZPp'D\Q`aDCUY[GKS2I5nc[@((sQd<[[/Xuk#"uQf/u"("]q,+;n5qU':N5>A1b#2F,apLqf>9fft3O)K"f"f\Ka-r)K6gjWoN@I1adG:f]a1LrOdQ9^N;4He>_dp?[P)H1S(mAeKq0BFjIH,'Dam\-:W&?\cOA_>N+^%d4M^L!eDh)<eT^K,s`9!fHpd'BI9Wl-0%SHXQ\E9Aqc<?QW(>SCMZ[onQGE57<:Ls`DZD(Q-A@NNTD&sdVnYYHsDrm"i$>6g=MX&Ir^^;CcW!mIf;WmCCe#4\a'F?L*m0^QQ0`&%Q:+&)B*qfehrfKk&Ab7SWN;$U?f!G%=[SQ>bcq.^u^ub[l=,^UN,,HqM%r'DfM`=(0',/CUCR[G=4he8kOubM%uE>HhZqghcP+JUu%f7[E[mAC!]qbG%Y;iWm"g?i:=[k3ghhSf!V%&k(lNEpQ,U)2jQRRpb4$A-6ja&1)tg*i<YGg(3"H+G7SS9e>&?&r8/H-ldkJLW)K*=$psp,HDWLQ*k:`uHcWD9\)otAkk40:P2bMI;m6nniSh7ahfe]1k8*^-k0*F>-ZuBFLC?M;^PKZ_4.,roeZe(qDLW^@lKJ8=lePn!Dd3KK-RL04%^Urtncd1V`l@lNq;&]/e*4HWX)D4_LHdd(<B9#<F0Ag8I9-S)^V%Upp2SEI&@D&H3j-1[YIJH?o(!+r%"/!JEHZL`!cogR%6F"Nku2ie^:q<_>Rn=>kd^oqFsWgPft5f/\GfaqY9S"S1V3L`gGLTJW8d)Df>YeWdJ4>Q"UY@(?S\TYEj/iF:<l@8DB$._f6-_hr:f#^Ji]0^peH.eFEgp,`U>`%+!!k<I<Y/:Kn.P9dJ"s+7s!-thni"$<quRh,6Vt)h;iUcLXX.%0`G^5WXHh]bXHg(]p=;#<C_`'I]]/Yb]RuJK3ukD1\fC][U%Z7?bUoUQBi:()2XFa=Q&,qE63+SAXDMF?'\c>Z+oWVE&hMHHO#mKQ^h,^FP-!Gl3\W&LJ^r0&sAXq=]nnk^B"?95!D/3Y?np'YkOm@MG*;6AcFdmQT9,HEa!V5@GeJ.f:XC.%MKHfTJf[mHX**A#>^pR_)XIgkMoX1S5ouoUC>+cRDcT*U;J&ED?pD/*W<[Mpp^J&GTA?TK*MnekUnJ?(EI[)Eb<>klTY+jVkk35/-0*s>R]be_)T_CI%'h(WT,`EMN:DY-2B.-,JU5QFtt`GPsrf2qm)-?RkJ']#\\t=*$-/mP*.$"2F35qg83<K<.I0&1ai?QGjEq_)`MY>(T;_F]=U/CjPf%uOkmQh#<b!u/e5U`j91m8o>V#+@@uM`_f&$]`m8W:>cOm_7\I%7Y#1d^Skoh:Pln*D1G`U^!ZV^>/Y@LRl@e%%l;Ue02@'is`"<t/N1Q(/?IZHNN91-(YT)@D.s$>^/YE$]G:Y%+"9;o`G(aRK\"]UkGUfK<TW;%Y`4'!KM2@)a$$6.jhYm?GI0D+p">T`Jq8&B6)<6#/kdfoQ1<#6*]S[MQoq\B/puJ-BTlArn=UQK%-j*EMM@gdH$gWB-)e#:2NT04+5fYlE'B]bg<9D-<(D[d@hMj^ZSdkdLcl`>Y@6J!c?qFa%E05MAmZkochp&'KnJt7o&-7;@-n$Jf+p)(RH?qWEm4&UgV4om+5/`=\rn4Vj5kY>3aur$a&/IY<*/CWkGZr5Kk$t4VhpBhN;cE4-`)^IJ*WhTCJjobEdaHR:;7m\.#M"Zd"(HBc9Lft`=F:[8fH?Dpr4,,/acO$bp^9!RbR#JDMZl<_JTad`:'k60;1Wa]LKJiP3!f845inJU)*qB;LheGNSX8f/oA].Beq1C8il!\]7KD^Nh"4iK'%EnNOHfN4Bb2PL5=c>mGp(t)+:bYn0>01g9g'lo'a-"Y,UK+E(3Iqs$2!+#8N$92FV6OrldMbf:J-Fppr\mddC'E.O?`jR,`k7m#pbTt!XU-65QV6;O?`jR,`k7m#pbTt!XU-65QV6;O?`jR,`k7m#pbTt!XU-65QV6;O?`jR,`k7m#pbTt!XU-65QV6;O?`jR,`k7m#pbTt!XU-65QV6;O?`jR,`k7m#pbTt!XU-65QV6;O?`jR,`k7m#pbTt!du6g57eRo,l~>endstream
endobj
584 0 obj
<<
/Contents 1139 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.3119446b432c1228375b8b28cf940123 583 0 R /FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
585 0 obj
<<
/Contents 1140 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
586 0 obj
<<
/Contents 1141 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
587 0 obj
<<
/Contents 1142 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
588 0 obj
<<
/Contents 1143 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
589 0 obj
<<
/Contents 1144 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
590 0 obj
<<
/Contents 1145 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
591 0 obj
<<
/Contents 1146 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
592 0 obj
<<
/Contents 1147 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
593 0 obj
<<
/Contents 1148 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
594 0 obj
<<
/Contents 1149 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
595 0 obj
<<
/Contents 1150 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
596 0 obj
<<
/Contents 1151 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
597 0 obj
<<
/Contents 1152 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
598 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intel.com/content/dam/doc/datasheet/atom-d2000-n2000-vol-2-datasheet.pdf)
>> /Border [ 0 0 0 ] /Rect [ 80.02362 583.8236 469.1036 595.8236 ] /Subtype /Link /Type /Annot
>>
endobj
599 0 obj
<<
/Annots [ 598 0 R ] /Contents 1153 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
600 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/pciutils/pciids)
>> /Border [ 0 0 0 ] /Rect [ 65.02362 550.7736 205.6336 562.7736 ] /Subtype /Link /Type /Annot
>>
endobj
601 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.jedec.org/sites/default/files/docs/4_01_02R19.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 165.4236 324.9336 177.4236 ] /Subtype /Link /Type /Annot
>>
endobj
602 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.jedec.org/sites/default/files/docs/4_01_02_10R17.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 153.4236 341.6136 165.4236 ] /Subtype /Link /Type /Annot
>>
endobj
603 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.jedec.org/sites/default/files/docs/4_01_02_11R24.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 141.4236 341.6136 153.4236 ] /Subtype /Link /Type /Annot
>>
endobj
604 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.jedec.org/sites/default/files/docs/4_01_02_12R23A.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 129.4236 348.2836 141.4236 ] /Subtype /Link /Type /Annot
>>
endobj
605 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.simmtester.com/News/PublicationArticle/184)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 117.4236 308.7536 129.4236 ] /Subtype /Link /Type /Annot
>>
endobj
606 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.simmtester.com/News/PublicationArticle/153)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 105.4236 308.7536 117.4236 ] /Subtype /Link /Type /Annot
>>
endobj
607 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.simmtester.com/News/PublicationArticle/101)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 93.42362 308.7536 105.4236 ] /Subtype /Link /Type /Annot
>>
endobj
608 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://en.wikipedia.org/wiki/Serial_presence_detect)
>> /Border [ 0 0 0 ] /Rect [ 311.5336 93.42362 536.0736 105.4236 ] /Subtype /Link /Type /Annot
>>
endobj
609 0 obj
<<
/Annots [ 600 0 R 601 0 R 602 0 R 603 0 R 604 0 R 605 0 R 606 0 R 607 0 R 608 0 R ] /Contents 1154 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
610 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://trustedcomputinggroup.org)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 130.7736 206.5436 142.7736 ] /Subtype /Link /Type /Annot
>>
endobj
611 0 obj
<<
/Annots [ 610 0 R ] /Contents 1155 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
612 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://trustedcomputinggroup.org/wp-content/uploads/TCG_EFI_Platform_1_22_Final_-v15.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 603.8236 314.8736 615.8236 ] /Subtype /Link /Type /Annot
>>
endobj
613 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://trustedcomputinggroup.org/wp-content/uploads/TCG_PCClientImplementation_1-21_1_00.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 585.8236 457.1736 597.8236 ] /Subtype /Link /Type /Annot
>>
endobj
614 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://trustedcomputinggroup.org/wp-content/uploads/EFI-Protocol-Specification-rev13-160330final.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 567.8236 253.7436 579.8236 ] /Subtype /Link /Type /Annot
>>
endobj
615 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://trustedcomputinggroup.org/wp-content/uploads/PC-ClientSpecific_Platform_Profile_for_TPM_2p0_Systems_v51.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 549.8236 298.1836 561.8236 ] /Subtype /Link /Type /Annot
>>
endobj
616 0 obj
<<
/Annots [ 612 0 R 613 0 R 614 0 R 615 0 R ] /Contents 1156 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
617 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 677 0 R /XYZ 57.02362 301.0236 0 ] /Rect [ 110.5936 241.2236 216.1736 253.2236 ] /Subtype /Link /Type /Annot
>>
endobj
618 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 477.8236 0 ] /Rect [ 80.02362 205.9736 148.9336 217.9736 ] /Subtype /Link /Type /Annot
>>
endobj
619 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 624 0 R /XYZ 57.02362 400.6236 0 ] /Rect [ 105.0436 187.2236 188.4036 199.2236 ] /Subtype /Link /Type /Annot
>>
endobj
620 0 obj
<<
/Annots [ 617 0 R 618 0 R 619 0 R ] /Contents 1157 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
621 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 677 0 R /XYZ 57.02362 301.0236 0 ] /Rect [ 110.5936 711.6236 216.1736 723.6236 ] /Subtype /Link /Type /Annot
>>
endobj
622 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 680 0 R /XYZ 57.02362 477.8236 0 ] /Rect [ 80.02362 676.3736 148.9336 688.3736 ] /Subtype /Link /Type /Annot
>>
endobj
623 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 624 0 R /XYZ 57.02362 400.6236 0 ] /Rect [ 105.0436 657.6236 188.4036 669.6236 ] /Subtype /Link /Type /Annot
>>
endobj
624 0 obj
<<
/Annots [ 621 0 R 622 0 R 623 0 R ] /Contents 1158 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
625 0 obj
<<
/BaseFont /Courier-Bold /Encoding /WinAnsiEncoding /Name /F5 /Subtype /Type1 /Type /Font
>>
endobj
626 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 149.2836 294.8483 233.3436 306.8483 ] /Subtype /Link /Type /Annot
>>
endobj
627 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.jedec.org/system/files/docs/JESD216D-01.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 106.8483 314.8936 118.8483 ] /Subtype /Link /Type /Annot
>>
endobj
628 0 obj
<<
/Annots [ 626 0 R 627 0 R ] /Contents 1159 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
629 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/qemu/qemu/blob/v7.0.0/hw/pci-host/i440fx.c)
>> /Border [ 0 0 0 ] /Rect [ 127.6036 693.0236 404.4036 705.0236 ] /Subtype /Link /Type /Annot
>>
endobj
630 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://wiki.qemu.org/File:29054901.pdf)
>> /Border [ 0 0 0 ] /Rect [ 179.3136 675.0236 353.8436 687.0236 ] /Subtype /Link /Type /Annot
>>
endobj
631 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html)
>> /Border [ 0 0 0 ] /Rect [ 80.02362 187.0236 464.5836 199.0236 ] /Subtype /Link /Type /Annot
>>
endobj
632 0 obj
<<
/Annots [ 629 0 R 630 0 R 631 0 R ] /Contents 1160 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
633 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intel.com/content/www/us/en/processors/atom/atom-z8000-datasheet-vol-2.html)
>> /Border [ 0 0 0 ] /Rect [ 80.02362 726.0236 482.9436 738.0236 ] /Subtype /Link /Type /Annot
>>
endobj
634 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/pentium-celeron-n-series-datasheet-vol-2.pdf)
>> /Border [ 0 0 0 ] /Rect [ 42.3678 696.0236 575.9078 708.0236 ] /Subtype /Link /Type /Annot
>>
endobj
635 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 149.2836 227.0236 233.3436 239.0236 ] /Subtype /Link /Type /Annot
>>
endobj
636 0 obj
<<
/Annots [ 633 0 R 634 0 R 635 0 R ] /Contents 1161 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
637 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 149.2836 669.0236 233.3436 681.0236 ] /Subtype /Link /Type /Annot
>>
endobj
638 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/products/docs/chipsets/300-series-chipset-pch-datasheet-vol-2.html)
>> /Border [ 0 0 0 ] /Rect [ 259.8836 317.0236 532.7636 329.0236 ] /Subtype /Link /Type /Annot
>>
endobj
639 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/products/docs/chipsets/300-series-chipset-pch-datasheet-vol-2.html)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 305.0236 268.2036 317.0236 ] /Subtype /Link /Type /Annot
>>
endobj
640 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/products/docs/chipsets/300-series-chipset-on-package-pch-datasheet-vol-2.html)
>> /Border [ 0 0 0 ] /Rect [ 317.6936 217.0236 535.5536 229.0236 ] /Subtype /Link /Type /Annot
>>
endobj
641 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/products/docs/chipsets/300-series-chipset-on-package-pch-datasheet-vol-2.html)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 205.0236 378.8036 217.0236 ] /Subtype /Link /Type /Annot
>>
endobj
642 0 obj
<<
/Annots [ 637 0 R 638 0 R 639 0 R 640 0 R 641 0 R ] /Contents 1162 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
643 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 149.2836 361.0236 233.3436 373.0236 ] /Subtype /Link /Type /Annot
>>
endobj
644 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 255.7736 441.5836 267.7736 ] /Subtype /Link /Type /Annot
>>
endobj
645 0 obj
<<
/Annots [ 643 0 R 644 0 R ] /Contents 1163 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
646 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 149.2836 621.0236 233.3436 633.0236 ] /Subtype /Link /Type /Annot
>>
endobj
647 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 149.2836 277.0236 233.3436 289.0236 ] /Subtype /Link /Type /Annot
>>
endobj
648 0 obj
<<
/Annots [ 646 0 R 647 0 R ] /Contents 1164 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
649 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://web.archive.org/web/20170506220426/https://www.intel.com/content/www/us/en/software-developers/intel-txt-software-development-guide.html)
>> /Border [ 0 0 0 ] /Rect [ 79.80362 569.0236 534.4536 581.0236 ] /Subtype /Link /Type /Annot
>>
endobj
650 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://web.archive.org/web/20170506220426/https://www.intel.com/content/www/us/en/software-developers/intel-txt-software-development-guide.html)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 557.0236 268.2036 569.0236 ] /Subtype /Link /Type /Annot
>>
endobj
651 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://usermanual.wiki/Document/inteltxtsoftwaredevelopmentguide.1721028921)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 545.0236 416.6336 557.0236 ] /Subtype /Link /Type /Annot
>>
endobj
652 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 149.2836 247.0236 233.3436 259.0236 ] /Subtype /Link /Type /Annot
>>
endobj
653 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/products/docs/processors/core/7th-and-8th-gen-core-family-mobile-u-y-processor-lines-i-o-datasheet-vol-2.html)
>> /Border [ 0 0 0 ] /Rect [ 301.0036 159.0236 537.7636 171.0236 ] /Subtype /Link /Type /Annot
>>
endobj
654 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/products/docs/processors/core/7th-and-8th-gen-core-family-mobile-u-y-processor-lines-i-o-datasheet-vol-2.html)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 147.0236 496.5636 159.0236 ] /Subtype /Link /Type /Annot
>>
endobj
655 0 obj
<<
/Annots [ 649 0 R 650 0 R 651 0 R 652 0 R 653 0 R 654 0 R ] /Contents 1165 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
656 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 665.7736 489.5836 677.7736 ] /Subtype /Link /Type /Annot
>>
endobj
657 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/dam/www/public/us/en/documents/technical-specifications/300-series-chipset-on-package-pch-datasheet-vol-1.pdf)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 647.7736 738.5936 659.7736 ] /Subtype /Link /Type /Annot
>>
endobj
658 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html)
>> /Border [ 0 0 0 ] /Rect [ 78.7728 441.0236 539.5028 453.0236 ] /Subtype /Link /Type /Annot
>>
endobj
659 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intel.com/content/www/us/en/processors/atom/atom-c2000-microserver-datasheet.html)
>> /Border [ 0 0 0 ] /Rect [ 80.02362 323.0236 513.4936 335.0236 ] /Subtype /Link /Type /Annot
>>
endobj
660 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/c620-series-chipset-datasheet.pdf)
>> /Border [ 0 0 0 ] /Rect [ 64.3128 205.0236 553.9628 217.0236 ] /Subtype /Link /Type /Annot
>>
endobj
661 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/processors/atom/atom-technical-resources.html)
>> /Border [ 0 0 0 ] /Rect [ 80.02362 87.02362 475.1436 99.02362 ] /Subtype /Link /Type /Annot
>>
endobj
662 0 obj
<<
/Annots [ 656 0 R 657 0 R 658 0 R 659 0 R 660 0 R 661 0 R ] /Contents 1166 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
663 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 149.2836 497.0236 233.3436 509.0236 ] /Subtype /Link /Type /Annot
>>
endobj
664 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 149.2836 289.0236 233.3436 301.0236 ] /Subtype /Link /Type /Annot
>>
endobj
665 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://ark.intel.com/products/series/98463/Intel-C600-Series-Chipsets)
>> /Border [ 0 0 0 ] /Rect [ 77.02362 164.0236 387.6936 176.0236 ] /Subtype /Link /Type /Annot
>>
endobj
666 0 obj
<<
/Annots [ 663 0 R 664 0 R 665 0 R ] /Contents 1167 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
667 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 723.7736 441.5836 735.7736 ] /Subtype /Link /Type /Annot
>>
endobj
668 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intel.com/content/dam/www/public/us/en/documents/product-specifications/vt-directed-io-spec.pdf)
>> /Border [ 0 0 0 ] /Rect [ 68.7728 566.0236 549.5028 578.0236 ] /Subtype /Link /Type /Annot
>>
endobj
669 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://ark.intel.com/products/series/98915/Intel-C610-Series-Chipsets)
>> /Border [ 0 0 0 ] /Rect [ 77.02362 368.0236 387.6936 380.0236 ] /Subtype /Link /Type /Annot
>>
endobj
670 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 149.2836 142.0236 233.3436 154.0236 ] /Subtype /Link /Type /Annot
>>
endobj
671 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html)
>> /Border [ 0 0 0 ] /Rect [ 80.02362 109.0236 464.5836 121.0236 ] /Subtype /Link /Type /Annot
>>
endobj
672 0 obj
<<
/Annots [ 667 0 R 668 0 R 669 0 R 670 0 R 671 0 R ] /Contents 1168 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
673 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html)
>> /Border [ 0 0 0 ] /Rect [ 80.02362 672.0236 469.5836 684.0236 ] /Subtype /Link /Type /Annot
>>
endobj
674 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mailto:chipsec@intel.com)
>> /Border [ 0 0 0 ] /Rect [ 149.2836 379.0236 233.3436 391.0236 ] /Subtype /Link /Type /Annot
>>
endobj
675 0 obj
<<
/Annots [ 673 0 R 674 0 R ] /Contents 1169 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
676 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/chipsec/chipsec/wiki/files/training/OSFC_2018_CHIPSEC_Workshop.pdf)
>> /Border [ 0 0 0 ] /Rect [ 65.02362 352.2236 261.7536 364.2236 ] /Subtype /Link /Type /Annot
>>
endobj
677 0 obj
<<
/Annots [ 676 0 R ] /Contents 1170 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
678 0 obj
<<
/Contents 1171 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
679 0 obj
<<
/Contents 1172 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
680 0 obj
<<
/Contents 1173 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
681 0 obj
<<
/BaseFont /Courier-Oblique /Encoding /WinAnsiEncoding /Name /F6 /Subtype /Type1 /Type /Font
>>
endobj
682 0 obj
<<
/Contents 1174 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
683 0 obj
<<
/Contents 1175 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
684 0 obj
<<
/Contents 1176 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
685 0 obj
<<
/Contents 1177 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
686 0 obj
<<
/Contents 1178 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
687 0 obj
<<
/Contents 1179 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
688 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html)
>> /Border [ 0 0 0 ] /Rect [ 143.0236 357.3736 513.1436 369.3736 ] /Subtype /Link /Type /Annot
>>
endobj
689 0 obj
<<
/Annots [ 688 0 R ] /Contents 1180 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
690 0 obj
<<
/Contents 1181 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
691 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html)
>> /Border [ 0 0 0 ] /Rect [ 80.02362 408.0236 476.8336 420.0236 ] /Subtype /Link /Type /Annot
>>
endobj
692 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://spectreattack.com/spectre.pdf)
>> /Border [ 0 0 0 ] /Rect [ 120.0436 390.0236 283.4536 402.0236 ] /Subtype /Link /Type /Annot
>>
endobj
693 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://meltdownattack.com/meltdown.pdf)
>> /Border [ 0 0 0 ] /Rect [ 128.3736 372.0236 311.7836 384.0236 ] /Subtype /Link /Type /Annot
>>
endobj
694 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://software.intel.com/sites/default/files/managed/c5/63/336996-Speculative-Execution-Side-Channel-Mitigations.pdf)
>> /Border [ 0 0 0 ] /Rect [ 44.5778 342.0236 573.6978 354.0236 ] /Subtype /Link /Type /Annot
>>
endobj
695 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://support.google.com/faqs/answer/7625886)
>> /Border [ 0 0 0 ] /Rect [ 80.02362 312.0236 296.2536 324.0236 ] /Subtype /Link /Type /Annot
>>
endobj
696 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://uefi.org/)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 145.8236 213.4136 157.8236 ] /Subtype /Link /Type /Annot
>>
endobj
697 0 obj
<<
/Annots [ 691 0 R 692 0 R 693 0 R 694 0 R 695 0 R 696 0 R ] /Contents 1182 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
698 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://uefi.org/)
>> /Border [ 0 0 0 ] /Rect [ 307.6936 477.0236 426.0736 489.0236 ] /Subtype /Link /Type /Annot
>>
endobj
699 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.kb.cert.org/vuls/id/976132)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 224.4236 498.8936 236.4236 ] /Subtype /Link /Type /Annot
>>
endobj
700 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intelsecurity.com/advanced-threat-research/content/WP_Intel_ATR_S3_ResBS_Vuln.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 206.4236 324.9036 218.4236 ] /Subtype /Link /Type /Annot
>>
endobj
701 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://events.ccc.de/congress/2014/Fahrplan/system/attachments/2557/original/AttacksOnUEFI_Slides.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 176.4236 168.1736 188.4236 ] /Subtype /Link /Type /Annot
>>
endobj
702 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://bromiumlabs.files.wordpress.com/2015/01/venamis_whitepaper.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 158.4236 175.4036 170.4236 ] /Subtype /Link /Type /Annot
>>
endobj
703 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://blog.cr4.sh/2015/02/exploiting-uefi-boot-script-table.html)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 140.4236 254.8736 152.4236 ] /Subtype /Link /Type /Annot
>>
endobj
704 0 obj
<<
/Annots [ 698 0 R 699 0 R 700 0 R 701 0 R 702 0 R 703 0 R ] /Contents 1183 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
705 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.defcon.org/images/defcon-16/dc16-presentations/brossard/defcon-16-brossard-wp.pdf)
>> /Border [ 0 0 0 ] /Rect [ 161.7036 480.6236 532.4336 492.6236 ] /Subtype /Link /Type /Annot
>>
endobj
706 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.defcon.org/images/defcon-16/dc16-presentations/brossard/defcon-16-brossard-wp.pdf)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 468.6236 126.7036 480.6236 ] /Subtype /Link /Type /Annot
>>
endobj
707 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://syscan.org/index.php/download/get/6e597f6067493dd581eed737146f3afb/SyScan2014_CoreyKallenberg_SetupforFailureDefeatingSecureBoot.zip)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 285.6236 277.3336 297.6236 ] /Subtype /Link /Type /Annot
>>
endobj
708 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.defcon.org/images/defcon-22/dc-22-presentations/Bulygin-Bazhaniul-Furtak-Loucaides/DEFCON-22-Bulygin-Bazhaniul-Furtak-Loucaides-Summary-of-attacks-against-BIOS-UPDATED.pdf)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 255.6236 329.5736 267.6236 ] /Subtype /Link /Type /Annot
>>
endobj
709 0 obj
<<
/Annots [ 705 0 R 706 0 R 707 0 R 708 0 R ] /Contents 1184 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
710 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://powerofcommunity.net/poc2007/sunbing.pdf)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 685.4236 351.2236 697.4236 ] /Subtype /Link /Type /Annot
>>
endobj
711 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.c7zero.info/stuff/Windows8SecureBoot_Bulygin-Furtak-Bazhniuk_BHUSA2013.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 385.4236 317.1436 397.4236 ] /Subtype /Link /Type /Annot
>>
endobj
712 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://bromiumlabs.files.wordpress.com/2015/01/speed_racer_whitepaper.pdf)
>> /Border [ 0 0 0 ] /Rect [ 162.6336 289.4236 220.9936 301.4236 ] /Subtype /Link /Type /Annot
>>
endobj
713 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.c7zero.info/stuff/Windows8SecureBoot_Bulygin-Furtak-Bazhniuk_BHUSA2013.pdf)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 226.1736 360.1436 238.1736 ] /Subtype /Link /Type /Annot
>>
endobj
714 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://bromiumlabs.files.wordpress.com/2015/01/speed_racer_whitepaper.pdf)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 208.1736 158.3836 220.1736 ] /Subtype /Link /Type /Annot
>>
endobj
715 0 obj
<<
/Annots [ 710 0 R 711 0 R 712 0 R 713 0 R 714 0 R ] /Contents 1185 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
716 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html)
>> /Border [ 0 0 0 ] /Rect [ 143.0236 102.3736 513.1436 114.3736 ] /Subtype /Link /Type /Annot
>>
endobj
717 0 obj
<<
/Annots [ 716 0 R ] /Contents 1186 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
718 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://blog.ptsecurity.com/2018/10/intel-me-manufacturing-mode-macbook.html)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 544.7736 411.0436 556.7736 ] /Subtype /Link /Type /Annot
>>
endobj
719 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/coreboot/coreboot/blob/master/src/soc/intel/*/include/soc/pci_devs.h)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 526.0236 116.4836 538.0236 ] /Subtype /Link /Type /Annot
>>
endobj
720 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/coreboot/coreboot/blob/master/src/soc/intel/apollolake/cse.c)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 471.1736 403.8436 483.1736 ] /Subtype /Link /Type /Annot
>>
endobj
721 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/coreboot/coreboot/blob/master/src/southbridge/intel/*/pch.h)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 395.6236 88.13362 407.6236 ] /Subtype /Link /Type /Annot
>>
endobj
722 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/coreboot/coreboot/blob/master/src/southbridge/intel/*/me.h)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 359.2236 82.02362 371.2236 ] /Subtype /Link /Type /Annot
>>
endobj
723 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/coreboot/coreboot/blob/master/src/southbridge/intel/*/me_status.c)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 188.4236 127.0336 200.4236 ] /Subtype /Link /Type /Annot
>>
endobj
724 0 obj
<<
/Annots [ 718 0 R 719 0 R 720 0 R 721 0 R 722 0 R 723 0 R ] /Contents 1187 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
725 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/coreboot/coreboot/blob/master/src/cpu/intel/model_206ax/finalize.c)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 314.9736 477.9736 326.9736 ] /Subtype /Link /Type /Annot
>>
endobj
726 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/coreboot/coreboot/blob/master/src/soc/intel/broadwell/include/soc/msr.h)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 296.9736 499.0736 308.9736 ] /Subtype /Link /Type /Annot
>>
endobj
727 0 obj
<<
/Annots [ 725 0 R 726 0 R ] /Contents 1188 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
728 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.invisiblethingslab.com/resources/bh08/part2-full.pdf)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 582.6236 331.2236 594.6236 ] /Subtype /Link /Type /Annot
>>
endobj
729 0 obj
<<
/Annots [ 728 0 R ] /Contents 1189 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
730 0 obj
<<
/Contents 1190 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
731 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.ssi.gouv.fr/archive/fr/sciences/fichiers/lti/cansecwest2006-duflot.pdf)
>> /Border [ 0 0 0 ] /Rect [ 147.6336 592.6236 428.3036 604.6236 ] /Subtype /Link /Type /Annot
>>
endobj
732 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://fawlty.cs.usfca.edu/~cruse/cs630f06/duflot.pdf)
>> /Border [ 0 0 0 ] /Rect [ 219.3136 526.6236 461.5936 538.6236 ] /Subtype /Link /Type /Annot
>>
endobj
733 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://phrack.org/issues/65/7.html)
>> /Border [ 0 0 0 ] /Rect [ 483.8336 526.6236 535.5036 538.6236 ] /Subtype /Link /Type /Annot
>>
endobj
734 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://phrack.org/issues/65/7.html)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 514.6236 141.5036 526.6236 ] /Subtype /Link /Type /Annot
>>
endobj
735 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html)
>> /Border [ 0 0 0 ] /Rect [ 143.0236 233.3736 513.1436 245.3736 ] /Subtype /Link /Type /Annot
>>
endobj
736 0 obj
<<
/Annots [ 731 0 R 732 0 R 733 0 R 734 0 R 735 0 R ] /Contents 1191 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
737 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.ssi.gouv.fr/uploads/IMG/pdf/IT_Defense_2010_final.pdf)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 486.6236 346.2336 498.6236 ] /Subtype /Link /Type /Annot
>>
endobj
738 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.defcon.org/images/defcon-22/dc-22-presentations/Bulygin-Bazhaniul-Furtak-Loucaides/DEFCON-22-Bulygin-Bazhaniul-Furtak-Loucaides-Summary-of-attacks-against-BIOS-UPDATED.pdf)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 468.6236 323.4636 480.6236 ] /Subtype /Link /Type /Annot
>>
endobj
739 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.invisiblethingslab.com/resources/misc09/smm_cache_fun.pdf)
>> /Border [ 0 0 0 ] /Rect [ 77.02362 94.62362 322.6536 106.6236 ] /Subtype /Link /Type /Annot
>>
endobj
740 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://cansecwest.com/csw09/csw09-duflot.pdf)
>> /Border [ 0 0 0 ] /Rect [ 344.8936 94.62362 527.1836 106.6236 ] /Subtype /Link /Type /Annot
>>
endobj
741 0 obj
<<
/Annots [ 737 0 R 738 0 R 739 0 R 740 0 R ] /Contents 1192 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
742 0 obj
<<
/Contents 1193 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
743 0 obj
<<
/Contents 1194 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
744 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.flashrom.org/)
>> /Border [ 0 0 0 ] /Rect [ 419.3736 628.4236 457.7136 640.4236 ] /Subtype /Link /Type /Annot
>>
endobj
745 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.flashrom.org/)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 559.1736 138.3636 571.1736 ] /Subtype /Link /Type /Annot
>>
endobj
746 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.mitre.org/capabilities/cybersecurity/overview/cybersecurity-blog/copernicus-question-your-assumptions-about)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 540.4236 373.4736 552.4236 ] /Subtype /Link /Type /Annot
>>
endobj
747 0 obj
<<
/Annots [ 744 0 R 745 0 R 746 0 R ] /Contents 1195 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
748 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.blackhat.com/docs/us-15/materials/us-15-Domas-The-Memory-Sinkhole-Unleashing-An-x86-Design-Flaw-Allowing-Universal-Privilege-Escalation.pdf)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 729.0236 337.3236 741.0236 ] /Subtype /Link /Type /Annot
>>
endobj
749 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.blackhat.com/docs/us-15/materials/us-15-Domas-The-Memory-Sinkhole-Unleashing-An-x86-Design-Flaw-Allowing-Universal-Privilege-Escalation-wp.pdf)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 711.0236 228.9536 723.0236 ] /Subtype /Link /Type /Annot
>>
endobj
750 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.c7zero.info/stuff/AllYourBoot_csw14-intel-final.pdf)
>> /Border [ 0 0 0 ] /Rect [ 448.8436 277.8236 525.5436 289.8236 ] /Subtype /Link /Type /Annot
>>
endobj
751 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.c7zero.info/stuff/AllYourBoot_csw14-intel-final.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 265.8236 117.6036 277.8236 ] /Subtype /Link /Type /Annot
>>
endobj
752 0 obj
<<
/Annots [ 748 0 R 749 0 R 750 0 R 751 0 R ] /Contents 1196 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
753 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.intelsecurity.com/advanced-threat-research/content/data/REConBrussels2017_BARing_the_system.pdf)
>> /Border [ 0 0 0 ] /Rect [ 57.02362 485.8236 391.5836 497.8236 ] /Subtype /Link /Type /Annot
>>
endobj
754 0 obj
<<
/Annots [ 753 0 R ] /Contents 1197 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
755 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.c7zero.info/stuff/ANewClassOfVulnInSMIHandlers_csw2015.pdf)
>> /Border [ 0 0 0 ] /Rect [ 197.4936 705.0236 504.7936 717.0236 ] /Subtype /Link /Type /Annot
>>
endobj
756 0 obj
<<
/Annots [ 755 0 R ] /Contents 1198 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
757 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.virustotal.com/gui/join-us)
>> /Border [ 0 0 0 ] /Rect [ 97.02362 563.8236 261.5136 575.8236 ] /Subtype /Link /Type /Annot
>>
endobj
758 0 obj
<<
/Annots [ 757 0 R ] /Contents 1199 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
759 0 obj
<<
/Contents 1200 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
760 0 obj
<<
/Contents 1201 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
761 0 obj
<<
/Contents 1202 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
762 0 obj
<<
/Contents 1203 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
763 0 obj
<<
/Contents 1204 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
764 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.oracle.com/technetwork/topics/security/cpujan2015-1972971.html)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 606.5736 439.6036 618.5736 ] /Subtype /Link /Type /Annot
>>
endobj
765 0 obj
<<
/Annots [ 764 0 R ] /Contents 1205 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
766 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://xenbits.xen.org/xsa/advisory-188.html)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 314.6122 299.4936 326.6122 ] /Subtype /Link /Type /Annot
>>
endobj
767 0 obj
<<
/Annots [ 766 0 R ] /Contents 1206 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
768 0 obj
<<
/Contents 1207 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
769 0 obj
<<
/Contents 1208 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
770 0 obj
<<
/Contents 1209 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
771 0 obj
<<
/Contents 1210 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
772 0 obj
<<
/Contents 1211 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
773 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://marc.info/?l=oss-security&m=143155206320935&w=2)
>> /Border [ 0 0 0 ] /Rect [ 189.5136 124.0236 301.2036 136.0236 ] /Subtype /Link /Type /Annot
>>
endobj
774 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://access.redhat.com/articles/1444903)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 106.0236 308.9636 118.0236 ] /Subtype /Link /Type /Annot
>>
endobj
775 0 obj
<<
/Annots [ 773 0 R 774 0 R ] /Contents 1212 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
776 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://docs.microsoft.com/en-us/windows-hardware/design/device-experiences/oem-uefi-wsmt)
>> /Border [ 0 0 0 ] /Rect [ 105.8636 301.4236 525.4336 313.4236 ] /Subtype /Link /Type /Annot
>>
endobj
777 0 obj
<<
/Annots [ 776 0 R ] /Contents 1213 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
778 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0008/)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 461.2236 128.3736 473.2236 ] /Subtype /Link /Type /Annot
>>
endobj
779 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/chipsec/chipsec/blob/master/.flake8)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 407.2236 203.3936 419.2236 ] /Subtype /Link /Type /Annot
>>
endobj
780 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0020/)
>> /Border [ 0 0 0 ] /Rect [ 100.0236 353.2236 133.9336 365.2236 ] /Subtype /Link /Type /Annot
>>
endobj
781 0 obj
<<
/Annots [ 778 0 R 779 0 R 780 0 R ] /Contents 1214 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
782 0 obj
<<
/Contents 1215 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
783 0 obj
<<
/Contents 1216 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
784 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0498/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 738.0236 102.4936 750.0236 ] /Subtype /Link /Type /Annot
>>
endobj
785 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/python/cpython/issues/80998)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 696.0236 110.2836 708.0236 ] /Subtype /Link /Type /Annot
>>
endobj
786 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://peps.python.org/pep-0483/)
>> /Border [ 0 0 0 ] /Rect [ 77.02362 579.2236 238.2036 591.2236 ] /Subtype /Link /Type /Annot
>>
endobj
787 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-3107/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 453.8236 108.0536 465.8236 ] /Subtype /Link /Type /Annot
>>
endobj
788 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0362/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 411.8236 102.4936 423.8236 ] /Subtype /Link /Type /Annot
>>
endobj
789 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0484/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 369.8236 102.4936 381.8236 ] /Subtype /Link /Type /Annot
>>
endobj
790 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0526/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 339.8236 102.4936 351.8236 ] /Subtype /Link /Type /Annot
>>
endobj
791 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0544/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 309.8236 102.4936 321.8236 ] /Subtype /Link /Type /Annot
>>
endobj
792 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0585/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 267.8236 102.4936 279.8236 ] /Subtype /Link /Type /Annot
>>
endobj
793 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0586/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 201.8236 102.4936 213.8236 ] /Subtype /Link /Type /Annot
>>
endobj
794 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0589/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 159.8236 102.4936 171.8236 ] /Subtype /Link /Type /Annot
>>
endobj
795 0 obj
<<
/Annots [ 784 0 R 785 0 R 786 0 R 787 0 R 788 0 R 789 0 R 790 0 R 791 0 R 792 0 R 793 0 R 
  794 0 R ] /Contents 1217 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
796 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0593/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 738.0236 102.4936 750.0236 ] /Subtype /Link /Type /Annot
>>
endobj
797 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0604/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 684.0236 102.4936 696.0236 ] /Subtype /Link /Type /Annot
>>
endobj
798 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0612/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 642.0236 102.4936 654.0236 ] /Subtype /Link /Type /Annot
>>
endobj
799 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0613/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 576.0236 102.4936 588.0236 ] /Subtype /Link /Type /Annot
>>
endobj
800 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0646/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 534.0236 102.4936 546.0236 ] /Subtype /Link /Type /Annot
>>
endobj
801 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0647/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 480.0236 102.4936 492.0236 ] /Subtype /Link /Type /Annot
>>
endobj
802 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0655/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 414.0236 102.4936 426.0236 ] /Subtype /Link /Type /Annot
>>
endobj
803 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0673/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 348.0236 102.4936 360.0236 ] /Subtype /Link /Type /Annot
>>
endobj
804 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0675/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 318.0236 102.4936 330.0236 ] /Subtype /Link /Type /Annot
>>
endobj
805 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0681/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 288.0236 102.4936 300.0236 ] /Subtype /Link /Type /Annot
>>
endobj
806 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.python.org/dev/peps/pep-0692/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 210.0236 102.4936 222.0236 ] /Subtype /Link /Type /Annot
>>
endobj
807 0 obj
<<
/Annots [ 796 0 R 797 0 R 798 0 R 799 0 R 800 0 R 801 0 R 802 0 R 803 0 R 804 0 R 805 0 R 
  806 0 R ] /Contents 1218 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
808 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://peps.python.org/pep-0515/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 691.6236 102.4936 703.6236 ] /Subtype /Link /Type /Annot
>>
endobj
809 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://peps.python.org/pep-0572/)
>> /Border [ 0 0 0 ] /Rect [ 63.02362 458.4236 102.4936 470.4236 ] /Subtype /Link /Type /Annot
>>
endobj
810 0 obj
<<
/Annots [ 808 0 R 809 0 R ] /Contents 1219 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 1115 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] /XObject <<
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 4 0 R
>>
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
811 0 obj
<<
/Outlines 813 0 R /PageLabels 1220 0 R /PageMode /UseNone /Pages 1115 0 R /Type /Catalog
>>
endobj
812 0 obj
<<
/Author () /CreationDate (D:20230505155009+00'00') /Creator (\(unspecified\)) /Keywords () /ModDate (D:20230505155009+00'00') /Producer (ReportLab PDF Library - www.reportlab.com) 
  /Subject (\(unspecified\)) /Title () /Trapped /False
>>
endobj
813 0 obj
<<
/Count 350 /First 814 0 R /Last 814 0 R /Type /Outlines
>>
endobj
814 0 obj
<<
/Count 300 /Dest [ 522 0 R /XYZ 57.02362 753.0236 0 ] /First 815 0 R /Last 1108 0 R /Parent 813 0 R /Title (CHIPSEC 1.10.6)
>>
endobj
815 0 obj
<<
/Dest [ 522 0 R /XYZ 57.02362 350.2236 0 ] /Next 816 0 R /Parent 814 0 R /Title (Contact)
>>
endobj
816 0 obj
<<
/Count 3 /Dest [ 534 0 R /XYZ 57.02362 590.2236 0 ] /First 817 0 R /Last 819 0 R /Next 820 0 R /Parent 814 0 R 
  /Prev 815 0 R /Title (Download CHIPSEC)
>>
endobj
817 0 obj
<<
/Dest [ 534 0 R /XYZ 57.02362 531.0236 0 ] /Next 818 0 R /Parent 816 0 R /Title (GitHub repository)
>>
endobj
818 0 obj
<<
/Dest [ 534 0 R /XYZ 57.02362 403.7236 0 ] /Next 819 0 R /Parent 816 0 R /Prev 817 0 R /Title (Releases)
>>
endobj
819 0 obj
<<
/Dest [ 534 0 R /XYZ 57.02362 228.4236 0 ] /Parent 816 0 R /Prev 818 0 R /Title (Python)
>>
endobj
820 0 obj
<<
/Count 25 /Dest [ 534 0 R /XYZ 57.02362 135.6236 0 ] /First 821 0 R /Last 842 0 R /Next 846 0 R /Parent 814 0 R 
  /Prev 816 0 R /Title (Installation)
>>
endobj
821 0 obj
<<
/Count 6 /Dest [ 545 0 R /XYZ 57.02362 753.0236 0 ] /First 822 0 R /Last 827 0 R /Next 828 0 R /Parent 820 0 R 
  /Title (Linux Installation)
>>
endobj
822 0 obj
<<
/Dest [ 545 0 R /XYZ 57.02362 549.2236 0 ] /Next 823 0 R /Parent 821 0 R /Title (Creating a Live Linux image)
>>
endobj
823 0 obj
<<
/Dest [ 545 0 R /XYZ 57.02362 386.8236 0 ] /Next 824 0 R /Parent 821 0 R /Prev 822 0 R /Title (Installing Kali Linux)
>>
endobj
824 0 obj
<<
/Dest [ 545 0 R /XYZ 57.02362 314.4236 0 ] /Next 825 0 R /Parent 821 0 R /Prev 823 0 R /Title (Prerequisites)
>>
endobj
825 0 obj
<<
/Dest [ 548 0 R /XYZ 57.02362 665.0236 0 ] /Next 826 0 R /Parent 821 0 R /Prev 824 0 R /Title (Installing CHIPSEC)
>>
endobj
826 0 obj
<<
/Dest [ 548 0 R /XYZ 57.02362 385.8236 0 ] /Next 827 0 R /Parent 821 0 R /Prev 825 0 R /Title (Building CHIPSEC)
>>
endobj
827 0 obj
<<
/Dest [ 548 0 R /XYZ 57.02362 295.4236 0 ] /Parent 821 0 R /Prev 826 0 R /Title (Run CHIPSEC)
>>
endobj
828 0 obj
<<
/Count 5 /Dest [ 548 0 R /XYZ 57.02362 223.0236 0 ] /First 829 0 R /Last 833 0 R /Next 834 0 R /Parent 820 0 R 
  /Prev 821 0 R /Title (MacOS Installation)
>>
endobj
829 0 obj
<<
/Dest [ 553 0 R /XYZ 57.02362 753.0236 0 ] /Next 830 0 R /Parent 828 0 R /Title (Install CHIPSEC Dependencies)
>>
endobj
830 0 obj
<<
/Dest [ 553 0 R /XYZ 57.02362 503.8236 0 ] /Next 831 0 R /Parent 828 0 R /Prev 829 0 R /Title (Building Chipsec)
>>
endobj
831 0 obj
<<
/Dest [ 553 0 R /XYZ 57.02362 413.4236 0 ] /Next 832 0 R /Parent 828 0 R /Prev 830 0 R /Title (Run CHIPSEC)
>>
endobj
832 0 obj
<<
/Dest [ 553 0 R /XYZ 57.02362 323.0236 0 ] /Next 833 0 R /Parent 828 0 R /Prev 831 0 R /Title (CHIPSEC Cleanup)
>>
endobj
833 0 obj
<<
/Dest [ 553 0 R /XYZ 57.02362 214.6236 0 ] /Parent 828 0 R /Prev 832 0 R /Title (Build Errors)
>>
endobj
834 0 obj
<<
/Count 2 /Dest [ 560 0 R /XYZ 57.02362 753.0236 0 ] /First 835 0 R /Last 836 0 R /Next 837 0 R /Parent 820 0 R 
  /Prev 828 0 R /Title (DAL Windows Installation)
>>
endobj
835 0 obj
<<
/Dest [ 560 0 R /XYZ 57.02362 696.2236 0 ] /Next 836 0 R /Parent 834 0 R /Title (Prerequisites)
>>
endobj
836 0 obj
<<
/Dest [ 560 0 R /XYZ 57.02362 495.0236 0 ] /Parent 834 0 R /Prev 835 0 R /Title (Building)
>>
endobj
837 0 obj
<<
/Count 4 /Dest [ 560 0 R /XYZ 57.02362 404.6236 0 ] /First 838 0 R /Last 841 0 R /Next 842 0 R /Parent 820 0 R 
  /Prev 834 0 R /Title (Windows Installation)
>>
endobj
838 0 obj
<<
/Dest [ 560 0 R /XYZ 57.02362 213.0236 0 ] /Next 839 0 R /Parent 837 0 R /Title (Install CHIPSEC Dependencies)
>>
endobj
839 0 obj
<<
/Dest [ 566 0 R /XYZ 57.02362 458.2236 0 ] /Next 840 0 R /Parent 837 0 R /Prev 838 0 R /Title (Building)
>>
endobj
840 0 obj
<<
/Dest [ 566 0 R /XYZ 57.02362 233.0236 0 ] /Next 841 0 R /Parent 837 0 R /Prev 839 0 R /Title (Turn off kernel driver signature checks)
>>
endobj
841 0 obj
<<
/Dest [ 567 0 R /XYZ 57.02362 395.0236 0 ] /Parent 837 0 R /Prev 840 0 R /Title (Alternate Build Methods)
>>
endobj
842 0 obj
<<
/Count 3 /Dest [ 569 0 R /XYZ 57.02362 527.0236 0 ] /First 843 0 R /Last 845 0 R /Parent 820 0 R /Prev 837 0 R 
  /Title (Building a Bootable USB drive with UEFI Shell \(x64\))
>>
endobj
843 0 obj
<<
/Dest [ 569 0 R /XYZ 57.02362 338.2236 0 ] /Next 844 0 R /Parent 842 0 R /Title (Installing CHIPSEC)
>>
endobj
844 0 obj
<<
/Dest [ 577 0 R /XYZ 57.02362 623.4236 0 ] /Next 845 0 R /Parent 842 0 R /Prev 843 0 R /Title (Run CHIPSEC in UEFI Shell)
>>
endobj
845 0 obj
<<
/Dest [ 577 0 R /XYZ 57.02362 491.0236 0 ] /Parent 842 0 R /Prev 844 0 R /Title (\(OPTIONAL\) Extending CHIPSEC UEFI Python 3.6.8 functionality)
>>
endobj
846 0 obj
<<
/Count 9 /Dest [ 578 0 R /XYZ 57.02362 753.0236 0 ] /First 847 0 R /Last 851 0 R /Next 856 0 R /Parent 814 0 R 
  /Prev 820 0 R /Title (Using CHIPSEC)
>>
endobj
847 0 obj
<<
/Count 3 /Dest [ 578 0 R /XYZ 57.02362 615.8236 0 ] /First 848 0 R /Last 850 0 R /Next 851 0 R /Parent 846 0 R 
  /Title (Interpreting results)
>>
endobj
848 0 obj
<<
/Dest [ 578 0 R /XYZ 57.02362 448.2236 0 ] /Next 849 0 R /Parent 847 0 R /Title (Results)
>>
endobj
849 0 obj
<<
/Dest [ 579 0 R /XYZ 57.02362 753.0236 0 ] /Next 850 0 R /Parent 847 0 R /Prev 848 0 R /Title (Automated Tests)
>>
endobj
850 0 obj
<<
/Dest [ 581 0 R /XYZ 57.02362 131.0236 0 ] /Parent 847 0 R /Prev 849 0 R /Title (Tools)
>>
endobj
851 0 obj
<<
/Count 4 /Dest [ 582 0 R /XYZ 57.02362 753.0236 0 ] /First 852 0 R /Last 855 0 R /Parent 846 0 R /Prev 847 0 R 
  /Title (Running CHIPSEC)
>>
endobj
852 0 obj
<<
/Dest [ 582 0 R /XYZ 57.02362 504.2236 0 ] /Next 853 0 R /Parent 851 0 R /Title (Running in Shell)
>>
endobj
853 0 obj
<<
/Dest [ 582 0 R /XYZ 57.02362 341.8236 0 ] /Next 854 0 R /Parent 851 0 R /Prev 852 0 R /Title (Using as a Python Package)
>>
endobj
854 0 obj
<<
/Dest [ 584 0 R /XYZ 57.02362 753.0236 0 ] /Next 855 0 R /Parent 851 0 R /Prev 853 0 R /Title (chipsec_main options)
>>
endobj
855 0 obj
<<
/Dest [ 584 0 R /XYZ 57.02362 423.5608 0 ] /Parent 851 0 R /Prev 854 0 R /Title (chipsec_util options)
>>
endobj
856 0 obj
<<
/Count 251 /Dest [ 584 0 R /XYZ 57.02362 230.8604 0 ] /First 857 0 R /Last 1029 0 R /Next 1108 0 R /Parent 814 0 R 
  /Prev 846 0 R /Title (Module & Command Development)
>>
endobj
857 0 obj
<<
/Count 84 /Dest [ 584 0 R /XYZ 57.02362 171.6604 0 ] /First 858 0 R /Last 941 0 R /Next 942 0 R /Parent 856 0 R 
  /Title (Architecture Overview)
>>
endobj
858 0 obj
<<
/Dest [ 585 0 R /XYZ 57.02362 695.0236 0 ] /Next 859 0 R /Parent 857 0 R /Title (Core components)
>>
endobj
859 0 obj
<<
/Count 34 /Dest [ 585 0 R /XYZ 57.02362 376.6236 0 ] /First 860 0 R /Last 860 0 R /Next 894 0 R /Parent 857 0 R 
  /Prev 858 0 R /Title (Commands)
>>
endobj
860 0 obj
<<
/Count 33 /Dest [ 586 0 R /XYZ 57.02362 753.0236 0 ] /First 861 0 R /Last 893 0 R /Parent 859 0 R /Title (utilcmd package)
>>
endobj
861 0 obj
<<
/Dest [ 586 0 R /XYZ 57.02362 701.0236 0 ] /Next 862 0 R /Parent 860 0 R /Title (acpi_cmd module)
>>
endobj
862 0 obj
<<
/Dest [ 586 0 R /XYZ 57.02362 551.8236 0 ] /Next 863 0 R /Parent 860 0 R /Prev 861 0 R /Title (chipset_cmd module)
>>
endobj
863 0 obj
<<
/Dest [ 586 0 R /XYZ 57.02362 464.8236 0 ] /Next 864 0 R /Parent 860 0 R /Prev 862 0 R /Title (cmos_cmd module)
>>
endobj
864 0 obj
<<
/Dest [ 586 0 R /XYZ 57.02362 327.6236 0 ] /Next 865 0 R /Parent 860 0 R /Prev 863 0 R /Title (config_cmd module)
>>
endobj
865 0 obj
<<
/Dest [ 586 0 R /XYZ 57.02362 200.0236 0 ] /Next 866 0 R /Parent 860 0 R /Prev 864 0 R /Title (cpu_cmd module)
>>
endobj
866 0 obj
<<
/Dest [ 587 0 R /XYZ 57.02362 667.8236 0 ] /Next 867 0 R /Parent 860 0 R /Prev 865 0 R /Title (decode_cmd module)
>>
endobj
867 0 obj
<<
/Dest [ 587 0 R /XYZ 57.02362 344.2236 0 ] /Next 868 0 R /Parent 860 0 R /Prev 866 0 R /Title (deltas_cmd module)
>>
endobj
868 0 obj
<<
/Dest [ 587 0 R /XYZ 57.02362 234.2236 0 ] /Next 869 0 R /Parent 860 0 R /Prev 867 0 R /Title (desc_cmd module)
>>
endobj
869 0 obj
<<
/Dest [ 588 0 R /XYZ 57.02362 592.6236 0 ] /Next 870 0 R /Parent 860 0 R /Prev 868 0 R /Title (ec_cmd module)
>>
endobj
870 0 obj
<<
/Dest [ 588 0 R /XYZ 57.02362 407.4236 0 ] /Next 871 0 R /Parent 860 0 R /Prev 869 0 R /Title (igd_cmd module)
>>
endobj
871 0 obj
<<
/Dest [ 588 0 R /XYZ 57.02362 258.2236 0 ] /Next 872 0 R /Parent 860 0 R /Prev 870 0 R /Title (interrupts_cmd module)
>>
endobj
872 0 obj
<<
/Dest [ 589 0 R /XYZ 57.02362 696.6236 0 ] /Next 873 0 R /Parent 860 0 R /Prev 871 0 R /Title (io_cmd module)
>>
endobj
873 0 obj
<<
/Dest [ 589 0 R /XYZ 57.02362 537.8236 0 ] /Next 874 0 R /Parent 860 0 R /Prev 872 0 R /Title (iommu_cmd module)
>>
endobj
874 0 obj
<<
/Dest [ 589 0 R /XYZ 57.02362 340.6236 0 ] /Next 875 0 R /Parent 860 0 R /Prev 873 0 R /Title (lock_check_cmd module)
>>
endobj
875 0 obj
<<
/Dest [ 590 0 R /XYZ 57.02362 753.0236 0 ] /Next 876 0 R /Parent 860 0 R /Prev 874 0 R /Title (mem_cmd module)
>>
endobj
876 0 obj
<<
/Dest [ 590 0 R /XYZ 57.02362 507.8236 0 ] /Next 877 0 R /Parent 860 0 R /Prev 875 0 R /Title (mmcfg_base_cmd module)
>>
endobj
877 0 obj
<<
/Dest [ 590 0 R /XYZ 57.02362 369.4236 0 ] /Next 878 0 R /Parent 860 0 R /Prev 876 0 R /Title (mmcfg_cmd module)
>>
endobj
878 0 obj
<<
/Dest [ 590 0 R /XYZ 57.02362 220.2236 0 ] /Next 879 0 R /Parent 860 0 R /Prev 877 0 R /Title (mmio_cmd module)
>>
endobj
879 0 obj
<<
/Dest [ 591 0 R /XYZ 57.02362 658.2236 0 ] /Next 880 0 R /Parent 860 0 R /Prev 878 0 R /Title (msgbus_cmd module)
>>
endobj
880 0 obj
<<
/Dest [ 591 0 R /XYZ 57.02362 434.6236 0 ] /Next 881 0 R /Parent 860 0 R /Prev 879 0 R /Title (msr_cmd module)
>>
endobj
881 0 obj
<<
/Dest [ 591 0 R /XYZ 57.02362 295.0236 0 ] /Next 882 0 R /Parent 860 0 R /Prev 880 0 R /Title (pci_cmd module)
>>
endobj
882 0 obj
<<
/Dest [ 592 0 R /XYZ 57.02362 687.0236 0 ] /Next 883 0 R /Parent 860 0 R /Prev 881 0 R /Title (reg_cmd module)
>>
endobj
883 0 obj
<<
/Dest [ 592 0 R /XYZ 57.02362 473.0236 0 ] /Next 884 0 R /Parent 860 0 R /Prev 882 0 R /Title (smbios_cmd module)
>>
endobj
884 0 obj
<<
/Dest [ 592 0 R /XYZ 57.02362 345.4236 0 ] /Next 885 0 R /Parent 860 0 R /Prev 883 0 R /Title (smbus_cmd module)
>>
endobj
885 0 obj
<<
/Dest [ 592 0 R /XYZ 57.02362 227.4236 0 ] /Next 886 0 R /Parent 860 0 R /Prev 884 0 R /Title (spd_cmd module)
>>
endobj
886 0 obj
<<
/Dest [ 593 0 R /XYZ 57.02362 753.0236 0 ] /Next 887 0 R /Parent 860 0 R /Prev 885 0 R /Title (spi_cmd module)
>>
endobj
887 0 obj
<<
/Dest [ 593 0 R /XYZ 57.02362 400.6236 0 ] /Next 888 0 R /Parent 860 0 R /Prev 886 0 R /Title (spidesc_cmd module)
>>
endobj
888 0 obj
<<
/Dest [ 593 0 R /XYZ 57.02362 292.2236 0 ] /Next 889 0 R /Parent 860 0 R /Prev 887 0 R /Title (tpm_cmd module)
>>
endobj
889 0 obj
<<
/Dest [ 594 0 R /XYZ 57.02362 753.0236 0 ] /Next 890 0 R /Parent 860 0 R /Prev 888 0 R /Title (txt_cmd module)
>>
endobj
890 0 obj
<<
/Dest [ 594 0 R /XYZ 57.02362 640.4236 0 ] /Next 891 0 R /Parent 860 0 R /Prev 889 0 R /Title (ucode_cmd module)
>>
endobj
891 0 obj
<<
/Dest [ 594 0 R /XYZ 57.02362 512.8236 0 ] /Next 892 0 R /Parent 860 0 R /Prev 890 0 R /Title (uefi_cmd module)
>>
endobj
892 0 obj
<<
/Dest [ 594 0 R /XYZ 57.02362 176.707 0 ] /Next 893 0 R /Parent 860 0 R /Prev 891 0 R /Title (vmem_cmd module)
>>
endobj
893 0 obj
<<
/Dest [ 595 0 R /XYZ 57.02362 573.8236 0 ] /Parent 860 0 R /Prev 892 0 R /Title (vmm_cmd module)
>>
endobj
894 0 obj
<<
/Count 40 /Dest [ 595 0 R /XYZ 57.02362 407.8236 0 ] /First 895 0 R /Last 895 0 R /Next 935 0 R /Parent 857 0 R 
  /Prev 859 0 R /Title (HAL \(Hardware Abstraction Layer\))
>>
endobj
895 0 obj
<<
/Count 39 /Dest [ 595 0 R /XYZ 57.02362 335.4236 0 ] /First 896 0 R /Last 934 0 R /Parent 894 0 R /Title (hal package)
>>
endobj
896 0 obj
<<
/Dest [ 595 0 R /XYZ 57.02362 283.4236 0 ] /Next 897 0 R /Parent 895 0 R /Title (acpi module)
>>
endobj
897 0 obj
<<
/Dest [ 595 0 R /XYZ 57.02362 215.8236 0 ] /Next 898 0 R /Parent 895 0 R /Prev 896 0 R /Title (acpi_tables module)
>>
endobj
898 0 obj
<<
/Dest [ 595 0 R /XYZ 57.02362 148.2236 0 ] /Next 899 0 R /Parent 895 0 R /Prev 897 0 R /Title (cmos module)
>>
endobj
899 0 obj
<<
/Dest [ 596 0 R /XYZ 57.02362 636.0236 0 ] /Next 900 0 R /Parent 895 0 R /Prev 898 0 R /Title (cpu module)
>>
endobj
900 0 obj
<<
/Dest [ 596 0 R /XYZ 57.02362 568.4236 0 ] /Next 901 0 R /Parent 895 0 R /Prev 899 0 R /Title (cpuid module)
>>
endobj
901 0 obj
<<
/Dest [ 596 0 R /XYZ 57.02362 465.4236 0 ] /Next 902 0 R /Parent 895 0 R /Prev 900 0 R /Title (ec module)
>>
endobj
902 0 obj
<<
/Dest [ 596 0 R /XYZ 57.02362 286.6236 0 ] /Next 903 0 R /Parent 895 0 R /Prev 901 0 R /Title (hal_base module)
>>
endobj
903 0 obj
<<
/Dest [ 596 0 R /XYZ 57.02362 219.0236 0 ] /Next 904 0 R /Parent 895 0 R /Prev 902 0 R /Title (igd module)
>>
endobj
904 0 obj
<<
/Dest [ 596 0 R /XYZ 57.02362 116.0236 0 ] /Next 905 0 R /Parent 895 0 R /Prev 903 0 R /Title (interrupts module)
>>
endobj
905 0 obj
<<
/Dest [ 597 0 R /XYZ 57.02362 672.0236 0 ] /Next 906 0 R /Parent 895 0 R /Prev 904 0 R /Title (io module)
>>
endobj
906 0 obj
<<
/Dest [ 597 0 R /XYZ 57.02362 521.0236 0 ] /Next 907 0 R /Parent 895 0 R /Prev 905 0 R /Title (iobar module)
>>
endobj
907 0 obj
<<
/Dest [ 597 0 R /XYZ 57.02362 389.2236 0 ] /Next 908 0 R /Parent 895 0 R /Prev 906 0 R /Title (iommu module)
>>
endobj
908 0 obj
<<
/Dest [ 597 0 R /XYZ 57.02362 321.6236 0 ] /Next 909 0 R /Parent 895 0 R /Prev 907 0 R /Title (locks module)
>>
endobj
909 0 obj
<<
/Dest [ 597 0 R /XYZ 57.02362 272.0236 0 ] /Next 910 0 R /Parent 895 0 R /Prev 908 0 R /Title (mmio module)
>>
endobj
910 0 obj
<<
/Dest [ 599 0 R /XYZ 57.02362 662.4236 0 ] /Next 911 0 R /Parent 895 0 R /Prev 909 0 R /Title (msgbus module)
>>
endobj
911 0 obj
<<
/Dest [ 599 0 R /XYZ 57.02362 461.0236 0 ] /Next 912 0 R /Parent 895 0 R /Prev 910 0 R /Title (msr module)
>>
endobj
912 0 obj
<<
/Dest [ 599 0 R /XYZ 57.02362 281.2236 0 ] /Next 913 0 R /Parent 895 0 R /Prev 911 0 R /Title (paging module)
>>
endobj
913 0 obj
<<
/Dest [ 599 0 R /XYZ 57.02362 213.6236 0 ] /Next 914 0 R /Parent 895 0 R /Prev 912 0 R /Title (pci module)
>>
endobj
914 0 obj
<<
/Dest [ 609 0 R /XYZ 57.02362 674.4236 0 ] /Next 915 0 R /Parent 895 0 R /Prev 913 0 R /Title (pcidb module)
>>
endobj
915 0 obj
<<
/Dest [ 609 0 R /XYZ 57.02362 496.0236 0 ] /Next 916 0 R /Parent 895 0 R /Prev 914 0 R /Title (physmem module)
>>
endobj
916 0 obj
<<
/Dest [ 609 0 R /XYZ 57.02362 364.2236 0 ] /Next 917 0 R /Parent 895 0 R /Prev 915 0 R /Title (smbios module)
>>
endobj
917 0 obj
<<
/Dest [ 609 0 R /XYZ 57.02362 296.6236 0 ] /Next 918 0 R /Parent 895 0 R /Prev 916 0 R /Title (smbus module)
>>
endobj
918 0 obj
<<
/Dest [ 609 0 R /XYZ 57.02362 229.0236 0 ] /Next 919 0 R /Parent 895 0 R /Prev 917 0 R /Title (spd module)
>>
endobj
919 0 obj
<<
/Dest [ 611 0 R /XYZ 57.02362 753.0236 0 ] /Next 920 0 R /Parent 895 0 R /Prev 918 0 R /Title (spi module)
>>
endobj
920 0 obj
<<
/Dest [ 611 0 R /XYZ 57.02362 458.8236 0 ] /Next 921 0 R /Parent 895 0 R /Prev 919 0 R /Title (spi_descriptor module)
>>
endobj
921 0 obj
<<
/Dest [ 611 0 R /XYZ 57.02362 346.2236 0 ] /Next 922 0 R /Parent 895 0 R /Prev 920 0 R /Title (spi_jedec_ids module)
>>
endobj
922 0 obj
<<
/Dest [ 611 0 R /XYZ 57.02362 278.6236 0 ] /Next 923 0 R /Parent 895 0 R /Prev 921 0 R /Title (spi_uefi module)
>>
endobj
923 0 obj
<<
/Dest [ 611 0 R /XYZ 57.02362 175.6236 0 ] /Next 924 0 R /Parent 895 0 R /Prev 922 0 R /Title (tpm module)
>>
endobj
924 0 obj
<<
/Dest [ 616 0 R /XYZ 57.02362 753.0236 0 ] /Next 925 0 R /Parent 895 0 R /Prev 923 0 R /Title (tpm12_commands module)
>>
endobj
925 0 obj
<<
/Dest [ 616 0 R /XYZ 57.02362 667.4236 0 ] /Next 926 0 R /Parent 895 0 R /Prev 924 0 R /Title (tpm_eventlog module)
>>
endobj
926 0 obj
<<
/Dest [ 616 0 R /XYZ 57.02362 509.8236 0 ] /Next 927 0 R /Parent 895 0 R /Prev 925 0 R /Title (ucode module)
>>
endobj
927 0 obj
<<
/Dest [ 616 0 R /XYZ 57.02362 378.0236 0 ] /Next 928 0 R /Parent 895 0 R /Prev 926 0 R /Title (uefi module)
>>
endobj
928 0 obj
<<
/Dest [ 616 0 R /XYZ 57.02362 310.4236 0 ] /Next 929 0 R /Parent 895 0 R /Prev 927 0 R /Title (uefi_common module)
>>
endobj
929 0 obj
<<
/Dest [ 616 0 R /XYZ 57.02362 230.8236 0 ] /Next 930 0 R /Parent 895 0 R /Prev 928 0 R /Title (uefi_compression module)
>>
endobj
930 0 obj
<<
/Dest [ 616 0 R /XYZ 57.02362 181.2236 0 ] /Next 931 0 R /Parent 895 0 R /Prev 929 0 R /Title (uefi_fv module)
>>
endobj
931 0 obj
<<
/Dest [ 616 0 R /XYZ 57.02362 113.6236 0 ] /Next 932 0 R /Parent 895 0 R /Prev 930 0 R /Title (uefi_platform module)
>>
endobj
932 0 obj
<<
/Dest [ 620 0 R /XYZ 57.02362 753.0236 0 ] /Next 933 0 R /Parent 895 0 R /Prev 931 0 R /Title (uefi_search module)
>>
endobj
933 0 obj
<<
/Dest [ 620 0 R /XYZ 57.02362 650.0236 0 ] /Next 934 0 R /Parent 895 0 R /Prev 932 0 R /Title (virtmem module)
>>
endobj
934 0 obj
<<
/Dest [ 620 0 R /XYZ 57.02362 518.2236 0 ] /Parent 895 0 R /Prev 933 0 R /Title (vmm module)
>>
endobj
935 0 obj
<<
/Count 2 /Dest [ 620 0 R /XYZ 57.02362 438.6236 0 ] /First 936 0 R /Last 936 0 R /Next 938 0 R /Parent 857 0 R 
  /Prev 894 0 R /Title (Fuzzing)
>>
endobj
936 0 obj
<<
/Count 1 /Dest [ 620 0 R /XYZ 57.02362 384.2236 0 ] /First 937 0 R /Last 937 0 R /Parent 935 0 R /Title (fuzzing package)
>>
endobj
937 0 obj
<<
/Dest [ 620 0 R /XYZ 57.02362 332.2236 0 ] /Parent 936 0 R /Title (primitives module)
>>
endobj
938 0 obj
<<
/Dest [ 620 0 R /XYZ 57.02362 282.6236 0 ] /Next 939 0 R /Parent 857 0 R /Prev 935 0 R /Title (CHIPSEC_MAIN Program Flow)
>>
endobj
939 0 obj
<<
/Dest [ 624 0 R /XYZ 57.02362 753.0236 0 ] /Next 940 0 R /Parent 857 0 R /Prev 938 0 R /Title (CHIPSEC_UTIL Program Flow)
>>
endobj
940 0 obj
<<
/Dest [ 624 0 R /XYZ 57.02362 566.6236 0 ] /Next 941 0 R /Parent 857 0 R /Prev 939 0 R /Title (Auxiliary components)
>>
endobj
941 0 obj
<<
/Dest [ 624 0 R /XYZ 57.02362 482.2236 0 ] /Parent 857 0 R /Prev 940 0 R /Title (Executable build scripts)
>>
endobj
942 0 obj
<<
/Count 55 /Dest [ 624 0 R /XYZ 57.02362 397.8236 0 ] /First 943 0 R /Last 944 0 R /Next 998 0 R /Parent 856 0 R 
  /Prev 857 0 R /Title (Configuration Files)
>>
endobj
943 0 obj
<<
/Dest [ 628 0 R /XYZ 57.02362 753.0236 0 ] /Next 944 0 R /Parent 942 0 R /Title (Configuration File Example)
>>
endobj
944 0 obj
<<
/Count 53 /Dest [ 628 0 R /XYZ 57.02362 605.2483 0 ] /First 945 0 R /Last 997 0 R /Parent 942 0 R /Prev 943 0 R 
  /Title (List of Cfg components)
>>
endobj
945 0 obj
<<
/Dest [ 628 0 R /XYZ 57.02362 550.8483 0 ] /Next 946 0 R /Parent 944 0 R /Title (ehl)
>>
endobj
946 0 obj
<<
/Dest [ 628 0 R /XYZ 57.02362 462.8483 0 ] /Next 947 0 R /Parent 944 0 R /Prev 945 0 R /Title (pch_8x)
>>
endobj
947 0 obj
<<
/Dest [ 628 0 R /XYZ 57.02362 254.8483 0 ] /Next 948 0 R /Parent 944 0 R /Prev 946 0 R /Title (hsw)
>>
endobj
948 0 obj
<<
/Dest [ 628 0 R /XYZ 57.02362 166.8483 0 ] /Next 949 0 R /Parent 944 0 R /Prev 947 0 R /Title (sfdp)
>>
endobj
949 0 obj
<<
/Dest [ 632 0 R /XYZ 57.02362 753.0236 0 ] /Next 950 0 R /Parent 944 0 R /Prev 948 0 R /Title (pmc_i440fx)
>>
endobj
950 0 obj
<<
/Dest [ 632 0 R /XYZ 57.02362 635.0236 0 ] /Next 951 0 R /Parent 944 0 R /Prev 949 0 R /Title (pch_4xxlp)
>>
endobj
951 0 obj
<<
/Dest [ 632 0 R /XYZ 57.02362 547.0236 0 ] /Next 952 0 R /Parent 944 0 R /Prev 950 0 R /Title (glk)
>>
endobj
952 0 obj
<<
/Dest [ 632 0 R /XYZ 57.02362 444.0236 0 ] /Next 953 0 R /Parent 944 0 R /Prev 951 0 R /Title (icx)
>>
endobj
953 0 obj
<<
/Dest [ 632 0 R /XYZ 57.02362 356.0236 0 ] /Next 954 0 R /Parent 944 0 R /Prev 952 0 R /Title (ivt)
>>
endobj
954 0 obj
<<
/Dest [ 632 0 R /XYZ 57.02362 268.0236 0 ] /Next 955 0 R /Parent 944 0 R /Prev 953 0 R /Title (pch_2xx)
>>
endobj
955 0 obj
<<
/Dest [ 632 0 R /XYZ 57.02362 150.0236 0 ] /Next 956 0 R /Parent 944 0 R /Prev 954 0 R /Title (cht)
>>
endobj
956 0 obj
<<
/Dest [ 636 0 R /XYZ 57.02362 659.0236 0 ] /Next 957 0 R /Parent 944 0 R /Prev 955 0 R /Title (skx)
>>
endobj
957 0 obj
<<
/Dest [ 636 0 R /XYZ 57.02362 571.0236 0 ] /Next 958 0 R /Parent 944 0 R /Prev 956 0 R /Title (pch_5xxh)
>>
endobj
958 0 obj
<<
/Dest [ 636 0 R /XYZ 57.02362 483.0236 0 ] /Next 959 0 R /Parent 944 0 R /Prev 957 0 R /Title (jkt)
>>
endobj
959 0 obj
<<
/Dest [ 636 0 R /XYZ 57.02362 395.0236 0 ] /Next 960 0 R /Parent 944 0 R /Prev 958 0 R /Title (pch_7x)
>>
endobj
960 0 obj
<<
/Dest [ 636 0 R /XYZ 57.02362 187.0236 0 ] /Next 961 0 R /Parent 944 0 R /Prev 959 0 R /Title (tpm12)
>>
endobj
961 0 obj
<<
/Dest [ 642 0 R /XYZ 57.02362 629.0236 0 ] /Next 962 0 R /Parent 944 0 R /Prev 960 0 R /Title (apl)
>>
endobj
962 0 obj
<<
/Dest [ 642 0 R /XYZ 57.02362 541.0236 0 ] /Next 963 0 R /Parent 944 0 R /Prev 961 0 R /Title (pch_495)
>>
endobj
963 0 obj
<<
/Dest [ 642 0 R /XYZ 57.02362 453.0236 0 ] /Next 964 0 R /Parent 944 0 R /Prev 962 0 R /Title (snb)
>>
endobj
964 0 obj
<<
/Dest [ 642 0 R /XYZ 57.02362 365.0236 0 ] /Next 965 0 R /Parent 944 0 R /Prev 963 0 R /Title (pch_3xx)
>>
endobj
965 0 obj
<<
/Dest [ 642 0 R /XYZ 57.02362 265.0236 0 ] /Next 966 0 R /Parent 944 0 R /Prev 964 0 R /Title (pch_3xxop)
>>
endobj
966 0 obj
<<
/Dest [ 642 0 R /XYZ 57.02362 165.0236 0 ] /Next 967 0 R /Parent 944 0 R /Prev 965 0 R /Title (pch_5xxlp)
>>
endobj
967 0 obj
<<
/Dest [ 645 0 R /XYZ 57.02362 753.0236 0 ] /Next 968 0 R /Parent 944 0 R /Prev 966 0 R /Title (bdx)
>>
endobj
968 0 obj
<<
/Dest [ 645 0 R /XYZ 57.02362 617.0236 0 ] /Next 969 0 R /Parent 944 0 R /Prev 967 0 R /Title (cml)
>>
endobj
969 0 obj
<<
/Dest [ 645 0 R /XYZ 57.02362 529.0236 0 ] /Next 970 0 R /Parent 944 0 R /Prev 968 0 R /Title (pch_6xxS)
>>
endobj
970 0 obj
<<
/Dest [ 645 0 R /XYZ 57.02362 321.0236 0 ] /Next 971 0 R /Parent 944 0 R /Prev 969 0 R /Title (skl)
>>
endobj
971 0 obj
<<
/Dest [ 645 0 R /XYZ 57.02362 125.0236 0 ] /Next 972 0 R /Parent 944 0 R /Prev 970 0 R /Title (tglu)
>>
endobj
972 0 obj
<<
/Dest [ 648 0 R /XYZ 57.02362 581.0236 0 ] /Next 973 0 R /Parent 944 0 R /Prev 971 0 R /Title (hsx)
>>
endobj
973 0 obj
<<
/Dest [ 648 0 R /XYZ 57.02362 445.0236 0 ] /Next 974 0 R /Parent 944 0 R /Prev 972 0 R /Title (rpl)
>>
endobj
974 0 obj
<<
/Dest [ 648 0 R /XYZ 57.02362 237.0236 0 ] /Next 975 0 R /Parent 944 0 R /Prev 973 0 R /Title (qrk)
>>
endobj
975 0 obj
<<
/Dest [ 648 0 R /XYZ 57.02362 149.0236 0 ] /Next 976 0 R /Parent 944 0 R /Prev 974 0 R /Title (pch_4xx)
>>
endobj
976 0 obj
<<
/Dest [ 655 0 R /XYZ 57.02362 753.0236 0 ] /Next 977 0 R /Parent 944 0 R /Prev 975 0 R /Title (common)
>>
endobj
977 0 obj
<<
/Dest [ 655 0 R /XYZ 57.02362 665.0236 0 ] /Next 978 0 R /Parent 944 0 R /Prev 976 0 R /Title (txt)
>>
endobj
978 0 obj
<<
/Dest [ 655 0 R /XYZ 57.02362 415.0236 0 ] /Next 979 0 R /Parent 944 0 R /Prev 977 0 R /Title (rkl)
>>
endobj
979 0 obj
<<
/Dest [ 655 0 R /XYZ 57.02362 207.0236 0 ] /Next 980 0 R /Parent 944 0 R /Prev 978 0 R /Title (pch_3xxlp)
>>
endobj
980 0 obj
<<
/Dest [ 662 0 R /XYZ 57.02362 753.0236 0 ] /Next 981 0 R /Parent 944 0 R /Prev 979 0 R /Title (whl)
>>
endobj
981 0 obj
<<
/Dest [ 662 0 R /XYZ 57.02362 610.0236 0 ] /Next 982 0 R /Parent 944 0 R /Prev 980 0 R /Title (bdw)
>>
endobj
982 0 obj
<<
/Dest [ 662 0 R /XYZ 57.02362 522.0236 0 ] /Next 983 0 R /Parent 944 0 R /Prev 981 0 R /Title (byt)
>>
endobj
983 0 obj
<<
/Dest [ 662 0 R /XYZ 57.02362 404.0236 0 ] /Next 984 0 R /Parent 944 0 R /Prev 982 0 R /Title (avn)
>>
endobj
984 0 obj
<<
/Dest [ 662 0 R /XYZ 57.02362 286.0236 0 ] /Next 985 0 R /Parent 944 0 R /Prev 983 0 R /Title (pch_c620)
>>
endobj
985 0 obj
<<
/Dest [ 662 0 R /XYZ 57.02362 168.0236 0 ] /Next 986 0 R /Parent 944 0 R /Prev 984 0 R /Title (dnv)
>>
endobj
986 0 obj
<<
/Dest [ 666 0 R /XYZ 57.02362 753.0236 0 ] /Next 987 0 R /Parent 944 0 R /Prev 985 0 R /Title (icl)
>>
endobj
987 0 obj
<<
/Dest [ 666 0 R /XYZ 57.02362 665.0236 0 ] /Next 988 0 R /Parent 944 0 R /Prev 986 0 R /Title (tglh)
>>
endobj
988 0 obj
<<
/Dest [ 666 0 R /XYZ 57.02362 457.0236 0 ] /Next 989 0 R /Parent 944 0 R /Prev 987 0 R /Title (pch_6xxP)
>>
endobj
989 0 obj
<<
/Dest [ 666 0 R /XYZ 57.02362 249.0236 0 ] /Next 990 0 R /Parent 944 0 R /Prev 988 0 R /Title (pch_c60x)
>>
endobj
990 0 obj
<<
/Dest [ 666 0 R /XYZ 57.02362 124.0236 0 ] /Next 991 0 R /Parent 944 0 R /Prev 989 0 R /Title (kbl)
>>
endobj
991 0 obj
<<
/Dest [ 672 0 R /XYZ 57.02362 647.0236 0 ] /Next 992 0 R /Parent 944 0 R /Prev 990 0 R /Title (iommu)
>>
endobj
992 0 obj
<<
/Dest [ 672 0 R /XYZ 57.02362 529.0236 0 ] /Next 993 0 R /Parent 944 0 R /Prev 991 0 R /Title (ivb)
>>
endobj
993 0 obj
<<
/Dest [ 672 0 R /XYZ 57.02362 441.0236 0 ] /Next 994 0 R /Parent 944 0 R /Prev 992 0 R /Title (pch_c61x)
>>
endobj
994 0 obj
<<
/Dest [ 672 0 R /XYZ 57.02362 328.0236 0 ] /Next 995 0 R /Parent 944 0 R /Prev 993 0 R /Title (pch_1xx)
>>
endobj
995 0 obj
<<
/Dest [ 675 0 R /XYZ 57.02362 753.0236 0 ] /Next 996 0 R /Parent 944 0 R /Prev 994 0 R /Title (cfl)
>>
endobj
996 0 obj
<<
/Dest [ 675 0 R /XYZ 57.02362 635.0236 0 ] /Next 997 0 R /Parent 944 0 R /Prev 995 0 R /Title (pch_4xxh)
>>
endobj
997 0 obj
<<
/Dest [ 675 0 R /XYZ 57.02362 547.0236 0 ] /Parent 944 0 R /Prev 996 0 R /Title (adl)
>>
endobj
998 0 obj
<<
/Dest [ 675 0 R /XYZ 57.02362 339.0236 0 ] /Next 999 0 R /Parent 856 0 R /Prev 942 0 R /Title (Writing Your Own Modules)
>>
endobj
999 0 obj
<<
/Count 23 /Dest [ 677 0 R /XYZ 57.02362 298.2236 0 ] /First 1000 0 R /Last 1004 0 R /Next 1023 0 R /Parent 856 0 R 
  /Prev 998 0 R /Title (OS Helpers and Drivers)
>>
endobj
1000 0 obj
<<
/Dest [ 677 0 R /XYZ 57.02362 223.4236 0 ] /Next 1001 0 R /Parent 999 0 R /Title (Mostly invoked by HAL modules)
>>
endobj
1001 0 obj
<<
/Dest [ 677 0 R /XYZ 57.02362 151.0236 0 ] /Next 1002 0 R /Parent 999 0 R /Prev 1000 0 R /Title (Helpers import from BaseHelper)
>>
endobj
1002 0 obj
<<
/Count 1 /Dest [ 678 0 R /XYZ 57.02362 753.0236 0 ] /First 1003 0 R /Last 1003 0 R /Next 1004 0 R /Parent 999 0 R 
  /Prev 1001 0 R /Title (Create a New Helper)
>>
endobj
1003 0 obj
<<
/Dest [ 678 0 R /XYZ 57.02362 680.6236 0 ] /Parent 1002 0 R /Title (Example)
>>
endobj
1004 0 obj
<<
/Count 18 /Dest [ 678 0 R /XYZ 57.02362 382.6236 0 ] /First 1005 0 R /Last 1005 0 R /Parent 999 0 R /Prev 1002 0 R 
  /Title (Helper components)
>>
endobj
1005 0 obj
<<
/Count 17 /Dest [ 678 0 R /XYZ 57.02362 328.2236 0 ] /First 1006 0 R /Last 1022 0 R /Parent 1004 0 R /Title (helper package)
>>
endobj
1006 0 obj
<<
/Count 1 /Dest [ 678 0 R /XYZ 57.02362 276.2236 0 ] /First 1007 0 R /Last 1007 0 R /Next 1008 0 R /Parent 1005 0 R 
  /Title (dal package)
>>
endobj
1007 0 obj
<<
/Dest [ 678 0 R /XYZ 57.02362 226.6236 0 ] /Parent 1006 0 R /Title (dalhelper module)
>>
endobj
1008 0 obj
<<
/Count 1 /Dest [ 679 0 R /XYZ 57.02362 753.0236 0 ] /First 1009 0 R /Last 1009 0 R /Next 1010 0 R /Parent 1005 0 R 
  /Prev 1006 0 R /Title (efi package)
>>
endobj
1009 0 obj
<<
/Dest [ 679 0 R /XYZ 57.02362 703.4236 0 ] /Parent 1008 0 R /Title (efihelper module)
>>
endobj
1010 0 obj
<<
/Count 1 /Dest [ 679 0 R /XYZ 57.02362 635.8236 0 ] /First 1011 0 R /Last 1011 0 R /Next 1012 0 R /Parent 1005 0 R 
  /Prev 1008 0 R /Title (file package)
>>
endobj
1011 0 obj
<<
/Dest [ 679 0 R /XYZ 57.02362 586.2236 0 ] /Parent 1010 0 R /Title (filehelper module)
>>
endobj
1012 0 obj
<<
/Count 3 /Dest [ 679 0 R /XYZ 57.02362 518.6236 0 ] /First 1013 0 R /Last 1015 0 R /Next 1016 0 R /Parent 1005 0 R 
  /Prev 1010 0 R /Title (linux package)
>>
endobj
1013 0 obj
<<
/Dest [ 679 0 R /XYZ 57.02362 469.0236 0 ] /Next 1014 0 R /Parent 1012 0 R /Title (cpuid module)
>>
endobj
1014 0 obj
<<
/Dest [ 679 0 R /XYZ 57.02362 419.4236 0 ] /Next 1015 0 R /Parent 1012 0 R /Prev 1013 0 R /Title (legacy_pci module)
>>
endobj
1015 0 obj
<<
/Dest [ 679 0 R /XYZ 57.02362 369.8236 0 ] /Parent 1012 0 R /Prev 1014 0 R /Title (linuxhelper module)
>>
endobj
1016 0 obj
<<
/Count 1 /Dest [ 679 0 R /XYZ 57.02362 302.2236 0 ] /First 1017 0 R /Last 1017 0 R /Next 1018 0 R /Parent 1005 0 R 
  /Prev 1012 0 R /Title (osx package)
>>
endobj
1017 0 obj
<<
/Dest [ 679 0 R /XYZ 57.02362 252.6236 0 ] /Parent 1016 0 R /Title (osxhelper module)
>>
endobj
1018 0 obj
<<
/Count 1 /Dest [ 680 0 R /XYZ 57.02362 753.0236 0 ] /First 1019 0 R /Last 1019 0 R /Next 1020 0 R /Parent 1005 0 R 
  /Prev 1016 0 R /Title (windows package)
>>
endobj
1019 0 obj
<<
/Dest [ 680 0 R /XYZ 57.02362 703.4236 0 ] /Parent 1018 0 R /Title (windowshelper module)
>>
endobj
1020 0 obj
<<
/Dest [ 680 0 R /XYZ 57.02362 653.8236 0 ] /Next 1021 0 R /Parent 1005 0 R /Prev 1018 0 R /Title (basehelper module)
>>
endobj
1021 0 obj
<<
/Dest [ 680 0 R /XYZ 57.02362 604.2236 0 ] /Next 1022 0 R /Parent 1005 0 R /Prev 1020 0 R /Title (helpers module)
>>
endobj
1022 0 obj
<<
/Dest [ 680 0 R /XYZ 57.02362 554.6236 0 ] /Parent 1005 0 R /Prev 1021 0 R /Title (oshelper module)
>>
endobj
1023 0 obj
<<
/Count 3 /Dest [ 680 0 R /XYZ 57.02362 475.0236 0 ] /First 1024 0 R /Last 1026 0 R /Next 1027 0 R /Parent 856 0 R 
  /Prev 999 0 R /Title (Methods for Platform Detection)
>>
endobj
1024 0 obj
<<
/Dest [ 680 0 R /XYZ 57.02362 418.2236 0 ] /Next 1025 0 R /Parent 1023 0 R /Title (Uses PCI VID and DID to detect processor and PCH)
>>
endobj
1025 0 obj
<<
/Dest [ 680 0 R /XYZ 57.02362 327.8236 0 ] /Next 1026 0 R /Parent 1023 0 R /Prev 1024 0 R /Title (Chip information located in chipsec/chipset.py)
>>
endobj
1026 0 obj
<<
/Dest [ 680 0 R /XYZ 57.02362 219.4236 0 ] /Parent 1023 0 R /Prev 1025 0 R /Title (Platform Configuration Options)
>>
endobj
1027 0 obj
<<
/Dest [ 682 0 R /XYZ 57.02362 753.0236 0 ] /Next 1028 0 R /Parent 856 0 R /Prev 1023 0 R /Title (Sample module code template)
>>
endobj
1028 0 obj
<<
/Dest [ 682 0 R /XYZ 57.02362 453.0236 0 ] /Next 1029 0 R /Parent 856 0 R /Prev 1027 0 R /Title (Sample Util Command)
>>
endobj
1029 0 obj
<<
/Count 78 /Dest [ 683 0 R /XYZ 57.02362 753.0236 0 ] /First 1030 0 R /Last 1030 0 R /Parent 856 0 R /Prev 1028 0 R 
  /Title (CHIPSEC Modules)
>>
endobj
1030 0 obj
<<
/Count 77 /Dest [ 689 0 R /XYZ 57.02362 753.0236 0 ] /First 1031 0 R /Last 1031 0 R /Parent 1029 0 R /Title (Modules)
>>
endobj
1031 0 obj
<<
/Count 76 /Dest [ 689 0 R /XYZ 57.02362 698.6236 0 ] /First 1032 0 R /Last 1068 0 R /Parent 1030 0 R /Title (modules package)
>>
endobj
1032 0 obj
<<
/Dest [ 689 0 R /XYZ 57.02362 646.6236 0 ] /Next 1033 0 R /Parent 1031 0 R /Title (bdw package)
>>
endobj
1033 0 obj
<<
/Dest [ 689 0 R /XYZ 57.02362 597.0236 0 ] /Next 1034 0 R /Parent 1031 0 R /Prev 1032 0 R /Title (byt package)
>>
endobj
1034 0 obj
<<
/Count 30 /Dest [ 689 0 R /XYZ 57.02362 547.4236 0 ] /First 1035 0 R /Last 1064 0 R /Next 1065 0 R /Parent 1031 0 R 
  /Prev 1033 0 R /Title (common package)
>>
endobj
1035 0 obj
<<
/Count 3 /Dest [ 689 0 R /XYZ 57.02362 497.8236 0 ] /First 1036 0 R /Last 1038 0 R /Next 1039 0 R /Parent 1034 0 R 
  /Title (cpu package)
>>
endobj
1036 0 obj
<<
/Dest [ 689 0 R /XYZ 57.02362 448.2236 0 ] /Next 1037 0 R /Parent 1035 0 R /Title (cpu_info module)
>>
endobj
1037 0 obj
<<
/Dest [ 689 0 R /XYZ 57.02362 219.2236 0 ] /Next 1038 0 R /Parent 1035 0 R /Prev 1036 0 R /Title (ia_untrusted module)
>>
endobj
1038 0 obj
<<
/Dest [ 690 0 R /XYZ 57.02362 674.0236 0 ] /Parent 1035 0 R /Prev 1037 0 R /Title (spectre_v2 module)
>>
endobj
1039 0 obj
<<
/Count 1 /Dest [ 697 0 R /XYZ 57.02362 275.0236 0 ] /First 1040 0 R /Last 1040 0 R /Next 1041 0 R /Parent 1034 0 R 
  /Prev 1035 0 R /Title (secureboot package)
>>
endobj
1040 0 obj
<<
/Dest [ 697 0 R /XYZ 57.02362 225.4236 0 ] /Parent 1039 0 R /Title (variables module)
>>
endobj
1041 0 obj
<<
/Count 2 /Dest [ 704 0 R /XYZ 57.02362 572.2236 0 ] /First 1042 0 R /Last 1043 0 R /Next 1044 0 R /Parent 1034 0 R 
  /Prev 1039 0 R /Title (uefi package)
>>
endobj
1042 0 obj
<<
/Dest [ 704 0 R /XYZ 57.02362 522.6236 0 ] /Next 1043 0 R /Parent 1041 0 R /Title (access_uefispec module)
>>
endobj
1043 0 obj
<<
/Dest [ 704 0 R /XYZ 57.02362 288.0236 0 ] /Parent 1041 0 R /Prev 1042 0 R /Title (s3bootscript module)
>>
endobj
1044 0 obj
<<
/Dest [ 709 0 R /XYZ 57.02362 560.2236 0 ] /Next 1045 0 R /Parent 1034 0 R /Prev 1041 0 R /Title (bios_kbrd_buffer module)
>>
endobj
1045 0 obj
<<
/Dest [ 709 0 R /XYZ 57.02362 365.2236 0 ] /Next 1046 0 R /Parent 1034 0 R /Prev 1044 0 R /Title (bios_smi module)
>>
endobj
1046 0 obj
<<
/Dest [ 715 0 R /XYZ 57.02362 753.0236 0 ] /Next 1047 0 R /Parent 1034 0 R /Prev 1045 0 R /Title (bios_ts module)
>>
endobj
1047 0 obj
<<
/Dest [ 715 0 R /XYZ 57.02362 509.0236 0 ] /Next 1048 0 R /Parent 1034 0 R /Prev 1046 0 R /Title (bios_wp module)
>>
endobj
1048 0 obj
<<
/Dest [ 717 0 R /XYZ 57.02362 539.2236 0 ] /Next 1049 0 R /Parent 1034 0 R /Prev 1047 0 R /Title (debugenabled module)
>>
endobj
1049 0 obj
<<
/Dest [ 717 0 R /XYZ 57.02362 205.2236 0 ] /Next 1050 0 R /Parent 1034 0 R /Prev 1048 0 R /Title (ia32cfg module)
>>
endobj
1050 0 obj
<<
/Dest [ 724 0 R /XYZ 57.02362 607.6236 0 ] /Next 1051 0 R /Parent 1034 0 R /Prev 1049 0 R /Title (me_mfg_mode module)
>>
endobj
1051 0 obj
<<
/Dest [ 727 0 R /XYZ 57.02362 602.6236 0 ] /Next 1052 0 R /Parent 1034 0 R /Prev 1050 0 R /Title (memconfig module)
>>
endobj
1052 0 obj
<<
/Dest [ 727 0 R /XYZ 57.02362 381.8236 0 ] /Next 1053 0 R /Parent 1034 0 R /Prev 1051 0 R /Title (memlock module)
>>
endobj
1053 0 obj
<<
/Dest [ 729 0 R /XYZ 57.02362 650.2236 0 ] /Next 1054 0 R /Parent 1034 0 R /Prev 1052 0 R /Title (remap module)
>>
endobj
1054 0 obj
<<
/Dest [ 729 0 R /XYZ 57.02362 295.4236 0 ] /Next 1055 0 R /Parent 1034 0 R /Prev 1053 0 R /Title (rtclock module)
>>
endobj
1055 0 obj
<<
/Dest [ 730 0 R /XYZ 57.02362 650.2236 0 ] /Next 1056 0 R /Parent 1034 0 R /Prev 1054 0 R /Title (sgx_check module)
>>
endobj
1056 0 obj
<<
/Dest [ 736 0 R /XYZ 57.02362 650.2236 0 ] /Next 1057 0 R /Parent 1034 0 R /Prev 1055 0 R /Title (smm module)
>>
endobj
1057 0 obj
<<
/Dest [ 736 0 R /XYZ 57.02362 390.2236 0 ] /Next 1058 0 R /Parent 1034 0 R /Prev 1056 0 R /Title (smm_code_chk module)
>>
endobj
1058 0 obj
<<
/Dest [ 741 0 R /XYZ 57.02362 650.2236 0 ] /Next 1059 0 R /Parent 1034 0 R /Prev 1057 0 R /Title (smm_dma module)
>>
endobj
1059 0 obj
<<
/Dest [ 741 0 R /XYZ 57.02362 183.2236 0 ] /Next 1060 0 R /Parent 1034 0 R /Prev 1058 0 R /Title (smrr module)
>>
endobj
1060 0 obj
<<
/Dest [ 742 0 R /XYZ 57.02362 489.0236 0 ] /Next 1061 0 R /Parent 1034 0 R /Prev 1059 0 R /Title (spd_wd module)
>>
endobj
1061 0 obj
<<
/Dest [ 743 0 R /XYZ 57.02362 753.0236 0 ] /Next 1062 0 R /Parent 1034 0 R /Prev 1060 0 R /Title (spi_access module)
>>
endobj
1062 0 obj
<<
/Dest [ 743 0 R /XYZ 57.02362 459.2236 0 ] /Next 1063 0 R /Parent 1034 0 R /Prev 1061 0 R /Title (spi_desc module)
>>
endobj
1063 0 obj
<<
/Dest [ 743 0 R /XYZ 57.02362 216.2236 0 ] /Next 1064 0 R /Parent 1034 0 R /Prev 1062 0 R /Title (spi_fdopss module)
>>
endobj
1064 0 obj
<<
/Dest [ 747 0 R /XYZ 57.02362 698.0236 0 ] /Parent 1034 0 R /Prev 1063 0 R /Title (spi_lock module)
>>
endobj
1065 0 obj
<<
/Dest [ 747 0 R /XYZ 57.02362 382.0236 0 ] /Next 1066 0 R /Parent 1031 0 R /Prev 1034 0 R /Title (hsw package)
>>
endobj
1066 0 obj
<<
/Dest [ 747 0 R /XYZ 57.02362 332.4236 0 ] /Next 1067 0 R /Parent 1031 0 R /Prev 1065 0 R /Title (ivb package)
>>
endobj
1067 0 obj
<<
/Dest [ 747 0 R /XYZ 57.02362 282.8236 0 ] /Next 1068 0 R /Parent 1031 0 R /Prev 1066 0 R /Title (snb package)
>>
endobj
1068 0 obj
<<
/Count 39 /Dest [ 747 0 R /XYZ 57.02362 233.2236 0 ] /First 1069 0 R /Last 1107 0 R /Parent 1031 0 R /Prev 1067 0 R 
  /Title (tools package)
>>
endobj
1069 0 obj
<<
/Count 1 /Dest [ 747 0 R /XYZ 57.02362 183.6236 0 ] /First 1070 0 R /Last 1070 0 R /Next 1071 0 R /Parent 1068 0 R 
  /Title (cpu package)
>>
endobj
1070 0 obj
<<
/Dest [ 747 0 R /XYZ 57.02362 134.0236 0 ] /Parent 1069 0 R /Title (sinkhole module)
>>
endobj
1071 0 obj
<<
/Count 1 /Dest [ 752 0 R /XYZ 57.02362 355.0236 0 ] /First 1072 0 R /Last 1072 0 R /Next 1073 0 R /Parent 1068 0 R 
  /Prev 1069 0 R /Title (secureboot package)
>>
endobj
1072 0 obj
<<
/Dest [ 752 0 R /XYZ 57.02362 305.4236 0 ] /Parent 1071 0 R /Title (te module)
>>
endobj
1073 0 obj
<<
/Count 2 /Dest [ 754 0 R /XYZ 57.02362 593.0236 0 ] /First 1074 0 R /Last 1075 0 R /Next 1076 0 R /Parent 1068 0 R 
  /Prev 1071 0 R /Title (smm package)
>>
endobj
1074 0 obj
<<
/Dest [ 754 0 R /XYZ 57.02362 543.4236 0 ] /Next 1075 0 R /Parent 1073 0 R /Title (rogue_mmio_bar module)
>>
endobj
1075 0 obj
<<
/Dest [ 754 0 R /XYZ 57.02362 160.2236 0 ] /Parent 1073 0 R /Prev 1074 0 R /Title (smm_ptr module)
>>
endobj
1076 0 obj
<<
/Count 5 /Dest [ 758 0 R /XYZ 57.02362 753.0236 0 ] /First 1077 0 R /Last 1081 0 R /Next 1082 0 R /Parent 1068 0 R 
  /Prev 1073 0 R /Title (uefi package)
>>
endobj
1077 0 obj
<<
/Dest [ 758 0 R /XYZ 57.02362 703.4236 0 ] /Next 1078 0 R /Parent 1076 0 R /Title (reputation module)
>>
endobj
1078 0 obj
<<
/Dest [ 758 0 R /XYZ 57.02362 360.0236 0 ] /Next 1079 0 R /Parent 1076 0 R /Prev 1077 0 R /Title (s3script_modify module)
>>
endobj
1079 0 obj
<<
/Dest [ 759 0 R /XYZ 57.02362 311.4236 0 ] /Next 1080 0 R /Parent 1076 0 R /Prev 1078 0 R /Title (scan_blocked module)
>>
endobj
1080 0 obj
<<
/Dest [ 760 0 R /XYZ 57.02362 553.8236 0 ] /Next 1081 0 R /Parent 1076 0 R /Prev 1079 0 R /Title (scan_image module)
>>
endobj
1081 0 obj
<<
/Dest [ 761 0 R /XYZ 57.02362 753.0236 0 ] /Parent 1076 0 R /Prev 1080 0 R /Title (uefivar_fuzz module)
>>
endobj
1082 0 obj
<<
/Count 24 /Dest [ 762 0 R /XYZ 57.02362 753.0236 0 ] /First 1083 0 R /Last 1106 0 R /Next 1107 0 R /Parent 1068 0 R 
  /Prev 1076 0 R /Title (vmm package)
>>
endobj
1083 0 obj
<<
/Count 7 /Dest [ 762 0 R /XYZ 57.02362 703.4236 0 ] /First 1084 0 R /Last 1090 0 R /Next 1091 0 R /Parent 1082 0 R 
  /Title (hv package)
>>
endobj
1084 0 obj
<<
/Dest [ 762 0 R /XYZ 57.02362 653.8236 0 ] /Next 1085 0 R /Parent 1083 0 R /Title (define module)
>>
endobj
1085 0 obj
<<
/Dest [ 762 0 R /XYZ 57.02362 586.2236 0 ] /Next 1086 0 R /Parent 1083 0 R /Prev 1084 0 R /Title (hypercall module)
>>
endobj
1086 0 obj
<<
/Dest [ 762 0 R /XYZ 57.02362 518.6236 0 ] /Next 1087 0 R /Parent 1083 0 R /Prev 1085 0 R /Title (hypercallfuzz module)
>>
endobj
1087 0 obj
<<
/Dest [ 762 0 R /XYZ 57.02362 264.0236 0 ] /Next 1088 0 R /Parent 1083 0 R /Prev 1086 0 R /Title (synth_dev module)
>>
endobj
1088 0 obj
<<
/Dest [ 763 0 R /XYZ 57.02362 753.0236 0 ] /Next 1089 0 R /Parent 1083 0 R /Prev 1087 0 R /Title (synth_kbd module)
>>
endobj
1089 0 obj
<<
/Dest [ 763 0 R /XYZ 57.02362 636.4236 0 ] /Next 1090 0 R /Parent 1083 0 R /Prev 1088 0 R /Title (vmbus module)
>>
endobj
1090 0 obj
<<
/Dest [ 763 0 R /XYZ 57.02362 568.8236 0 ] /Parent 1083 0 R /Prev 1089 0 R /Title (vmbusfuzz module)
>>
endobj
1091 0 obj
<<
/Count 1 /Dest [ 765 0 R /XYZ 57.02362 753.0236 0 ] /First 1092 0 R /Last 1092 0 R /Next 1093 0 R /Parent 1082 0 R 
  /Prev 1083 0 R /Title (vbox package)
>>
endobj
1092 0 obj
<<
/Dest [ 765 0 R /XYZ 57.02362 703.4236 0 ] /Parent 1091 0 R /Title (vbox_crash_apicbase module)
>>
endobj
1093 0 obj
<<
/Count 4 /Dest [ 765 0 R /XYZ 57.02362 390.6236 0 ] /First 1094 0 R /Last 1097 0 R /Next 1098 0 R /Parent 1082 0 R 
  /Prev 1091 0 R /Title (xen package)
>>
endobj
1094 0 obj
<<
/Dest [ 765 0 R /XYZ 57.02362 341.0236 0 ] /Next 1095 0 R /Parent 1093 0 R /Title (define module)
>>
endobj
1095 0 obj
<<
/Dest [ 765 0 R /XYZ 57.02362 273.4236 0 ] /Next 1096 0 R /Parent 1093 0 R /Prev 1094 0 R /Title (hypercall module)
>>
endobj
1096 0 obj
<<
/Dest [ 765 0 R /XYZ 57.02362 205.8236 0 ] /Next 1097 0 R /Parent 1093 0 R /Prev 1095 0 R /Title (hypercallfuzz module)
>>
endobj
1097 0 obj
<<
/Dest [ 767 0 R /XYZ 57.02362 382.2122 0 ] /Parent 1093 0 R /Prev 1096 0 R /Title (xsa188 module)
>>
endobj
1098 0 obj
<<
/Dest [ 768 0 R /XYZ 57.02362 632.2236 0 ] /Next 1099 0 R /Parent 1082 0 R /Prev 1093 0 R /Title (common module)
>>
endobj
1099 0 obj
<<
/Dest [ 768 0 R /XYZ 57.02362 564.6236 0 ] /Next 1100 0 R /Parent 1082 0 R /Prev 1098 0 R /Title (cpuid_fuzz module)
>>
endobj
1100 0 obj
<<
/Dest [ 769 0 R /XYZ 57.02362 661.0236 0 ] /Next 1101 0 R /Parent 1082 0 R /Prev 1099 0 R /Title (ept_finder module)
>>
endobj
1101 0 obj
<<
/Dest [ 769 0 R /XYZ 57.02362 300.0236 0 ] /Next 1102 0 R /Parent 1082 0 R /Prev 1100 0 R /Title (hypercallfuzz module)
>>
endobj
1102 0 obj
<<
/Dest [ 770 0 R /XYZ 57.02362 359.4236 0 ] /Next 1103 0 R /Parent 1082 0 R /Prev 1101 0 R /Title (iofuzz module)
>>
endobj
1103 0 obj
<<
/Dest [ 771 0 R /XYZ 57.02362 422.4236 0 ] /Next 1104 0 R /Parent 1082 0 R /Prev 1102 0 R /Title (msr_fuzz module)
>>
endobj
1104 0 obj
<<
/Dest [ 772 0 R /XYZ 57.02362 539.4236 0 ] /Next 1105 0 R /Parent 1082 0 R /Prev 1103 0 R /Title (pcie_fuzz module)
>>
endobj
1105 0 obj
<<
/Dest [ 775 0 R /XYZ 57.02362 632.2236 0 ] /Next 1106 0 R /Parent 1082 0 R /Prev 1104 0 R /Title (pcie_overlap_fuzz module)
>>
endobj
1106 0 obj
<<
/Dest [ 775 0 R /XYZ 57.02362 191.6236 0 ] /Parent 1082 0 R /Prev 1105 0 R /Title (venom module)
>>
endobj
1107 0 obj
<<
/Dest [ 777 0 R /XYZ 57.02362 405.0236 0 ] /Parent 1068 0 R /Prev 1082 0 R /Title (wsmt module)
>>
endobj
1108 0 obj
<<
/Count 6 /Dest [ 781 0 R /XYZ 57.02362 753.0236 0 ] /First 1109 0 R /Last 1114 0 R /Parent 814 0 R /Prev 856 0 R 
  /Title (Contribution and Style Guides)
>>
endobj
1109 0 obj
<<
/Dest [ 781 0 R /XYZ 57.02362 693.8236 0 ] /Next 1110 0 R /Parent 1108 0 R /Title (Python Version)
>>
endobj
1110 0 obj
<<
/Dest [ 781 0 R /XYZ 57.02362 601.0236 0 ] /Next 1111 0 R /Parent 1108 0 R /Prev 1109 0 R /Title (Python Coding Style Guide)
>>
endobj
1111 0 obj
<<
/Dest [ 783 0 R /XYZ 57.02362 208.2236 0 ] /Next 1112 0 R /Parent 1108 0 R /Prev 1110 0 R /Title (f-Strings)
>>
endobj
1112 0 obj
<<
/Dest [ 795 0 R /XYZ 57.02362 629.0236 0 ] /Next 1113 0 R /Parent 1108 0 R /Prev 1111 0 R /Title (Type Hints)
>>
endobj
1113 0 obj
<<
/Dest [ 807 0 R /XYZ 57.02362 131.0236 0 ] /Next 1114 0 R /Parent 1108 0 R /Prev 1112 0 R /Title (Underscores in Numeric Literals)
>>
endobj
1114 0 obj
<<
/Dest [ 810 0 R /XYZ 57.02362 600.6236 0 ] /Parent 1108 0 R /Prev 1113 0 R /Title (Walrus Operator \(:=\))
>>
endobj
1115 0 obj
<<
/Count 104 /Kids [ 6 0 R 86 0 R 169 0 R 252 0 R 336 0 R 419 0 R 502 0 R 511 0 R 522 0 R 534 0 R 
  545 0 R 548 0 R 553 0 R 560 0 R 566 0 R 567 0 R 569 0 R 577 0 R 578 0 R 579 0 R 
  580 0 R 581 0 R 582 0 R 584 0 R 585 0 R 586 0 R 587 0 R 588 0 R 589 0 R 590 0 R 
  591 0 R 592 0 R 593 0 R 594 0 R 595 0 R 596 0 R 597 0 R 599 0 R 609 0 R 611 0 R 
  616 0 R 620 0 R 624 0 R 628 0 R 632 0 R 636 0 R 642 0 R 645 0 R 648 0 R 655 0 R 
  662 0 R 666 0 R 672 0 R 675 0 R 677 0 R 678 0 R 679 0 R 680 0 R 682 0 R 683 0 R 
  684 0 R 685 0 R 686 0 R 687 0 R 689 0 R 690 0 R 697 0 R 704 0 R 709 0 R 715 0 R 
  717 0 R 724 0 R 727 0 R 729 0 R 730 0 R 736 0 R 741 0 R 742 0 R 743 0 R 747 0 R 
  752 0 R 754 0 R 756 0 R 758 0 R 759 0 R 760 0 R 761 0 R 762 0 R 763 0 R 765 0 R 
  767 0 R 768 0 R 769 0 R 770 0 R 771 0 R 772 0 R 775 0 R 777 0 R 781 0 R 782 0 R 
  783 0 R 795 0 R 807 0 R 810 0 R ] /Type /Pages
>>
endobj
1116 0 obj
<<
/Length 1095
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 729.0236 cm
q
1 1 1 RG
.3 w
1 1 1 rg
n -10 0 491.2283 30 re B*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 4 Tm /F1 20 Tf 24 TL 196.1642 0 Td (CHIPSEC) Tj T* -196.1642 0 Td ET
Q
Q
q
1 0 0 1 57.02362 675.0236 cm
q
1 1 1 RG
.3 w
1 1 1 rg
n -10 0 491.2283 24 re B*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 3 Tm /F1 15 Tf 18 TL 193.5067 0 Td (version 1.10.6) Tj T* -193.5067 0 Td ET
Q
Q
q
1 0 0 1 267.9378 560.2736 cm
q
59.4 0 0 78.75 0 0 cm
/FormXob.0f8b5a27ec3847bbfc7093c5ed6cc59f Do
Q
Q
q
1 0 0 1 57.02362 542.2736 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 150.0392 0 Td (Platform Security Assesment Framework) Tj T* -150.0392 0 Td ET
Q
Q
q
1 0 0 1 57.02362 457.2343 cm
Q
q
1 0 0 1 57.02362 439.2343 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 210.3192 0 Td (May 05, 2023) Tj T* -210.3192 0 Td ET
Q
Q
q
1 0 0 1 57.02362 439.2343 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (1 -) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1117 0 obj
<<
/Length 9420
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 729.0236 cm
q
1 1 1 RG
.3 w
0 .156863 .352941 rg
n -10 0 491.2283 30 re B*
Q
q
BT 1 0 0 1 0 4 Tm 24 TL /F1 20 Tf 1 1 1 rg (Contents) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 91.22362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 618.6 cm
q
BT 1 0 0 1 0 1.7 Tm 10.2 TL /F2 8.5 Tf 0 .4 .6 rg (CHIPSEC 1.10.6) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 618.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F2 8.5 Tf 10.2 TL 67.274 0 Td (1) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 602.4 cm
q
BT 1 0 0 1 20 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Contact) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 602.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (1) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 586.2 cm
q
BT 1 0 0 1 20 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Download CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 586.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (2) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 570 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (GitHub repository) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 570 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (2) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 553.8 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Releases) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 553.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (2) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 537.6 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Python) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 537.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (2) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 521.4 cm
q
BT 1 0 0 1 20 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Installation) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 521.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (2) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 505.2 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Linux Installation) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 505.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (3) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 489 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Creating a Live Linux image) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 489 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (3) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 472.8 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Installing Kali Linux) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 472.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (3) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 456.6 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Prerequisites) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 456.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (3) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 440.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 60 1.7 Tm /F1 8.5 Tf 10.2 TL (Installing CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 440.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (4) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 424.2 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Building CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 424.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (4) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 408 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Run CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 408 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (4) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 391.8 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (MacOS Installation) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 391.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (4) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 375.6 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Install CHIPSEC Dependencies) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 375.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (5) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 359.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 60 1.7 Tm /F1 8.5 Tf 10.2 TL (Building Chipsec) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 359.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (5) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 343.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 60 1.7 Tm /F1 8.5 Tf 10.2 TL (Run CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 343.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (5) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 327 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (CHIPSEC Cleanup) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 327 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (5) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 310.8 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Build Errors) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 310.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (5) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 294.6 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (DAL Windows Installation) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 294.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (6) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 278.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 60 1.7 Tm /F1 8.5 Tf 10.2 TL (Prerequisites) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 278.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (6) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 262.2 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Building) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 262.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (6) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 246 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Windows Installation) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 246 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (6) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 229.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 60 1.7 Tm /F1 8.5 Tf 10.2 TL (Install CHIPSEC Dependencies) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 229.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (6) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 213.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 60 1.7 Tm /F1 8.5 Tf 10.2 TL (Building) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 213.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (7) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 197.4 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Turn off kernel driver signature checks) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 197.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (7) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 181.2 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Alternate Build Methods) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 181.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (8) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 165 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Building a Bootable USB drive with UEFI Shell \(x64\)) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 165 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (9) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 148.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 60 1.7 Tm /F1 8.5 Tf 10.2 TL (Installing CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 148.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 67.274 0 Td (9) Tj T* -67.274 0 Td ET
Q
Q
q
1 0 0 1 0 132.6 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Run CHIPSEC in UEFI Shell) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 132.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (10) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 116.4 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (\(OPTIONAL\) Extending CHIPSEC UEFI Python 3.6.8 functionality) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 116.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (10) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 100.2 cm
q
BT 1 0 0 1 20 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Using CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 100.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (11) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 84 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Interpreting results) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 84 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (11) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 67.8 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Results) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 67.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (11) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 51.6 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Automated Tests) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 51.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (12) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 35.4 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Tools) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 35.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (14) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 19.2 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Running CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 19.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (15) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Running in Shell) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (15) Tj T* -62.548 0 Td ET
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (i -) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1118 0 obj
<<
/Length 9696
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 88.82362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 651 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Using as a Python Package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 651 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (15) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 634.8 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (chipsec_main options) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 634.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (16) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 618.6 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (chipsec_util options) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 618.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (16) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 602.4 cm
q
BT 1 0 0 1 20 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 602.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (16) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 586.2 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Architecture Overview) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 586.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (16) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 570 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Core components) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 570 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (17) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 553.8 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Commands) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 553.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (17) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 537.6 cm
q
BT 1 0 0 1 80 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (utilcmd package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 537.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (18) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 521.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (acpi_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 521.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (18) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 505.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (chipset_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 505.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (18) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 489 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (cmos_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 489 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (18) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 472.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (config_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 472.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (18) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 456.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (cpu_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 456.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (18) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 440.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (decode_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 440.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (19) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 424.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (deltas_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 424.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (19) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 408 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (desc_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 408 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (19) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 391.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (ec_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 391.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (20) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 375.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (igd_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 375.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (20) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 359.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (interrupts_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 359.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (20) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 343.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (io_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 343.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (21) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 327 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (iommu_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 327 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (21) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 310.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (lock_check_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 310.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (21) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 294.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (mem_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 294.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (22) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 278.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (mmcfg_base_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 278.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (22) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 262.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (mmcfg_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 262.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (22) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 246 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (mmio_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 246 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (22) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 229.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (msgbus_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 229.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (23) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 213.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (msr_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 213.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (23) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 197.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (pci_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 197.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (23) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 181.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (reg_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 181.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (24) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 165 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (smbios_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 165 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (24) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 148.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (smbus_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 148.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (24) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 132.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spd_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 132.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (24) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 116.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spi_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 116.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (25) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 100.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spidesc_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 100.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (25) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 84 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (tpm_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 84 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (25) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 67.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (txt_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 67.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (26) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 51.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (ucode_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 51.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (26) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 35.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (uefi_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 35.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (26) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 19.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (vmem_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 19.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (26) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (vmm_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (27) Tj T* -62.548 0 Td ET
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (ii -) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1119 0 obj
<<
/Length 9610
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 88.82362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 651 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (HAL \(Hardware Abstraction Layer\)) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 651 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (27) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 634.8 cm
q
BT 1 0 0 1 80 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (hal package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 634.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (27) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 618.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (acpi module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 618.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (27) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 602.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (acpi_tables module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 602.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (27) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 586.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (cmos module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 586.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (27) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 570 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (cpu module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 570 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (28) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 553.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (cpuid module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 553.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (28) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 537.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (ec module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 537.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (28) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 521.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (hal_base module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 521.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (28) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 505.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (igd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 505.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (28) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 489 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (interrupts module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 489 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (28) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 472.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (io module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 472.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (29) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 456.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (iobar module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 456.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (29) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 440.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (iommu module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 440.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (29) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 424.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (locks module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 424.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (29) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 408 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (mmio module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 408 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (29) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 391.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (msgbus module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 391.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (30) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 375.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (msr module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 375.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (30) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 359.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (paging module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 359.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (30) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 343.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (pci module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 343.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (30) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 327 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (pcidb module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 327 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (31) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 310.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (physmem module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 310.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (31) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 294.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (smbios module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 294.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (31) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 278.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (smbus module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 278.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (31) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 262.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 262.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (31) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 246 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spi module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 246 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (32) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 229.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spi_descriptor module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 229.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (32) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 213.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spi_jedec_ids module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 213.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (32) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 197.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spi_uefi module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 197.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (32) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 181.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (tpm module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 181.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (32) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 165 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (tpm12_commands module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 165 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (33) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 148.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (tpm_eventlog module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 148.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (33) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 132.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (ucode module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 132.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (33) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 116.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (uefi module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 116.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (33) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 100.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (uefi_common module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 100.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (33) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 84 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (uefi_compression module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 84 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (33) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 67.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (uefi_fv module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 67.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (33) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 51.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (uefi_platform module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 51.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (33) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 35.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (uefi_search module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 35.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (34) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 19.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (virtmem module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 19.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (34) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (vmm module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (34) Tj T* -62.548 0 Td ET
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (iii -) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1120 0 obj
<<
/Length 9850
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 88.82362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 651 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Fuzzing) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 651 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (34) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 634.8 cm
q
BT 1 0 0 1 80 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (fuzzing package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 634.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (34) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 618.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (primitives module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 618.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (34) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 602.4 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (CHIPSEC_MAIN Program Flow) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 602.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (34) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 586.2 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (CHIPSEC_UTIL Program Flow) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 586.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (35) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 570 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Auxiliary components) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 570 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (35) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 553.8 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Executable build scripts) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 553.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (35) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 537.6 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Configuration Files) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 537.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (35) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 521.4 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Configuration File Example) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 521.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (36) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 505.2 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (List of Cfg components) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 505.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (36) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 489 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Writing Your Own Modules) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 489 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (46) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 472.8 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (OS Helpers and Drivers) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 472.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (47) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 456.6 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Mostly invoked by HAL modules) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 456.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (47) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 440.4 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Helpers import from BaseHelper) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 440.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (47) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 424.2 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Create a New Helper) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 424.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (48) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 408 cm
q
BT 1 0 0 1 80 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Example) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 408 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (48) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 391.8 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Helper components) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 391.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (48) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 375.6 cm
q
BT 1 0 0 1 80 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (helper package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 375.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (48) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 359.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (dal package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 359.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (48) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 343.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (dalhelper module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 343.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (48) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 327 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (efi package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 327 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (49) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 310.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (efihelper module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 310.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (49) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 294.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (file package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 294.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (49) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 278.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (filehelper module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 278.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (49) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 262.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (linux package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 262.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (49) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 246 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (cpuid module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 246 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (49) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 229.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (legacy_pci module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 229.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (49) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 213.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (linuxhelper module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 213.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (49) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 197.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (osx package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 197.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (49) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 181.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (osxhelper module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 181.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (49) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 165 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (windows package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 165 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (50) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 148.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (windowshelper module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 148.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (50) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 132.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (basehelper module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 132.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (50) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 116.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (helpers module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 116.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (50) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 100.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (oshelper module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 100.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (50) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 84 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Methods for Platform Detection) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 84 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (50) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 67.8 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Uses PCI VID and DID to detect processor and PCH) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 67.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (50) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 51.6 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Chip information located in ) Tj /F3 8.5 Tf 0 0 0 rg (chipsec/chipset.py) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 51.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (50) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 35.4 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Platform Configuration Options) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 35.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (50) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 19.2 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Sample module code template) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 19.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (51) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Sample Util Command) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (51) Tj T* -62.548 0 Td ET
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (iv -) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1121 0 obj
<<
/Length 9629
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 88.82362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 651 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (CHIPSEC Modules) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 651 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (52) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 634.8 cm
q
BT 1 0 0 1 60 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Modules) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 634.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (57) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 618.6 cm
q
BT 1 0 0 1 80 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (modules package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 618.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (57) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 602.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (bdw package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 602.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (57) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 586.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (byt package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 586.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (57) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 570 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (common package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 570 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (57) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 553.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (cpu package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 553.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (57) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 537.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (cpu_info module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 537.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (57) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 521.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (ia_untrusted module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 521.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (57) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 505.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spectre_v2 module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 505.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (58) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 489 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (secureboot package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 489 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (59) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 472.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (variables module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 472.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (59) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 456.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (uefi package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 456.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (60) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 440.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (access_uefispec module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 440.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (60) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 424.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (s3bootscript module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 424.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (60) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 408 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (bios_kbrd_buffer module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 408 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (61) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 391.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (bios_smi module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 391.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (61) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 375.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (bios_ts module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 375.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (62) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 359.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (bios_wp module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 359.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (62) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 343.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (debugenabled module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 343.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (63) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 327 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (ia32cfg module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 327 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (63) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 310.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (me_mfg_mode module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 310.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (64) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 294.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (memconfig module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 294.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (65) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 278.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (memlock module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 278.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (65) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 262.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (remap module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 262.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (66) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 246 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (rtclock module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 246 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (66) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 229.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (sgx_check module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 229.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (67) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 213.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (smm module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 213.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (68) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 197.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (smm_code_chk module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 197.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (68) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 181.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (smm_dma module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 181.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (69) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 165 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (smrr module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 165 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (69) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 148.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spd_wd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 148.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (70) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 132.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spi_access module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 132.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (71) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 116.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spi_desc module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 116.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (71) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 100.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spi_fdopss module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 100.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (71) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 84 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (spi_lock module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 84 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (72) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 67.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (hsw package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 67.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (72) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 51.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (ivb package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 51.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (72) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 35.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (snb package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 35.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (72) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 19.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (tools package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 19.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (72) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
0 .4 .6 rg
BT 1 0 0 1 100 1.7 Tm /F1 8.5 Tf 10.2 TL (cpu package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (72) Tj T* -62.548 0 Td ET
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (v -) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1122 0 obj
<<
/Length 9692
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 88.82362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 651 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (sinkhole module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 651 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (72) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 634.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (secureboot package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 634.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (73) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 618.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (te module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 618.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (73) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 602.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (smm package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 602.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (74) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 586.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (rogue_mmio_bar module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 586.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (74) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 570 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (smm_ptr module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 570 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (74) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 553.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (uefi package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 553.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (76) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 537.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (reputation module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 537.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (76) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 521.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (s3script_modify module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 521.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (76) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 505.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (scan_blocked module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 505.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (77) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 489 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (scan_image module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 489 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (78) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 472.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (uefivar_fuzz module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 472.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (79) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 456.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (vmm package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 456.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (80) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 440.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (hv package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 440.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (80) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 424.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (define module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 424.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (80) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 408 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (hypercall module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 408 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (80) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 391.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (hypercallfuzz module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 391.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (80) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 375.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (synth_dev module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 375.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (80) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 359.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (synth_kbd module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 359.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (81) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 343.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (vmbus module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 343.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (81) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 327 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (vmbusfuzz module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 327 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (81) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 310.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (vbox package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 310.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (82) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 294.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (vbox_crash_apicbase module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 294.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (82) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 278.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (xen package) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 278.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (82) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 262.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (define module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 262.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (82) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 246 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (hypercall module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 246 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (82) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 229.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (hypercallfuzz module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 229.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (82) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 213.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (xsa188 module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 213.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (83) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 197.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (common module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 197.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (84) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 181.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (cpuid_fuzz module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 181.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (84) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 165 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (ept_finder module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 165 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (85) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 148.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (hypercallfuzz module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 148.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (85) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 132.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (iofuzz module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 132.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (86) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 116.4 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (msr_fuzz module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 116.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (87) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 100.2 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (pcie_fuzz module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 100.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (88) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 84 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (pcie_overlap_fuzz module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 84 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (89) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 67.8 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (venom module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 67.8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (89) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 51.6 cm
q
BT 1 0 0 1 100 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (wsmt module) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 51.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (90) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 35.4 cm
q
BT 1 0 0 1 20 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Contribution and Style Guides) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 35.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (91) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 19.2 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Python Version) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 19.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (91) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Python Coding Style Guide) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (91) Tj T* -62.548 0 Td ET
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (vi -) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1123 0 obj
<<
/Length 1254
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 688.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 51.6 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (f-Strings) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 51.6 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (93) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 35.4 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Type Hints) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 35.4 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (94) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 19.2 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Underscores in Numeric Literals) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 19.2 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (95) Tj T* -62.548 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 40 1.7 Tm 10.2 TL /F1 8.5 Tf 0 .4 .6 rg (Walrus Operator \(:=\)) Tj T* ET
Q
Q
q
1 0 0 1 409.2283 3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 1.7 Tm /F1 8.5 Tf 10.2 TL 62.548 0 Td (96) Tj T* -62.548 0 Td ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 688.2236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (vii -) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1124 0 obj
<<
/Length 6812
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 729.0236 cm
q
1 1 1 RG
.3 w
0 .156863 .352941 rg
n -10 0 491.2283 30 re B*
Q
q
BT 1 0 0 1 0 4 Tm 24 TL /F1 20 Tf 1 1 1 rg (CHIPSEC 1.10.6) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 699.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (CHIPSEC is a framework for analyzing platform level security of hardware, devices, system firmware,) Tj T* (low-level protection mechanisms, and the configuration of various platform components.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 657.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (It contains a set of modules, including simple tests for hardware protections and correct configuration, tests) Tj T* (for vulnerabilities in firmware and platform components, security assessment and fuzzing tools for various) Tj T* (platform devices and interfaces, and tools acquiring critical firmware and device artifacts.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 639.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (CHIPSEC can run on ) Tj /F4 10 Tf (Windows) Tj /F1 10 Tf (, ) Tj /F4 10 Tf (Linux) Tj /F1 10 Tf (, ) Tj /F4 10 Tf (Mac OS) Tj /F1 10 Tf ( and ) Tj /F4 10 Tf (UEFI shell) Tj /F1 10 Tf (. Mac OS support is Beta.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 627.0236 cm
Q
q
1 0 0 1 57.02362 396.2236 cm
1 .894118 .894118 rg
n 0 230.8 481.2283 -230.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 212.8 Tm  T* ET
q
1 0 0 1 8 206 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Warning) Tj T* ET
Q
Q
q
1 0 0 1 8 182 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Chipsec should only be used on test systems!) Tj T* ET
Q
Q
q
1 0 0 1 8 164 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (It should not be installed/deployed on production end-user systems.) Tj T* ET
Q
Q
q
1 0 0 1 8 146 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (There are multiple reasons for that:) Tj T* ET
Q
Q
q
1 0 0 1 8 104 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (1. Chipsec kernel drivers provide direct access to hardware resources to user-mode applications \(for) Tj T* (example, access to physical memory\). When installed on production systems this could allow malware to) Tj T* (access privileged hardware resources.) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (2. The driver is distributed as source code. In order to load it on Operating System which requires kernel) Tj T* (drivers to be signed \(for example, 64 bit versions of Microsoft Windows 7 and higher\), it is necessary to) Tj T* (enable TestSigning \(or equivalent\) mode and sign the driver executable with test signature. Enabling) Tj T* (TestSigning \(or equivalent\) mode turns off an important OS kernel protection and should not be done on) Tj T* (production systems.) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (3. Due to the nature of access to hardware, if any chipsec module issues incorrect access to hardware) Tj T* (resources, Operating System can hang or panic.) Tj T* ET
Q
Q
q
1 J
1 j
1 .4 .4 RG
.5 w
n 0 230.8 m 481.2283 230.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 230.8 l S
n 481.2283 0 m 481.2283 230.8 l S
Q
Q
q
1 0 0 1 57.02362 390.2236 cm
Q
q
1 0 0 1 57.02362 331.0236 cm
q
1 1 1 RG
.3 w
0 .290196 .52549 rg
n -10 0 491.2283 25.2 re B*
Q
q
BT 1 0 0 1 0 3.2 Tm 19.2 TL /F1 16 Tf 1 1 1 rg (Contact) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 313.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For any questions or suggestions please contact us at: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 283.0236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (We also have the ) Tj 0 .4 .6 rg (issue tracker) Tj 0 0 0 rg ( in our GitHub repo. If you\222d like to report a bug or make a request please) Tj T* (open an issue.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 265.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (If you\222d like to make a contribution to the code please open a ) Tj 0 .4 .6 rg (pull request) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 247.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Mailing list:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 241.0236 cm
Q
q
1 0 0 1 57.02362 151.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Site: ) Tj 0 .4 .6 rg (https://lists.linux.dev/) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Name: oe-chipsec) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (List Address: ) Tj 0 .4 .6 rg (oe-chipsec@lists.linux.dev) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Archive Site: ) Tj 0 .4 .6 rg (https://lore.kernel.org/oe-chipsec/) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 18 cm
Q
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (If you wish to subscribe, please send an email to: ) Tj 0 .4 .6 rg (oe-chipsec+subscribe@lists.linux.dev) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 151.0236 cm
Q
q
1 0 0 1 57.02362 133.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Twitter:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 127.0236 cm
Q
q
1 0 0 1 57.02362 91.02362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For CHIPSEC release alerts: Follow ) Tj 0 .4 .6 rg (CHIPSEC Release) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For general CHIPSEC info: Follow ) Tj 0 .4 .6 rg (CHIPSEC) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 91.02362 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (1 - CHIPSEC 1.10.6) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1125 0 obj
<<
/Length 3839
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Discord:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 735.0236 cm
Q
q
1 0 0 1 57.02362 717.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F4 10 Tf 0 0 0 rg (CHIPSEC Discord Server <) Tj (https://discord.gg/NvxdPe8RKt) Tj (>) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 717.0236 cm
Q
q
1 0 0 1 57.02362 705.0236 cm
Q
q
1 0 0 1 57.02362 636.2236 cm
.933333 .933333 .933333 rg
n 0 68.8 481.2283 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (For ) Tj /F2 10 Tf (AMD) Tj /F1 10 Tf ( related questions or suggestions please contact Gabriel Kerneis at:) Tj T* 0 .4 .6 rg (Gabriel.Kerneis@ssi.gouv.fr) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 481.2283 68.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 68.8 l S
n 481.2283 0 m 481.2283 68.8 l S
Q
Q
q
1 0 0 1 57.02362 630.2236 cm
Q
q
1 0 0 1 57.02362 571.0236 cm
q
1 1 1 RG
.3 w
0 .290196 .52549 rg
n -10 0 491.2283 25.2 re B*
Q
q
BT 1 0 0 1 0 3.2 Tm 19.2 TL /F1 16 Tf 1 1 1 rg (Download CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 514.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (GitHub repository) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 496.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC source files are maintained in a GitHub repository:) Tj T* ET
Q
Q
q
1 0 0 1 222.6378 443.7236 cm
q
150 0 0 46.5 0 0 cm
/FormXob.1a10b9b0ce440b29926bd8bfcaf3cbfe Do
Q
Q
q
1 0 0 1 57.02362 386.9236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Releases) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 368.9236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (You can find the latest release here:) Tj T* ET
Q
Q
q
1 0 0 1 222.6378 316.4236 cm
q
150 0 0 46.5 0 0 cm
/FormXob.4548a30dc6585b7561ff04ed4014ac68 Do
Q
Q
q
1 0 0 1 57.02362 298.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Older releases can be found ) Tj 0 .4 .6 rg (here) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 268.4236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (After downloading there are some steps to follow to build the driver and run, please refer to ) Tj 0 .286275 .541176 rg (Installation) Tj 0 0 0 rg ( and) Tj T* 0 .286275 .541176 rg (running CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 211.6236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Python) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 193.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Python downloads:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 175.6236 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://www.python.org/downloads/) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 116.4236 cm
q
1 1 1 RG
.3 w
0 .290196 .52549 rg
n -10 0 491.2283 25.2 re B*
Q
q
BT 1 0 0 1 0 3.2 Tm 19.2 TL /F1 16 Tf 1 1 1 rg (Installation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 86.42362 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (CHIPSEC supports Windows, Linux, Mac OS X, DAL and UEFI shell. Circumstances surrounding the target) Tj T* (platform may change which of these environments is most appropriate.) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (2 - Download CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1126 0 obj
<<
/Length 6666
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 736.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Linux Installation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 718.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Tested on:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 607.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 98 Tm  T* ET
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 90 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Fedora LXDE 64bit) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Ubuntu 64bit) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Debian 64bit and 32bit) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Linux UEFI Validation \(LUV\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (ArchStrike Linux) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Kali Linux) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 589.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL -0.110555 Tw (Run CHIPSEC on a desired Linux distribution or create a live Linux image on a USB flash drive and boot to it.) Tj T* 0 Tw ET
Q
Q
q
1 0 0 1 57.02362 534.8236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Creating a Live Linux image) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 522.8236 cm
Q
q
1 0 0 1 57.02362 522.8236 cm
Q
q
1 0 0 1 57.02362 474.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (1.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Download things you will need:) Tj T* ET
Q
Q
q
1 0 0 1 23 27 cm
Q
q
1 0 0 1 23 27 cm
Q
q
1 0 0 1 23 15 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Desired Linux image \(e.g. Fedora LXDE 64bit\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Rufus) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 468.8236 cm
Q
q
1 0 0 1 57.02362 444.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (2.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Use Rufus to image a USB stick with the desired Linux image. Include as much persistent storage as) Tj T* (possible.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 438.8236 cm
Q
q
1 0 0 1 57.02362 426.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (3.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Reboot to USB) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 426.8236 cm
Q
q
1 0 0 1 57.02362 372.4236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Installing Kali Linux) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 354.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Download) Tj 0 0 0 rg ( and ) Tj 0 .4 .6 rg (install) Tj 0 0 0 rg ( Kali Linux) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 300.0236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Prerequisites) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 282.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Python 3.7 or higher \() Tj 0 .4 .6 rg (https://www.python.org/downloads/) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 270.0236 cm
Q
q
1 0 0 1 57.02362 213.2236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC has deprecated support for Python2 since June 2020) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 207.2236 cm
Q
q
1 0 0 1 57.02362 189.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Install or update necessary dependencies before installing CHIPSEC:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 159.2236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (dnf) Tj ( ) Tj (install) Tj ( ) Tj (kernel) Tj ( ) Tj (kernel-devel-$\(uname) Tj ( ) Tj (-r\)) Tj ( ) Tj (python3) Tj ( ) Tj (python3-devel) Tj ( ) Tj (gcc) Tj ( ) Tj (nasm) Tj ( ) Tj (redha) Tj T* (t-rpm-config) Tj ( ) Tj (elfutils-libelf-devel) Tj ( ) Tj (git) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 141.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (or) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 111.2236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (apt-get) Tj ( ) Tj (install) Tj ( ) Tj (build-essential) Tj ( ) Tj (python3-dev) Tj ( ) Tj (python3) Tj ( ) Tj (gcc) Tj ( ) Tj (linux-headers-$\(uname) Tj ( ) Tj (-r) Tj T* (\)) Tj ( ) Tj (nasm) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 93.22362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (or) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3 - Download CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1127 0 obj
<<
/Length 4830
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (pacman) Tj ( ) Tj (-S) Tj ( ) Tj (python3) Tj ( ) Tj (python3-setuptools) Tj ( ) Tj (nasm) Tj ( ) Tj (linux-headers) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 723.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (To install requirements:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 717.0236 cm
Q
q
1 0 0 1 57.02362 705.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (pip) Tj ( ) Tj (install) Tj ( ) Tj (-r) Tj ( ) Tj (linux_requirements.txt) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 705.0236 cm
Q
q
1 0 0 1 57.02362 650.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL (Installing CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 632.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Get latest CHIPSEC release from PyPI repository) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 614.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (pip) Tj ( ) Tj (install) Tj ( ) Tj (chipsec) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 602.6236 cm
Q
q
1 0 0 1 57.02362 545.8236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Version in PyPI is outdate please refrain from using until further notice) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 539.8236 cm
Q
q
1 0 0 1 57.02362 521.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Get CHIPSEC package from latest source code) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 503.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Download zip from CHIPSEC repo) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 497.8236 cm
Q
q
1 0 0 1 57.02362 461.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 .286275 .541176 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Download CHIPSEC) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 18 cm
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (or) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 461.8236 cm
Q
q
1 0 0 1 57.02362 443.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Clone CHIPSEC source) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 437.8236 cm
Q
q
1 0 0 1 57.02362 425.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (git) Tj ( ) Tj (clone) Tj ( ) Tj (https://github.com/chipsec/chipsec.git) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 425.8236 cm
Q
q
1 0 0 1 57.02362 371.4236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Building CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 353.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Build the Driver and Compression Tools) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 347.4236 cm
Q
q
1 0 0 1 57.02362 335.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (python) Tj ( ) Tj (setup.py) Tj ( ) Tj (build_ext) Tj ( ) Tj (-i) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 335.4236 cm
Q
q
1 0 0 1 57.02362 281.0236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Run CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 263.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Follow steps in section \223Using as a Python package\224 of ) Tj 0 .286275 .541176 rg (Running CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 206.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (MacOS Installation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 188.2236 cm
Q
q
1 0 0 1 57.02362 131.4236 cm
1 .894118 .894118 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Warning) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MacOS support is currently in Beta release. There\222s no support for M1 chips) Tj T* ET
Q
Q
q
1 J
1 j
1 .4 .4 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 125.4236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (4 - Download CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1128 0 obj
<<
/Length 4915
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 738.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Install CHIPSEC Dependencies) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 720.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Python 3.7 or higher \() Tj 0 .4 .6 rg (https://www.python.org/downloads/) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 708.6236 cm
Q
q
1 0 0 1 57.02362 651.8236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC has deprecated support for Python2 since June 2020) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 645.8236 cm
Q
q
1 0 0 1 57.02362 627.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Install XCODE from the App Store \(for best results use version 11 or newer\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 609.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Install PIP and setuptools packages. Please see instructions ) Tj 0 .4 .6 rg (here) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 591.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Turn the System Integrity Protection \(SIP\) off. See ) Tj 0 .4 .6 rg (Configuring SIP) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 561.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (An alternative to disabling SIP and allowing untrusted/unsigned kexts to load can be enabled by running the) Tj T* (following command:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 555.8236 cm
Q
q
1 0 0 1 57.02362 543.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (csrutil) Tj ( ) Tj (enable) Tj ( ) Tj (--without) Tj ( ) Tj (kext) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 543.8236 cm
Q
q
1 0 0 1 57.02362 489.4236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL (Building Chipsec) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 471.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Clone CHIPSEC Git repository:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 465.4236 cm
Q
q
1 0 0 1 57.02362 453.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (git) Tj ( ) Tj (clone) Tj ( ) Tj (https://github.com/chipsec/chipsec) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 453.4236 cm
Q
q
1 0 0 1 57.02362 399.0236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL (Run CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 381.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Follow steps in section \223Using as a Python package\224 of ) Tj 0 .286275 .541176 rg (Running CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 363.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (To build chipsec.kext on your own and load please follow the instructions in drivers/osx/README) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 308.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (CHIPSEC Cleanup) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 290.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (When done using CHIPSEC, ensure the driver is unloaded and re-enable the System Integrity Protection:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 284.6236 cm
Q
q
1 0 0 1 57.02362 254.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (kextunload) Tj ( ) Tj (-b) Tj ( ) Tj (com.google.chipsec) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (csrutil) Tj ( ) Tj (enable) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 254.6236 cm
Q
q
1 0 0 1 57.02362 200.2236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Build Errors) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 182.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (xcodebuild requires xcode error during CHIPSEC install:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 176.2236 cm
Q
q
1 0 0 1 57.02362 164.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (sudo) Tj ( ) Tj (xcode-select) Tj ( ) Tj (-s) Tj ( ) Tj (/Applications/Xcode.app/Contents/Developer) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 164.2236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (5 - Download CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1129 0 obj
<<
/Length 4996
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 736.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (DAL Windows Installation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 681.8236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL (Prerequisites) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 663.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Python 3.7 or higher \() Tj 0 .4 .6 rg (https://www.python.org/downloads/) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 651.8236 cm
Q
q
1 0 0 1 57.02362 595.0236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC has deprecated support for Python2 since June 2020) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 589.0236 cm
Q
q
1 0 0 1 57.02362 571.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (pywin32: for Windows API support \() Tj 0 .4 .6 rg (https://pypi.org/project/pywin32/#files) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 553.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel System Studio: \() Tj 0 .4 .6 rg (https://software.intel.com/en-us/system-studio) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 535.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (git: open source distributed version control system \() Tj 0 .4 .6 rg (https://git-scm.com/) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 480.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Building) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 462.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Clone CHIPSEC source) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 456.6236 cm
Q
q
1 0 0 1 57.02362 444.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (git) Tj ( ) Tj (clone) Tj ( ) Tj (https://github.com/chipsec/chipsec.git) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 444.6236 cm
Q
q
1 0 0 1 57.02362 387.8236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Windows Installation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 375.8236 cm
Q
q
1 0 0 1 57.02362 363.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC supports the following versions:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 351.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Windows 8, 8.1, 10, 11 - x86 and AMD64) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 339.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Windows Server 2012, 2016, 2019, 2022 - x86 and AMD64) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 339.8236 cm
Q
q
1 0 0 1 57.02362 327.8236 cm
Q
q
1 0 0 1 57.02362 259.0236 cm
.933333 .933333 .933333 rg
n 0 68.8 481.2283 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (CHIPSEC has removed support for the RWEverything \() Tj 0 .4 .6 rg (https://rweverything.com/) Tj 0 0 0 rg (\) driver due to PCI) Tj T* (configuration space access issues.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 481.2283 68.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 68.8 l S
n 481.2283 0 m 481.2283 68.8 l S
Q
Q
q
1 0 0 1 57.02362 253.0236 cm
Q
q
1 0 0 1 57.02362 198.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL (Install CHIPSEC Dependencies) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 180.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Python 3.7 or higher \() Tj 0 .4 .6 rg (https://www.python.org/downloads/) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 168.6236 cm
Q
q
1 0 0 1 57.02362 111.8236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC has deprecated support for Python2 since June 2020) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 105.8236 cm
Q
q
1 0 0 1 57.02362 87.82362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (To install requirements:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 81.82362 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (6 - Download CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1130 0 obj
<<
/Length 6305
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F4 10 Tf 12 TL (pip install -r windows_requirements.txt) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 741.0236 cm
Q
q
1 0 0 1 57.02362 723.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (which includes:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 717.0236 cm
Q
q
1 0 0 1 57.02362 663.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (pywin32) Tj 0 0 0 rg (: for Windows API support \() Tj /F4 10 Tf (pip install pywin32) Tj /F1 10 Tf (\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (setuptools) Tj 0 0 0 rg ( \() Tj /F4 10 Tf (pip install setuptools) Tj /F1 10 Tf (\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (WConio2) Tj 0 0 0 rg (: Optional. For colored console output \() Tj /F4 10 Tf (pip install Wconio2) Tj /F1 10 Tf (\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 663.0236 cm
Q
q
1 0 0 1 57.02362 645.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (To compile the driver:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 639.0236 cm
Q
q
1 0 0 1 57.02362 534.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 92.8 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Visual Studio and WDK) Tj 0 0 0 rg (: for building the driver.) Tj T* ET
Q
Q
q
1 0 0 1 20 74.8 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For best results use the latest available \() Tj /F2 10 Tf (VS2022 + SDK/WDK 11) Tj /F1 10 Tf ( or ) Tj /F2 10 Tf (VS2019 + SDK/WDK 10 or 11) Tj /F1 10 Tf (\)) Tj T* ET
Q
Q
q
1 0 0 1 20 62.8 cm
Q
q
1 0 0 1 20 6 cm
.933333 .933333 .933333 rg
n 0 56.8 461.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Make sure to install compatible VS/SDK/WDK versions and the spectre mitigation packages) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 461.2283 56.8 l S
n 0 0 m 461.2283 0 l S
n 0 0 m 0 56.8 l S
n 461.2283 0 m 461.2283 56.8 l S
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 534.2236 cm
Q
q
1 0 0 1 57.02362 516.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (To clone the repo:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 510.2236 cm
Q
q
1 0 0 1 57.02362 498.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (git) Tj 0 0 0 rg (: open source distributed version control system) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 498.2236 cm
Q
q
1 0 0 1 57.02362 443.8236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL (Building) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 425.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Clone CHIPSEC source) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 419.8236 cm
Q
q
1 0 0 1 57.02362 407.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (git) Tj ( ) Tj (clone) Tj ( ) Tj (https://github.com/chipsec/chipsec.git) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 407.8236 cm
Q
q
1 0 0 1 57.02362 389.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Build the Driver and Compression Tools) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 383.8236 cm
Q
q
1 0 0 1 57.02362 371.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (python) Tj ( ) Tj (setup.py) Tj ( ) Tj (build_ext) Tj ( ) Tj (-i) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 371.8236 cm
Q
q
1 0 0 1 57.02362 359.8236 cm
Q
q
1 0 0 1 57.02362 279.0236 cm
.933333 .933333 .933333 rg
n 0 80.8 481.2283 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (If build errors are with signing are encountered, try running as Administrator The .vcxproj file points to the) Tj T* (latest SDK, if this is incompatible with the WDK, change the configuration to a compatible SDK within the) Tj T* (project properties) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 481.2283 80.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 80.8 l S
n 481.2283 0 m 481.2283 80.8 l S
Q
Q
q
1 0 0 1 57.02362 273.0236 cm
Q
q
1 0 0 1 57.02362 218.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Turn off kernel driver signature checks) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 200.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Enable boot menu) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 182.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (In CMD shell:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 176.6236 cm
Q
q
1 0 0 1 57.02362 164.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (bcdedit) Tj ( ) Tj (/set) Tj ( ) Tj ({bootmgr}) Tj ( ) Tj (displaybootmenu) Tj ( ) Tj (yes) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 164.6236 cm
Q
q
1 0 0 1 57.02362 146.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (With Secure Boot enabled:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 128.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Method 1:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 122.6236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (7 - Download CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1131 0 obj
<<
/Length 9796
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 699.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (In CMD shell: ) Tj /F3 10 Tf (shutdown) Tj ( ) Tj (/r) Tj ( ) Tj (/t) Tj ( ) Tj (0) Tj ( ) Tj (/o) Tj /F1 10 Tf ( or Start button -) Tj (> Power icon -) Tj (> SHIFT key + Restart) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Navigate: Troubleshooting -) Tj (> Advanced Settings -) Tj (> Startup Settings -) Tj (> Reboot) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (After reset choose F7 or 7 \223Disable driver signature checks\224) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 699.0236 cm
Q
q
1 0 0 1 57.02362 681.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Method 2:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 675.0236 cm
Q
q
1 0 0 1 57.02362 645.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Disable Secure Boot in the BIOS setup screen then disable driver signature checks as with Secure) Tj T* (Boot disabled) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 645.0236 cm
Q
q
1 0 0 1 57.02362 627.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (With Secure Boot disabled:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 609.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Method 1:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 603.0236 cm
Q
q
1 0 0 1 57.02362 489.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 108 cm
Q
q
1 0 0 1 20 108 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 93 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 93 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Boot in Test mode \(allows self-signed certificates\)) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 83 Tm  T* ET
q
1 0 0 1 20 87 cm
Q
q
1 0 0 1 20 87 cm
Q
q
1 0 0 1 20 75 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Start CMD.EXE as Adminstrator ) Tj /F3 10 Tf (BcdEdit) Tj ( ) Tj (/set) Tj ( ) Tj (TESTSIGNING) Tj ( ) Tj (ON) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 69 cm
Q
q
1 0 0 1 20 57 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Reboot) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 51 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 36 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 36 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (If this doesn\222t work, run these additional commands:) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (BcdEdit) Tj ( ) Tj (/set) Tj ( ) Tj (noIntegrityChecks) Tj ( ) Tj (ON) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (BcdEdit) Tj ( ) Tj (/set) Tj ( ) Tj (loadoptions) Tj ( ) Tj (DDISABLE_INTEGRITY_CHECKS) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 489.0236 cm
Q
q
1 0 0 1 57.02362 471.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Method 2:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 465.0236 cm
Q
q
1 0 0 1 57.02362 435.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Press F8 when booting Windows and choose \223No driver signatures enforcement\224 option to turn off) Tj T* (driver signature checks) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 435.0236 cm
Q
q
1 0 0 1 57.02362 380.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Alternate Build Methods) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 362.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Build CHIPSEC kernel driver with Visual Studio) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 344.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Method 1:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 338.6236 cm
Q
q
1 0 0 1 57.02362 284.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Open the Visual Studio project file \(drivers/windows/chipsec_hlpr.vcxproj\) using Visual Studio) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Select Platform and configuration \(X86 or x64, Release\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Go to Build -) Tj (> Build Solution) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 284.6236 cm
Q
q
1 0 0 1 57.02362 266.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Method 2:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 260.6236 cm
Q
q
1 0 0 1 57.02362 149.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 105 cm
Q
q
1 0 0 1 20 105 cm
Q
q
1 0 0 1 20 93 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Open a VS developer command prompt) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 87 cm
Q
q
1 0 0 1 20 75 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (>) Tj ( ) Tj (cd) Tj ( ) Tj (<) Tj (CHIPSEC_ROOT_DIR) Tj (>) Tj (\\drivers\\windows) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 69 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 54 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 54 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Build driver using msbuild command:) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 44 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (>) Tj ( ) Tj (msbuild) Tj ( ) Tj (/p:Platform=x64) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 36 cm
Q
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (or) Tj T* ET
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (>) Tj ( ) Tj (msbuild) Tj ( ) Tj (/p:Platform=x32) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 149.6236 cm
Q
q
1 0 0 1 57.02362 119.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (If build process is completed without any errors, the driver binary will be moved into the chipsec helper) Tj T* (directory:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 113.6236 cm
Q
q
1 0 0 1 57.02362 101.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (CHIPSEC_ROOT_DIR) Tj (>) Tj (\\chipsec\\helper\\windows\\windows_amd64) Tj ( ) Tj (\(or) Tj ( ) Tj (i386\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 101.6236 cm
Q
q
1 0 0 1 57.02362 83.62362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Build the compression tools) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (8 - Download CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1132 0 obj
<<
/Length 7625
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Method:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 735.0236 cm
Q
q
1 0 0 1 57.02362 669.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 60 cm
Q
q
1 0 0 1 20 60 cm
Q
q
1 0 0 1 20 48 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Navigate to the chipsec_toolscompression directory) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 30 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Run ) Tj /F4 10 Tf (python setup.py build) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Copy the ) Tj /F4 10 Tf (EfiCompressor.cp) Tj (<) Tj (pyver) Tj (>) Tj (-win_) Tj (<) Tj (arch) Tj (>) Tj (.pyd) Tj /F1 10 Tf ( file from build/lib.win-) Tj (<) Tj (arch) Tj (>) Tj (-) Tj (<) Tj (pyver) Tj (> to the) Tj T* (root chipsec directory) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 669.0236 cm
Q
q
1 0 0 1 57.02362 651.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Alternate Method to load CHIPSEC service/driver) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 633.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (To create and start CHIPSEC service) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 627.0236 cm
Q
q
1 0 0 1 38.6378 603.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (sc) Tj ( ) Tj (create) Tj ( ) Tj (chipsec) Tj ( ) Tj (binpath=") Tj (<) Tj (PATH_TO_SYS) Tj (>) Tj (") Tj ( ) Tj (type=) Tj ( ) Tj (kernel) Tj ( ) Tj (DisplayName="Chipsec) Tj ( ) Tj (driver") Tj /F1 10 Tf  T* /F3 10 Tf (sc) Tj ( ) Tj (start) Tj ( ) Tj (chipsec) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 603.0236 cm
Q
q
1 0 0 1 57.02362 585.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (When finished running CHIPSEC stop/delete service:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 579.0236 cm
Q
q
1 0 0 1 57.02362 567.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (sc) Tj ( ) Tj (stop) Tj ( ) Tj (chipsec) Tj /F1 10 Tf ( ) Tj /F3 10 Tf (sc) Tj ( ) Tj (delete) Tj ( ) Tj (chipsec) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 567.0236 cm
Q
q
1 0 0 1 57.02362 510.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Building a Bootable USB drive with UEFI Shell \(x64\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 498.2236 cm
Q
q
1 0 0 1 57.02362 498.2236 cm
Q
q
1 0 0 1 57.02362 486.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (1.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Format your media as FAT32) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 480.2236 cm
Q
q
1 0 0 1 57.02362 450.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (2.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Create the following directory structure in the root of the new media) Tj T* ET
Q
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (/efi/boot) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 444.2236 cm
Q
q
1 0 0 1 57.02362 414.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (3.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Download the UEFI Shell \(Shell.efi\) from the following link) Tj T* ET
Q
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://github.com/tianocore/edk2/blob/UDK2018/ShellBinPkg/UefiShell/X64/Shell.efi) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 408.2236 cm
Q
q
1 0 0 1 57.02362 396.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (4.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Rename the UEFI shell file to Bootx64.efi) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 390.2236 cm
Q
q
1 0 0 1 57.02362 378.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (5.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Copy the UEFI shell \(now Bootx64.efi\) to the /efi/boot directory) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 378.2236 cm
Q
q
1 0 0 1 57.02362 323.8236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL (Installing CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 311.8236 cm
Q
q
1 0 0 1 57.02362 311.8236 cm
Q
q
1 0 0 1 57.02362 257.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 39 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (1.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 27 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Extract the contents of ) Tj /F3 10 Tf (__install__/UEFI/chipsec_py368_uefi_x64.zip) Tj /F1 10 Tf ( to the USB drive, as) Tj T* (appropriate.) Tj T* ET
Q
Q
q
1 0 0 1 23 21 cm
Q
q
1 0 0 1 23 21 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This will create a /efi/Tools directory with Python368.efi and /efi/StdLib with subdirectories for) Tj T* (dependencies.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 251.8236 cm
Q
q
1 0 0 1 57.02362 77.54291 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 159.2807 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (2.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 159.2807 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Copy the contents of CHIPSEC to the USB drive.) Tj T* ET
Q
Q
q
1 0 0 1 23 141.2807 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The contents of your drive should look like follows:) Tj T* ET
Q
Q
q
1 0 0 1 23 9.680709 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 454.4283 130.8 re B*
Q
q
0 0 0 rg
BT 1 0 0 1 0 116.8 Tm /F3 8 Tf 9.6 TL (-  fs0:) Tj T* (   -  efi) Tj T* (      -  boot) Tj T* (         -  bootx64.efi \(optional\)) Tj T* (      -  StdLib) Tj T* (         -  lib) Tj T* (            -  python36.8) Tj T* (               -  [lots of python files and directories]) Tj T* (      -  Tools) Tj T* (         -  Python368.efi) Tj T* (   -  chipsec) Tj T* (      -  chipsec) Tj T* (         -  \205) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (9 - Download CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1133 0 obj
<<
/Length 8229
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 717.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 22.6 Tm  T* ET
q
1 0 0 1 23 -3 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 454.4283 34.8 re B*
Q
q
0 0 0 rg
BT 1 0 0 1 0 20.8 Tm /F3 8 Tf 9.6 TL (      -  chipsec_main.py) Tj T* (      -  chipsec_util.py) Tj T* (      -  \205) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 711.4236 cm
Q
q
1 0 0 1 57.02362 663.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (3.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Reboot to the USB drive \(this will boot to UEFI shell\).) Tj T* ET
Q
Q
q
1 0 0 1 23 27 cm
Q
q
1 0 0 1 23 27 cm
Q
q
1 0 0 1 23 15 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (You may need to enable booting from USB in BIOS setup.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (You will need to disable UEFI Secure Boot to boot to the UEFI Shell.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 663.4236 cm
Q
q
1 0 0 1 57.02362 609.0236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Run CHIPSEC in UEFI Shell) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 597.0236 cm
Q
q
1 0 0 1 57.02362 531.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 54 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (fs0:) Tj T* ET
Q
Q
q
1 0 0 1 20 36 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (cd) Tj ( ) Tj (chipsec) Tj T* ET
Q
Q
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (python368.efi) Tj ( ) Tj (chipsec_main.py) Tj /F1 10 Tf ( or ) Tj /F3 10 Tf (python368.efi) Tj ( ) Tj (chipsec_util.py) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Next follow steps in section \223Basic Usage\224 of ) Tj 0 .286275 .541176 rg (Running CHIPSEC) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 531.0236 cm
Q
q
1 0 0 1 57.02362 476.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (\(OPTIONAL\) Extending CHIPSEC UEFI Python 3.6.8 functionality) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 458.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Skip this section if you don\222t plan on extending native UEFI functionality for CHIPSEC.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 416.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Native functions accessing HW resources are built directly into Python UEFI port in built-in edk2 module. If) Tj T* -0.067314 Tw (you want to add more native functionality to Python UEFI port for CHIPSEC, you\222ll need to re-build Python for) Tj T* 0 Tw (UEFI:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 410.6236 cm
Q
q
1 0 0 1 57.02362 410.6236 cm
Q
q
1 0 0 1 57.02362 338.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 57 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (1.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 57 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Start with ) Tj 0 .4 .6 rg (Py368Readme.txt) Tj  T* ET
Q
Q
q
1 0 0 1 23 51 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Latest EDK2, visit ) Tj 0 .4 .6 rg (Tianocore EDK2 Github) Tj 0 0 0 rg ( \(Make sure to update submodules\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Latest EDK2-LIBC, visit ) Tj 0 .4 .6 rg (Tianocore EDK2-LIBC Github) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Follow setup steps described in the ) Tj /F3 10 Tf (Py368Readme.txt) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 332.6236 cm
Q
q
1 0 0 1 57.02362 212.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 105 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (2.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 105 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Import files from the ) Tj 0 .4 .6 rg (CHIPSEC Python 3.6.8 port for EFI Shell) Tj  T* ET
Q
Q
q
1 0 0 1 23 99 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 96 cm
Q
q
1 0 0 1 20 96 cm
Q
q
1 0 0 1 20 60 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (Replace existing) Tj T* /F3 10 Tf (AppPkg/Applications/Python/Python-3.6.8/PyMod-3.6.8/Modules/edk2module.c) Tj /F1 10 Tf  T* (file with ) Tj 0 .4 .6 rg (edk2module.c) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 54 cm
Q
q
1 0 0 1 20 30 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Copy ) Tj 0 .4 .6 rg (cpu.asm) Tj 0 0 0 rg ( file to) Tj T* /F3 10 Tf (AppPkg/Applications/Python/Python-3.6.8/PyMode-3.6.8/Modules/) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Add ) Tj /F3 10 Tf (PyMod-$\(PYTHON_VERSION\)/Modules/cpu.asm) Tj /F1 10 Tf ( line under the ) Tj /F3 10 Tf ([Sources.X64]) Tj /F1 10 Tf  T* (section in ) Tj /F3 10 Tf (AppPkg/Applications/Python/Python-3.6.8/Python368.inf) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 206.6236 cm
Q
q
1 0 0 1 57.02362 152.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 39 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (3.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 39 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Make modifications as needed) Tj T* ET
Q
Q
q
1 0 0 1 23 33 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (All CHIPSEC related functions are in ) Tj /F3 10 Tf (edk2module.c) Tj /F1 10 Tf ( \() Tj /F3 10 Tf (#ifdef) Tj ( ) Tj (CHIPSEC) Tj /F1 10 Tf (\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Asm functions are in ) Tj /F3 10 Tf (cpu.asm) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 146.6236 cm
Q
q
1 0 0 1 57.02362 134.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (4.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Build and directory creation steps are covered in the ) Tj /F3 10 Tf (Py368ReadMe.txt) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 134.6236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (10 - Download CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1134 0 obj
<<
/Length 5526
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 733.8236 cm
q
1 1 1 RG
.3 w
0 .290196 .52549 rg
n -10 0 491.2283 25.2 re B*
Q
q
BT 1 0 0 1 0 3.2 Tm 19.2 TL /F1 16 Tf 1 1 1 rg (Using CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 715.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC should be launched as Administrator/root) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 685.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (CHIPSEC will automatically attempt to create and start its service, including load its kernel-mode driver. If) Tj T* (CHIPSEC service is already running then it will attempt to connect to the existing service.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 655.8236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Use ) Tj /F3 10 Tf (--no-driver) Tj /F1 10 Tf ( command-line option to skip loading the kernel module. This option will only work for) Tj T* (certain commands or modules.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 599.0236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Interpreting results) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 581.0236 cm
Q
q
1 0 0 1 57.02362 524.2236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (DRAFT \(work in progress\)) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 518.2236 cm
Q
q
1 0 0 1 57.02362 488.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (In order to improve usability, we are reviewing and improving the messages and meaning of information) Tj T* (returned by CHIPSEC.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 433.8236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Results) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 403.8236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Currently, the SKIPPED return value is ambiguous. The proposed ) Tj /F2 10 Tf (new) Tj /F1 10 Tf ( definition of the return values is listed) Tj T* (below:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 397.8236 cm
Q
q
1 0 0 1 57.02362 343.4236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 172.5922 0 Td 14.4 TL /F1 12 Tf 1 1 1 rg (Generic results meanings) Tj T* -172.5922 0 Td ET
Q
Q
q
1 0 0 1 57.02362 141.4236 cm
1 1 1 rg
n 0 196 481.2283 -16 re f*
.878431 .878431 .878431 rg
n 0 180 481.2283 -30 re f*
1 1 1 rg
n 0 150 481.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 132 481.2283 -42 re f*
1 1 1 rg
n 0 90 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 60 481.2283 -30 re f*
1 1 1 rg
n 0 30 481.2283 -30 re f*
1 1 1 rg
n 0 196 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 183 cm
q
1 1 1 rg
n 0 0 228.6142 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 99.02709 0 Td (Result) Tj T* -99.02709 0 Td ET
Q
Q
q
1 0 0 1 246.6142 183 cm
q
1 1 1 rg
n 0 0 228.6142 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 94.02709 0 Td (Meaning) Tj T* -94.02709 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 165 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PASSED) Tj T* ET
Q
Q
q
1 0 0 1 246.6142 153 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (A ) Tj /F2 10 Tf (mitigation) Tj /F1 10 Tf ( to a known vulnerability has been) Tj T* (detected) Tj T* ET
Q
Q
q
1 0 0 1 6 135 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (FAILED) Tj T* ET
Q
Q
q
1 0 0 1 246.6142 135 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (A known ) Tj /F2 10 Tf (vulnerability) Tj /F1 10 Tf ( has been detected) Tj T* ET
Q
Q
q
1 0 0 1 6 117 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (WARNING) Tj T* ET
Q
Q
q
1 0 0 1 246.6142 93 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (We have detected something that could be a) Tj T* (vulnerability but ) Tj /F2 10 Tf (manual analysis is required) Tj /F1 10 Tf ( to) Tj T* (confirm \(inconclusive\)) Tj T* ET
Q
Q
q
1 0 0 1 6 75 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (NOT_APPLICABLE \(SKIPPED\)) Tj T* ET
Q
Q
q
1 0 0 1 246.6142 63 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (The issue checked by this module is not applicable) Tj T* (to this platform. This result can be ignored) Tj T* ET
Q
Q
q
1 0 0 1 6 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (INFORMATION) Tj T* ET
Q
Q
q
1 0 0 1 246.6142 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This module does not check for a vulnerability. It) Tj T* (just prints information about the system) Tj T* ET
Q
Q
q
1 0 0 1 6 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (ERROR) Tj T* ET
Q
Q
q
1 0 0 1 246.6142 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Something went wrong in the execution of) Tj T* (CHIPSEC) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 180 m 481.2283 180 l S
n 0 150 m 481.2283 150 l S
n 0 132 m 481.2283 132 l S
n 0 90 m 481.2283 90 l S
n 0 60 m 481.2283 60 l S
n 0 30 m 481.2283 30 l S
n 240.6142 0 m 240.6142 196 l S
n 0 196 m 481.2283 196 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 196 l S
n 481.2283 0 m 481.2283 196 l S
Q
Q
q
1 0 0 1 57.02362 141.4236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (11 - Using CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1135 0 obj
<<
/Length 5701
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 738.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Automated Tests) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 708.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Each test module can log additional messaging in addition to the return value. In an effort to standardize and) Tj T* (improve the clarity of this messaging, the mapping of result and messages is defined below:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 702.6236 cm
Q
q
1 0 0 1 57.02362 648.2236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 170.9242 0 Td 14.4 TL /F1 12 Tf 1 1 1 rg (Modules results meanings) Tj T* -170.9242 0 Td ET
Q
Q
q
1 0 0 1 57.02362 136.2236 cm
1 1 1 rg
n 0 506 481.2283 -26 re f*
.878431 .878431 .878431 rg
n 0 480 481.2283 -42 re f*
1 1 1 rg
n 0 438 481.2283 -66 re f*
.878431 .878431 .878431 rg
n 0 372 481.2283 -126 re f*
1 1 1 rg
n 0 246 481.2283 -246 re f*
1 1 1 rg
n 0 506 481.2283 -26 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 483 cm
q
1 1 1 rg
n 0 0 84.24567 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 31.84283 0 Td (Test) Tj T* -31.84283 0 Td ET
Q
Q
q
1 0 0 1 102.2457 483 cm
q
1 1 1 rg
n 0 0 84.24567 20 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 10 Tm /F2 10 Tf 10 TL 21.56283 0 Td (PASSED) Tj T* -0.839995 0 Td (message) Tj T* -20.72283 0 Td ET
Q
Q
q
1 0 0 1 198.4913 483 cm
q
1 1 1 rg
n 0 0 84.24567 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 1.277835 0 Td (FAILED message) Tj T* -1.277835 0 Td ET
Q
Q
q
1 0 0 1 294.737 483 cm
q
1 1 1 rg
n 0 0 84.24567 20 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 10 Tm /F2 10 Tf 10 TL 17.68283 0 Td (WARNING) Tj T* 3.040005 0 Td (message) Tj T* -20.72283 0 Td ET
Q
Q
q
1 0 0 1 390.9827 483 cm
q
1 1 1 rg
n 0 0 84.24567 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 28.23283 0 Td (Notes) Tj T* -28.23283 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 465 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (memconfig) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 441 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (All memory map) Tj T* (registers seem to) Tj T* (be locked down) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 441 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Not all memory) Tj T* (map registers are) Tj T* (locked down) Tj T* ET
Q
Q
q
1 0 0 1 294.737 465 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 6 423 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Remap) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 387 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (Memory Remap is) Tj T* (configured) Tj T* (correctly and) Tj T* (locked) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 375 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (Memory Remap is) Tj T* (not properly) Tj T* (configured/locked.) Tj T* (Remaping attack) Tj T* (may be possible.) Tj T* ET
Q
Q
q
1 0 0 1 294.737 423 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 6 357 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (smm_dma) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 309 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (TSEG is properly) Tj T* (configured.) Tj T* (SMRAM is) Tj T* (protected from) Tj T* (DMA attacks.) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 249 cm
q
0 0 0 rg
BT 1 0 0 1 0 110 Tm /F1 10 Tf 12 TL (TSEG is properly) Tj T* (configured, but the) Tj T* (configuration is not) Tj T* (locked or TSEG is) Tj T* (not properly) Tj T* (configured.) Tj T* (Portions of) Tj T* (SMRAM may be) Tj T* (vulnerable to DMA) Tj T* (attacks) Tj T* ET
Q
Q
q
1 0 0 1 294.737 309 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (TSEG is properly) Tj T* (configured but) Tj T* (can\222t determine if it) Tj T* (covers entire) Tj T* (SMRAM) Tj T* ET
Q
Q
q
1 0 0 1 6 219 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.bios_kbr) Tj T* (d_buffer) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 135 cm
q
0 0 0 rg
BT 1 0 0 1 0 98 Tm /F1 10 Tf 12 TL -0.117165 Tw (\223Keyboard buffer is) Tj T* 0 Tw (filled with common) Tj T* (fill pattern\224 or) Tj T* (\223Keyboard buffer) Tj T* (looks empty.) Tj T* (Pre-boot) Tj T* (passwords don\222t) Tj T* (seem to be) Tj T* (exposed) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 231 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (FAILED) Tj T* ET
Q
Q
q
1 0 0 1 294.737 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 230 Tm /F1 10 Tf 12 TL (Keyboard buffer is) Tj T* (not empty. The) Tj T* (test cannot) Tj T* (determine) Tj T* (conclusively if it) Tj T* (contains pre-boot) Tj T* (passwords.n The) Tj T* (contents might) Tj T* (have not been) Tj T* (cleared by) Tj T* (pre-boot firmware) Tj T* (or overwritten with) Tj T* (garbage.n Visually) Tj T* (inspect the) Tj T* (contents of) Tj T* (keyboard buffer for) Tj T* (pre-boot) Tj T* (passwords \(BIOS,) Tj T* (HDD, full-disk) Tj T* (encryption\).) Tj T* ET
Q
Q
q
1 0 0 1 390.9827 171 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL (Also printing a) Tj T* (message if size of) Tj T* (buffer is revealed.) Tj T* (\223Was your) Tj T* (password %d) Tj T* (characters long?\224) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 0 m 481.2283 0 l S
n 0 480 m 481.2283 480 l S
n 0 438 m 481.2283 438 l S
n 0 372 m 481.2283 372 l S
n 0 246 m 481.2283 246 l S
n 96.24567 0 m 96.24567 506 l S
n 192.4913 0 m 192.4913 506 l S
n 288.737 0 m 288.737 506 l S
n 384.9827 0 m 384.9827 506 l S
n 0 506 m 481.2283 506 l S
n 0 0 m 0 506 l S
n 481.2283 0 m 481.2283 506 l S
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (12 - Using CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1136 0 obj
<<
/Length 6229
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 93.02362 cm
1 1 1 rg
n 0 660 481.2283 -78 re f*
.878431 .878431 .878431 rg
n 0 582 481.2283 -54 re f*
1 1 1 rg
n 0 528 481.2283 -162 re f*
.878431 .878431 .878431 rg
n 0 366 481.2283 -54 re f*
1 1 1 rg
n 0 312 481.2283 -78 re f*
.878431 .878431 .878431 rg
n 0 234 481.2283 -78 re f*
1 1 1 rg
n 0 156 481.2283 -66 re f*
.878431 .878431 .878431 rg
n 0 90 481.2283 -90 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 645 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.bios_smi) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 609 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (All required SMI) Tj T* (sources seem to) Tj T* (be enabled and) Tj T* (locked) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 609 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (Not all required) Tj T* (SMI sources are) Tj T* (enabled and) Tj T* (locked) Tj T* ET
Q
Q
q
1 0 0 1 294.737 585 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL (Not all required) Tj T* (SMI sources are) Tj T* (enabled and) Tj T* (locked, but SPI) Tj T* -0.071444 Tw (flash writes are still) Tj T* 0 Tw (restricted to SMM) Tj T* ET
Q
Q
q
1 0 0 1 6 567 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.bios_ts) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 543 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (BIOS Interface is) Tj T* (locked \(including) Tj T* (Top Swap Mode\)) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 531 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (BIOS Interface is) Tj T* (not locked) Tj T* (\(including Top) Tj T* (Swap Mode\)) Tj T* ET
Q
Q
q
1 0 0 1 294.737 567 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 6 513 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.bios_wp) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 501 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (BIOS is write) Tj T* (protected) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 369 cm
q
0 0 0 rg
BT 1 0 0 1 0 146 Tm /F1 10 Tf 12 TL (BIOS should) Tj T* (enable all) Tj T* (available SMM) Tj T* (based write) Tj T* (protection) Tj T* (mechanisms or) Tj T* (configure SPI) Tj T* (protected ranges) Tj T* (to protect the) Tj T* (entire BIOS) Tj T* (region. BIOS is) Tj T* (NOT protected) Tj T* (completely) Tj T* ET
Q
Q
q
1 0 0 1 294.737 513 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 6 351 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.ia32cfg) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 315 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (IA32_FEATURE_) Tj T* (CONTROL MSR is) Tj T* (locked on all) Tj T* (logical CPUs) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 315 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (IA32_FEATURE_) Tj T* (CONTROL MSR is) Tj T* (not locked on all) Tj T* (logical CPUs) Tj T* ET
Q
Q
q
1 0 0 1 294.737 351 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 6 297 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.rtclock) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 261 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (Protected) Tj T* (locations in RTC) Tj T* (memory are) Tj T* (locked) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 297 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 294.737 237 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL (Protected) Tj T* (locations in RTC) Tj T* (memory are) Tj T* (accessible \(BIOS) Tj T* (may not be using) Tj T* (them\)) Tj T* ET
Q
Q
q
1 0 0 1 6 219 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.smm) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 195 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Compatible) Tj T* (SMRAM is locked) Tj T* (down) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 171 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (Compatible) Tj T* (SMRAM is not) Tj T* (properly locked.) Tj T* (Expected \( D_LCK) Tj T* (= 1, D_OPEN = 0 \)) Tj T* ET
Q
Q
q
1 0 0 1 294.737 219 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 390.9827 159 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL (Should return SKI) Tj T* (PPED_NOT_APP) Tj T* (LICABLE when) Tj T* (compatible) Tj T* (SMRAM is not) Tj T* (enabled.) Tj T* ET
Q
Q
q
1 0 0 1 6 141 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.smrr) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 105 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (SMRR protection) Tj T* (against cache) Tj T* (attack is properly) Tj T* (configured) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 93 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (SMRR protection) Tj T* (against cache) Tj T* (attack is not) Tj T* (configured) Tj T* (properly) Tj T* ET
Q
Q
q
1 0 0 1 294.737 141 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 6 63 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.spi_acce) Tj T* (ss) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 27 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (SPI Flash Region) Tj T* (Access) Tj T* (Permissions in) Tj T* (flash descriptor) Tj T* (look ok) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL (SPI Flash Region) Tj T* (Access) Tj T* (Permissions are) Tj T* (not programmed) Tj T* (securely in flash) Tj T* (descriptor) Tj T* ET
Q
Q
q
1 0 0 1 294.737 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 74 Tm /F1 10 Tf 12 TL (Software has write) Tj T* (access to GBe) Tj T* -0.07811 Tw (region in SPI flash\224) Tj T* 0 Tw (and \223Certain SPI) Tj T* (flash regions are) Tj T* (writeable by) Tj T* (software) Tj T* ET
Q
Q
q
1 0 0 1 390.9827 27 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (we have observed) Tj T* (production) Tj T* (systems reacting) Tj T* (badly when GBe) Tj T* (was overwritten) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 660 m 481.2283 660 l S
n 0 0 m 481.2283 0 l S
n 0 582 m 481.2283 582 l S
n 0 528 m 481.2283 528 l S
n 0 366 m 481.2283 366 l S
n 0 312 m 481.2283 312 l S
n 0 234 m 481.2283 234 l S
n 0 156 m 481.2283 156 l S
n 0 90 m 481.2283 90 l S
n 96.24567 0 m 96.24567 660 l S
n 192.4913 0 m 192.4913 660 l S
n 288.737 0 m 288.737 660 l S
n 384.9827 0 m 384.9827 660 l S
n 0 0 m 0 660 l S
n 481.2283 0 m 481.2283 660 l S
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (13 - Using CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1137 0 obj
<<
/Length 6247
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 171.0236 cm
1 1 1 rg
n 0 582 481.2283 -66 re f*
.878431 .878431 .878431 rg
n 0 516 481.2283 -54 re f*
1 1 1 rg
n 0 462 481.2283 -54 re f*
.878431 .878431 .878431 rg
n 0 408 481.2283 -162 re f*
1 1 1 rg
n 0 246 481.2283 -90 re f*
.878431 .878431 .878431 rg
n 0 156 481.2283 -54 re f*
1 1 1 rg
n 0 102 481.2283 -102 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 567 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.spi_desc) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 519 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (SPI flash) Tj T* (permissions) Tj T* (prevent SW from) Tj T* (writing to flash) Tj T* (descriptor) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 531 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (SPI flash) Tj T* (permissions allow) Tj T* (SW to write flash) Tj T* (descriptor) Tj T* ET
Q
Q
q
1 0 0 1 294.737 567 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 390.9827 531 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (we can probably) Tj T* (remove this now) Tj T* (that we have) Tj T* (spi_access) Tj T* ET
Q
Q
q
1 0 0 1 6 489 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.spi_fdops) Tj T* (s) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 465 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (SPI Flash) Tj T* (Descriptor) Tj T* (Security Override) Tj T* (is disabled) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 465 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (SPI Flash) Tj T* (Descriptor) Tj T* (Security Override) Tj T* (is enabled) Tj T* ET
Q
Q
q
1 0 0 1 294.737 501 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 6 447 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.spi_lock) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 411 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (SPI Flash) Tj T* (Controller) Tj T* (configuration is) Tj T* (locked) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 411 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (SPI Flash) Tj T* (Controller) Tj T* (configuration is not) Tj T* (locked) Tj T* ET
Q
Q
q
1 0 0 1 294.737 447 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 6 381 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.cpu.spect) Tj T* (re_v2) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 345 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (CPU and OS) Tj T* (support hardware) Tj T* (mitigations) Tj T* (\(enhanced IBRS) Tj T* (and STIBP\)) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 381 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (CPU mitigation) Tj T* (\(IBRS\) is missing) Tj T* ET
Q
Q
q
1 0 0 1 294.737 249 cm
q
0 0 0 rg
BT 1 0 0 1 0 146 Tm /F1 10 Tf 12 TL (CPU supports) Tj T* (mitigation \(IBRS\)) Tj T* (but doesn\222t) Tj T* (support enhanced) Tj T* (IBRS\224 or \223CPU) Tj T* (supports mitigation) Tj T* (\(enhanced IBRS\)) Tj T* -0.061083 Tw (but OS is not using) Tj T* 0 Tw (it\224 or \223CPU) Tj T* (supports mitigation) Tj T* (\(enhanced IBRS\)) Tj T* (but STIBP is not) Tj T* (supported/enabled) Tj T* ET
Q
Q
q
1 0 0 1 6 219 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.securebo) Tj T* (ot.variables) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 207 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (All Secure Boot) Tj T* (UEFI variables are) Tj T* (protected) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 171 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL (Not all Secure) Tj T* (Boot UEFI) Tj T* (variables are) Tj T* (protected\222 \(failure) Tj T* (when secure boot) Tj T* (is enabled\)) Tj T* ET
Q
Q
q
1 0 0 1 294.737 159 cm
q
0 0 0 rg
BT 1 0 0 1 0 74 Tm /F1 10 Tf 12 TL (Not all Secure) Tj T* (Boot UEFI) Tj T* (variables are) Tj T* (protected\222) Tj T* (\(warning when) Tj T* (secure boot is) Tj T* (disabled\)) Tj T* ET
Q
Q
q
1 0 0 1 6 129 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.uefi.acce) Tj T* (ss_uefispec) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 105 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (All checked EFI) Tj T* (variables are) Tj T* (protected) Tj T* (according to spec) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 105 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (Some EFI) Tj T* (variables were not) Tj T* (protected) Tj T* (according to spec) Tj T* ET
Q
Q
q
1 0 0 1 294.737 129 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Extra/Missing) Tj T* (attributes) Tj T* ET
Q
Q
q
1 0 0 1 6 75 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.uefi.s3bo) Tj T* (otscript) Tj T* ET
Q
Q
q
1 0 0 1 102.2457 87 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (N/A) Tj T* ET
Q
Q
q
1 0 0 1 198.4913 39 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (S3 Boot-Script and) Tj T* (Dispatch) Tj T* (entry-points do not) Tj T* (appear to be) Tj T* (protected) Tj T* ET
Q
Q
q
1 0 0 1 294.737 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 86 Tm /F1 10 Tf 12 TL (S3 Boot-Script is) Tj T* (not in SMRAM but) Tj T* (Dispatch) Tj T* (entry-points) Tj T* (appear to be) Tj T* (protected.) Tj T* (Recommend) Tj T* (further testing) Tj T* ET
Q
Q
q
1 0 0 1 390.9827 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 74 Tm /F1 10 Tf 12 TL (unfortunately, if) Tj T* (the boot script is) Tj T* (well protected \(in) Tj T* (SMRAM\) we) Tj T* (cannot find it at all) Tj T* (and end up) Tj T* (returning warning) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 582 m 481.2283 582 l S
n 0 516 m 481.2283 516 l S
n 0 462 m 481.2283 462 l S
n 0 408 m 481.2283 408 l S
n 0 246 m 481.2283 246 l S
n 0 156 m 481.2283 156 l S
n 0 102 m 481.2283 102 l S
n 96.24567 0 m 96.24567 582 l S
n 192.4913 0 m 192.4913 582 l S
n 288.737 0 m 288.737 582 l S
n 384.9827 0 m 384.9827 582 l S
n 0 0 m 0 582 l S
n 481.2283 0 m 481.2283 582 l S
n 0 0 m 481.2283 0 l S
Q
Q
q
1 0 0 1 57.02362 171.0236 cm
Q
q
1 0 0 1 57.02362 116.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Tools) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 86.62362 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (CHIPSEC also contains tools such as fuzzers, which require a knowledgeable user to run. We can examine) Tj T* (the usability of these tools as well.) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (14 - Using CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1138 0 obj
<<
/Length 6238
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 736.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Running CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 718.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC should be launched as Administrator/root.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 688.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (CHIPSEC will automatically attempt to create and start its service, including load its kernel-mode driver. If) Tj T* (CHIPSEC service is already running then it will attempt to connect to the existing service.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 658.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Use \226no-driver command-line option to skip loading the kernel module. This option will only work for certain) Tj T* (commands or modules.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 640.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Use ) Tj /F3 10 Tf (-m) Tj ( ) Tj (--module) Tj /F1 10 Tf ( to run a specific module \(e.g. security check, a tool or a PoC..\):) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 634.2236 cm
Q
q
1 0 0 1 57.02362 580.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (python) Tj ( ) Tj (chipsec_main.py) Tj ( ) Tj (-m) Tj ( ) Tj (common.bios_wp) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (python) Tj ( ) Tj (chipsec_main.py) Tj ( ) Tj (-m) Tj ( ) Tj (common.spi_lock) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (python) Tj ( ) Tj (chipsec_main.py) Tj ( ) Tj (-m) Tj ( ) Tj (common.smrr) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 580.2236 cm
Q
q
1 0 0 1 57.02362 574.2236 cm
Q
q
1 0 0 1 57.02362 574.2236 cm
Q
q
1 0 0 1 57.02362 544.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (You can also use CHIPSEC to access various hardware resources:) Tj T* ET
Q
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (python) Tj ( ) Tj (chipsec_util.py) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 544.2236 cm
Q
q
1 0 0 1 57.02362 489.8236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Running in Shell) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 471.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Basic usage) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 453.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (python) Tj ( ) Tj (chipsec_main.py) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 435.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (python) Tj ( ) Tj (chipsec_util.py) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 417.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (For help, run) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 399.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (python) Tj ( ) Tj (chipsec_main.py) Tj ( ) Tj (--help) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 381.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (python) Tj ( ) Tj (chipsec_util.py) Tj ( ) Tj (--help) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 327.4236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Using as a Python Package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 297.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Install CHIPSEC manually or from PyPI. You can then use CHIPSEC from your Python project or from the) Tj T* (Python shell:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 279.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (To install and run CHIPSEC as a package:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 261.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (# python setup.py install) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 243.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (# sudo chipsec_main) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 225.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (From the Python shell:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 189.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( import chipsec_main) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.main\(\)) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.main\(['-m','common.bios_wp']\)) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 146.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( import chipsec_util) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util.main\(\)) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util.main\(['spi','info']\)) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 126.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (To use CHIPSEC ) Tj /F4 10 Tf (in place) Tj /F1 10 Tf ( without installing it:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 108.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (# python setup.py build_ext -i) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 90.22362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (# sudo python chipsec_main.py) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (15 - Using CHIPSEC) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1139 0 obj
<<
/Length 4946
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 738.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (chipsec_main options) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 463.5608 cm
q
q
.856888 0 0 .856888 0 0 cm
q
1 0 0 1 4.4 .466805 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 560.8 313.2 re B*
Q
q
0 0 0 rg
BT 1 0 0 1 0 299.2 Tm /F3 8 Tf 9.6 TL (usage: chipsec_main.py [options]) Tj T*  T* (Options:) Tj T* (  -h, --help                          Show this message and exit) Tj T* (  -m, --module _MODULE                Specify module to run \(example: -m common.bios_wp\)) Tj T* (  -mx, --module_exclude _MODULE1 ...  Specify module\(s\) to NOT run \(example: -mx common.bios_wp common.cpu.cpu_info\)) Tj T* (  -a, --module_args _MODULE_ARGV      Additional module arguments) Tj T* (  -v, --verbose                       Verbose mode) Tj T* (  -vv, --vverbose                     Very verbose HAL debug mode) Tj T* (  --hal                               HAL mode) Tj T* (  -d, --debug                         Debug mode) Tj T* (  -l, --log  LOG                      Output to log file) Tj T*  T* (Advanced Options:) Tj T* (  -p, --platform _PLATFORM            Explicitly specify platform code) Tj T* (  --pch _PCH                          Explicitly specify PCH code) Tj T* (  -n, --no_driver                     Chipsec won't need kernel mode functions so don't load chipsec driver) Tj T* (  -i, --ignore_platform               Run chipsec even if the platform is not recognized \(not recommended\)) Tj T* (  -j, --json _JSON_OUT                Specify filename for JSON output) Tj T* (  -x, --xml _XML_OUT                  Specify filename for xml output \(JUnit style\)) Tj T* (  -k, --markdown                      Specify filename for markdown output) Tj T* (  -t, --moduletype USER_MODULE_TAGS   Run tests of a specific type \(tag\)) Tj T* (  --list_tags                         List all the available options for -t,--moduletype) Tj T* (  -I, --include IMPORT_PATHS          Specify additional path to load modules from) Tj T* (  --failfast                          Fail on any exception and exit \(don't mask exceptions\)) Tj T* (  --no_time                           Don't log timestamps) Tj T* (  --deltas _DELTAS_FILE               Specifies a JSON log file to compute result deltas from) Tj T* (  --record _TO_FILE                   Run chipsec and clone helper results into JSON file) Tj T* (  --replay _FROM_FILE                 Replay a chipsec run with JSON file) Tj T* (  --helper _HELPER                    Specify OS Helper) Tj T* (  -nb, --no_banner                    Chipsec won't display banner information) Tj T* (  --skip_config                       Skip configuration and driver loading) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 409.1608 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (chipsec_util options) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 270.8604 cm
q
q
.936971 0 0 .936971 0 0 cm
q
1 0 0 1 4.4 .426908 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 512.8 140.4 re B*
Q
q
BT 1 0 0 1 0 126.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (usage: chipsec_util.py [options] ) Tj (<) Tj (command) Tj (>) Tj  T*  T* (Options:) Tj T* (  -h, --help                   Show this message and exit) Tj T* (  -v, --verbose                Verbose mode) Tj T* (  --hal                        HAL mode) Tj T* (  -d, --debug                  Debug mode) Tj T* (  -l, --log  LOG               Output to log file) Tj T* (  -p, --platform _PLATFORM     Explicitly specify platform code) Tj T* (  --pch _PCH                   Explicitly specify PCH code) Tj T* (  -n, --no_driver              Chipsec won't need kernel mode functions so don't load chipsec driver) Tj T* (  -i, --ignore_platform        Run chipsec even if the platform is not recognized \(not recommended\)) Tj T* (  Command _CMD                 Util command to run) Tj T* (  Command _ARGS                All numeric values are in hex ) Tj (<) Tj (width) Tj (>) Tj ( is in {1 - byte, 2 - word, 4 - dword}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 211.6604 cm
q
1 1 1 RG
.3 w
0 .290196 .52549 rg
n -10 0 491.2283 25.2 re B*
Q
q
BT 1 0 0 1 0 3.2 Tm 19.2 TL /F1 16 Tf 1 1 1 rg (Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 154.8604 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Architecture Overview) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 142.8604 cm
Q
q
1 0 0 1 57.02362 77.54291 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 180.3924 3 cm
q
120.4435 0 0 59.31753 0 0 cm
/FormXob.3119446b432c1228375b8b28cf940123 Do
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (16 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1140 0 obj
<<
/Length 6555
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 735.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F4 10 Tf 12 TL 184.3242 0 Td (CHIPSEC Architecture) Tj T* -184.3242 0 Td ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 735.0236 cm
Q
q
1 0 0 1 57.02362 680.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Core components) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 668.6236 cm
Q
q
1 0 0 1 57.02362 416.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 246 cm
Q
q
1 0 0 1 20 0 cm
1 1 1 rg
n 0 246 461.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 228 461.2283 -18 re f*
1 1 1 rg
n 0 210 461.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 192 461.2283 -18 re f*
1 1 1 rg
n 0 174 461.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 156 461.2283 -18 re f*
1 1 1 rg
n 0 138 461.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 120 461.2283 -18 re f*
1 1 1 rg
n 0 102 461.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 84 461.2283 -18 re f*
1 1 1 rg
n 0 66 461.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 48 461.2283 -18 re f*
1 1 1 rg
n 0 30 461.2283 -30 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 231 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec_main.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 231 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (main application logic and automation functions) Tj T* ET
Q
Q
q
1 0 0 1 6 213 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec_util.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 213 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (utility functions \(access to various hardware resources\)) Tj T* ET
Q
Q
q
1 0 0 1 6 195 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/chipset.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 195 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (chipset detection) Tj T* ET
Q
Q
q
1 0 0 1 6 177 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/command.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 177 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (base class for util commands) Tj T* ET
Q
Q
q
1 0 0 1 6 159 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/defines.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 159 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common defines) Tj T* ET
Q
Q
q
1 0 0 1 6 141 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/file.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 141 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (reading from/writing to files) Tj T* ET
Q
Q
q
1 0 0 1 6 123 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/logger.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 123 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (logging functions) Tj T* ET
Q
Q
q
1 0 0 1 6 105 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/module.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 105 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (generic functions to import and load modules) Tj T* ET
Q
Q
q
1 0 0 1 6 87 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/module_common.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 87 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (base class for modules) Tj T* ET
Q
Q
q
1 0 0 1 6 69 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/result_deltas.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 69 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (supports checking result deltas between test runs) Tj T* ET
Q
Q
q
1 0 0 1 6 51 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/testcase.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 51 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (support for XML and JSON log file output) Tj T* ET
Q
Q
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/helper/helpers.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (registry of supported OS helpers) Tj T* ET
Q
Q
q
1 0 0 1 6 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/helper/oshelper.py) Tj T* ET
Q
Q
q
1 0 0 1 175.3573 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (OS helper: wrapper around platform specific code that invokes) Tj T* (kernel driver) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 228 m 461.2283 228 l S
n 0 210 m 461.2283 210 l S
n 0 192 m 461.2283 192 l S
n 0 174 m 461.2283 174 l S
n 0 156 m 461.2283 156 l S
n 0 138 m 461.2283 138 l S
n 0 120 m 461.2283 120 l S
n 0 102 m 461.2283 102 l S
n 0 84 m 461.2283 84 l S
n 0 66 m 461.2283 66 l S
n 0 48 m 461.2283 48 l S
n 0 30 m 461.2283 30 l S
n 169.3573 0 m 169.3573 246 l S
n 0 246 m 461.2283 246 l S
n 0 0 m 461.2283 0 l S
n 0 0 m 0 246 l S
n 461.2283 0 m 461.2283 246 l S
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 416.6236 cm
Q
q
1 0 0 1 57.02362 362.2236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Commands) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 344.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Implement functionality of chipsec_util.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 326.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC utilities provide the capability for manual testing and direct hardware access.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 314.2236 cm
Q
q
1 0 0 1 57.02362 245.4236 cm
1 .894118 .894118 rg
n 0 68.8 481.2283 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Warning) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (DIRECT HARDWARE ACCESS PROVIDED BY THESE UTILITIES COULD MAKE YOUR SYSTEM) Tj T* (UNBOOTABLE. MAKE SURE YOU KNOW WHAT YOU ARE DOING!) Tj T* ET
Q
Q
q
1 J
1 j
1 .4 .4 RG
.5 w
n 0 68.8 m 481.2283 68.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 68.8 l S
n 481.2283 0 m 481.2283 68.8 l S
Q
Q
q
1 0 0 1 57.02362 239.4236 cm
Q
q
1 0 0 1 57.02362 227.4236 cm
Q
q
1 0 0 1 57.02362 170.6236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (All numeric values in the instructions are in hex.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 164.6236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (17 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1141 0 obj
<<
/Length 5440
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (utilcmd package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 691.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (acpi_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 673.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Command-line utility providing access to ACPI tables) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 647.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util acpi list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util acpi table ) Tj (<) Tj (name) Tj (>) Tj (|) Tj (<) Tj (file_path) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 627.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 591.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util acpi list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util acpi table XSDT) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util acpi table acpi_table.bin) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 542.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (chipset_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 524.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage as a standalone utility:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 504.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util platform) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 455.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (cmos_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 423.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util cmos dump) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util cmos readl|writel|readh|writeh ) Tj (<) Tj (byte_offset) Tj (>) Tj ( [byte_val]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 403.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 367.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util cmos dump) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util cmos readl 0x0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util cmos writeh 0x0 0xCC) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 318.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (config_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 295.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util config show [config] ) Tj (<) Tj (name) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 275.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 240.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util config show ALL) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util config show MMIO_BARS) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util config show REGISTERS BC) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 190.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (cpu_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 129.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 54 re B*
Q
q
BT 1 0 0 1 0 40 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util cpu info) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util cpu cr ) Tj (<) Tj (thread) Tj (>) Tj ( ) Tj (<) Tj (cr_number) Tj (>) Tj ( [value]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util cpu cpuid ) Tj (<) Tj (eax) Tj (>) Tj ( [ecx]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util cpu pt [paging_base_cr3]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util cpu topology) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 109.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 83.62362 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util cpu info) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util cpu cr 0 0) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (18 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1142 0 obj
<<
/Length 5823
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 707.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util cpu cr 0 4 0x0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util cpu cpuid 0x40000000) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util cpu pt) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util cpu topology) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 658.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (decode_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 628.2236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (CHIPSEC can parse an image file containing data from the SPI flash \(such as the result of chipsec_util spi) Tj T* (dump\). This can be critical in forensic analysis.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 598.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This will create multiple log files, binaries, and directories that correspond to the sections, firmware volumes,) Tj T* (files, variables, etc. stored in the SPI flash.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 580.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 563.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util decode ) Tj (<) Tj (rom) Tj (>) Tj ( [fw_type]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 543.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For a list of fw types run:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 527.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util decode types) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 507.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 491.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util decode spi.bin vss) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 471.0236 cm
Q
q
1 0 0 1 57.02362 390.2236 cm
.933333 .933333 .933333 rg
n 0 80.8 481.2283 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 44 cm
Q
q
1 0 0 1 8 44 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (It may be necessary to try various options for fw_type in order to correctly parse NVRAM variables.) Tj T* (Currently, CHIPSEC does not autodetect the correct format. If the nvram directory does not appear) Tj T* (and the list of nvram variables is empty, try again with another type.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 481.2283 80.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 80.8 l S
n 481.2283 0 m 481.2283 80.8 l S
Q
Q
q
1 0 0 1 57.02362 384.2236 cm
Q
q
1 0 0 1 57.02362 334.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (deltas_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 312.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util deltas ) Tj (<) Tj (previous) Tj (>) Tj ( ) Tj (<) Tj (current) Tj (>) Tj ( [out-format] [out-name]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 292.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (out-format - JSON | XML out-name - Output file name) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 274.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Example: >) Tj (>) Tj (> chipsec_util deltas run1.json run2.json) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 224.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (desc_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 206.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The idt, gdt and ldt commands print the IDT, GDT and LDT, respectively.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 188.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IDT command:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 172.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util idt [cpu_id]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 152.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 126.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util idt 0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util idt) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 106.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (GDT command:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 89.82362 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util gdt [cpu_id]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (19 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1143 0 obj
<<
/Length 6299
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 715.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util gdt 0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util gdt) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 695.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (LDT command:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 678.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util ldt [cpu_id]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 658.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 632.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util ldt 0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util ldt) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 583.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (ec_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 522.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 54 re B*
Q
q
BT 1 0 0 1 0 40 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util ec dump    [) Tj (<) Tj (size) Tj (>) Tj (]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util ec command ) Tj (<) Tj (command) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util ec read    ) Tj (<) Tj (offset) Tj (>) Tj ( [) Tj (<) Tj (size) Tj (>) Tj (]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util ec write   ) Tj (<) Tj (offset) Tj (>) Tj ( ) Tj (<) Tj (byte_val) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util ec index   [) Tj (<) Tj (offset) Tj (>) Tj (]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 502.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 447.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 54 re B*
Q
q
BT 1 0 0 1 0 40 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util ec dump) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util ec command 0x001) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util ec read    0x2F) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util ec write   0x2F 0x00) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util ec index) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 397.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (igd_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 379.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The igd command allows memory read/write operations using igd dma.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 344.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util igd) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util igd dmaread ) Tj (<) Tj (address) Tj (>) Tj ( [width] [file_name]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util igd dmawrite ) Tj (<) Tj (address) Tj (>) Tj ( ) Tj (<) Tj (width) Tj (>) Tj ( ) Tj (<) Tj (value|file_name) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 324.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 298.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util igd dmaread 0x20000000 4) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util igd dmawrite 0x2217F1000 0x4 deadbeef) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 248.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (interrupts_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 230.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (SMI command:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 199.3156 cm
q
q
.879438 0 0 .879438 0 0 cm
q
1 0 0 1 4.4 .454836 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 546.4 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util smi count) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util smi send ) Tj (<) Tj (thread_id) Tj (>) Tj ( ) Tj (<) Tj (SMI_code) Tj (>) Tj ( ) Tj (<) Tj (SMI_data) Tj (>) Tj ( [RAX] [RBX] [RCX] [RDX] [RSI] [RDI]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util smi smmc ) Tj (<) Tj (RT_code_start) Tj (>) Tj ( ) Tj (<) Tj (RT_code_end) Tj (>) Tj ( ) Tj (<) Tj (GUID) Tj (>) Tj ( ) Tj (<) Tj (payload_loc) Tj (>) Tj ( ) Tj (<) Tj (payload_file|payload_string) Tj (>) Tj ( [port]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 179.3156 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 136.9645 cm
q
q
.936971 0 0 .936971 0 0 cm
q
1 0 0 1 4.4 .426908 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 512.8 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util smi count) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util smi send 0x0 0xDE 0x0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util smi send 0x0 0xDE 0x0 0xAAAAAAAAAAAAAAAA ..) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util smi smmc 0x79dfe000 0x79efdfff ed32d533-99e6-4209-9cc02d72cdd998a7 0x79dfaaaa payload.bin) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 116.9645 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (NMI command:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 100.5645 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util nmi) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 80.56454 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (20 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1144 0 obj
<<
/Length 5351
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 736.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util nmi) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 687.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (io_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 669.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The io command allows direct access to read and write I/O port space.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 633.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util io list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util io read  ) Tj (<) Tj (io_port) Tj (>) Tj ( ) Tj (<) Tj (width) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util io write ) Tj (<) Tj (io_port) Tj (>) Tj ( ) Tj (<) Tj (width) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 613.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 577.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util io list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util io read 0x61 1) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util io write 0x430 1 0x0) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 528.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (iommu_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 510.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Command-line utility providing access to IOMMU engines) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 455.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 54 re B*
Q
q
BT 1 0 0 1 0 40 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util iommu list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util iommu config [iommu_engine]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util iommu status [iommu_engine]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util iommu enable|disable ) Tj (<) Tj (iommu_engine) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util iommu pt) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 435.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 380.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 54 re B*
Q
q
BT 1 0 0 1 0 40 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util iommu list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util iommu config VTD) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util iommu status GFXVTD) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util iommu enable VTD) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util iommu pt) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 331.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (lock_check_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 279.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util check list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util check lock ) Tj (<) Tj (lockname) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util check lock ) Tj (<) Tj (lockname1, lockname2, ...) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util check all) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 259.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 224.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util check list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util check lock DebugLock) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util check all) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 204.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (KEY:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 135.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 56 Tm  T* ET
q
1 0 0 1 20 54 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Lock Name - Name of Lock within configuration file State - Lock Configuration) Tj T* ET
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (Undefined - Lock is not defined within configuration Undoc - Lock is missing configuration) Tj T* (information Hidden - Lock is in a disabled or hidden state \(unable to read the lock\) Unlocked - Lock) Tj T* (does not match value within configuration Locked - Lock matches value within configuration RW/O -) Tj T* (Lock is identified as register is RW/O) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (21 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1145 0 obj
<<
/Length 7057
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (mem_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 725.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The mem command provides direct access to read and write physical memory.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 661.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 63.6 re B*
Q
q
BT 1 0 0 1 0 49.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util mem ) Tj (<) Tj (op) Tj (>) Tj ( ) Tj (<) Tj (physical_address) Tj (>) Tj ( ) Tj (<) Tj (length) Tj (>) Tj ( [value|buffer_file]) Tj T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (physical_address) Tj (>) Tj ( : 64-bit physical address) Tj T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (op) Tj (>) Tj (               : read|readval|write|writeval|allocate|pagedump|search) Tj T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (length) Tj (>) Tj (           : byte|word|dword or length of the buffer from ) Tj (<) Tj (buffer_file) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj (            : byte, word or dword value to be written to memory at ) Tj (<) Tj (physical_address) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (buffer_file) Tj (>) Tj (      : file with the contents to be written to memory at ) Tj (<) Tj (physical_address) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 641.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 547.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 92.4 re B*
Q
q
BT 1 0 0 1 0 78.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util mem ) Tj (<) Tj (op) Tj (>) Tj (     ) Tj (<) Tj (physical_address) Tj (>) Tj ( ) Tj (<) Tj (length) Tj (>) Tj ( [value|file]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mem readval  0xFED40000         dword) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mem read     0x41E              0x20     buffer.bin) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mem writeval 0xA0000            dword    0x9090CCCC) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mem write    0x100000000        0x1000   buffer.bin) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mem write    0x100000000        0x10     000102030405060708090A0B0C0D0E0F) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mem allocate                    0x1000) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mem pagedump 0xFED00000         0x100000) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mem search   0xF0000            0x10000  _SM_) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 498.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (mmcfg_base_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 480.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The mmcfg_base command displays PCIe MMCFG Base/Size.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 462.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 445.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util mmcfg_base) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 425.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 409.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util mmcfg_base) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 359.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (mmcfg_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 341.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The mmcfg command allows direct access to memory mapped config space.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 325.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util mmcfg ) Tj (<) Tj (bus) Tj (>) Tj ( ) Tj (<) Tj (device) Tj (>) Tj ( ) Tj (<) Tj (function) Tj (>) Tj ( ) Tj (<) Tj (offset) Tj (>) Tj ( ) Tj (<) Tj (width) Tj (>) Tj ( [value]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 305.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 260.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util mmcfg 0 0 0 0x88 4) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmcfg 0 0 0 0x88 byte 0x1A) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmcfg 0 0x1F 0 0xDC 1 0x1) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmcfg 0 0 0 0x98 dword 0x004E0040) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 210.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (mmio_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 130.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 73.2 re B*
Q
q
BT 1 0 0 1 0 59.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util mmio list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmio dump ) Tj (<) Tj (MMIO_BAR_name) Tj (>) Tj ( [offset] [length]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmio dump-abs ) Tj (<) Tj (MMIO_base_address) Tj (>) Tj ( [offset] [length]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmio read ) Tj (<) Tj (MMIO_BAR_name) Tj (>) Tj ( ) Tj (<) Tj (offset) Tj (>) Tj ( ) Tj (<) Tj (width) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmio read-abs ) Tj (<) Tj (MMIO_base_address) Tj (>) Tj ( ) Tj (<) Tj (offset) Tj (>) Tj ( ) Tj (<) Tj (width) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmio write ) Tj (<) Tj (MMIO_BAR_name) Tj (>) Tj ( ) Tj (<) Tj (offset) Tj (>) Tj ( ) Tj (<) Tj (width) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmio write-abs ) Tj (<) Tj (MMIO_base_address) Tj (>) Tj ( ) Tj (<) Tj (offset) Tj (>) Tj ( ) Tj (<) Tj (width) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 110.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 84.62362 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util mmio list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmio dump MCHBAR) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (22 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1146 0 obj
<<
/Length 6527
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 698.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 54 re B*
Q
q
BT 1 0 0 1 0 40 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util mmio dump-abs 0xFE010000 0x70 0x10) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmio read SPIBAR 0x74 0x4) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmio read-abs 0xFE010000 0x74 0x04) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmio write SPIBAR 0x74 0x4 0xFFFF0000) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util mmio write-abs 0xFE010000 0x74 0x04 0xFFFF0000) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 648.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (msgbus_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 539.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 102 re B*
Q
q
BT 1 0 0 1 0 88 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util msgbus read     ) Tj (<) Tj (port) Tj (>) Tj ( ) Tj (<) Tj (register) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util msgbus write    ) Tj (<) Tj (port) Tj (>) Tj ( ) Tj (<) Tj (register) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util msgbus mm_read  ) Tj (<) Tj (port) Tj (>) Tj ( ) Tj (<) Tj (register) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util msgbus mm_write ) Tj (<) Tj (port) Tj (>) Tj ( ) Tj (<) Tj (register) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util msgbus message  ) Tj (<) Tj (port) Tj (>) Tj ( ) Tj (<) Tj (register) Tj (>) Tj ( ) Tj (<) Tj (opcode) Tj (>) Tj ( [value]) Tj T* (>) Tj (>) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (port) Tj (>) Tj (    : message bus port of the target unit) Tj T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (register) Tj (>) Tj (: message bus register/offset in the target unit port) Tj T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj (   : value to be written to the message bus register/offset) Tj T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (opcode) Tj (>) Tj (  : opcode of the message on the message bus) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 519.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 474.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util msgbus read     0x3 0x2E) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util msgbus mm_write 0x3 0x27 0xE0000001) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util msgbus message  0x3 0x2E 0x10) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util msgbus message  0x3 0x2E 0x11 0x0) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 425.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (msr_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 407.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The msr command allows direct access to read and write MSRs.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 390.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util msr ) Tj (<) Tj (msr) Tj (>) Tj ( [eax] [edx] [cpu_id]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 370.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 335.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util msr 0x3A) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util msr 0x3A 0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util msr 0x8B 0x0 0x0 0) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 285.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (pci_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 255.4236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (The pci command can enumerate PCI/PCIe devices, enumerate expansion ROMs and allow direct access to) Tj T* (PCI configuration registers via bus/device/function.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 191.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 63.6 re B*
Q
q
BT 1 0 0 1 0 49.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util pci enumerate) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci read ) Tj (<) Tj (bus) Tj (>) Tj ( ) Tj (<) Tj (device) Tj (>) Tj ( ) Tj (<) Tj (function) Tj (>) Tj ( ) Tj (<) Tj (offset) Tj (>) Tj ( [width]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci write ) Tj (<) Tj (bus) Tj (>) Tj ( ) Tj (<) Tj (device) Tj (>) Tj ( ) Tj (<) Tj (function) Tj (>) Tj ( ) Tj (<) Tj (offset) Tj (>) Tj ( ) Tj (<) Tj (width) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci dump [) Tj (<) Tj (bus) Tj (>) Tj (] [) Tj (<) Tj (device) Tj (>) Tj (] [) Tj (<) Tj (function) Tj (>) Tj (]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci xrom [) Tj (<) Tj (bus) Tj (>) Tj (] [) Tj (<) Tj (device) Tj (>) Tj (] [) Tj (<) Tj (function) Tj (>) Tj (] [xrom_address]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci cmd [mask] [class] [subclass]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 171.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 77.82362 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 92.4 re B*
Q
q
BT 1 0 0 1 0 78.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util pci enumerate) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci read 0 0 0 0x00) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci read 0 0 0 0x88 byte) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci write 0 0x1F 0 0xDC 1 0x1) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci write 0 0 0 0x98 dword 0x004E0040) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci dump) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci dump 0 0 0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci xrom) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci xrom 3 0 0 0xFEDF0000) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (23 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1147 0 obj
<<
/Length 5898
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 727.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util pci cmd) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util pci cmd 1) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 677.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (reg_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 607.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 63.6 re B*
Q
q
BT 1 0 0 1 0 49.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util reg read ) Tj (<) Tj (reg_name) Tj (>) Tj ( [) Tj (<) Tj (field_name) Tj (>) Tj (]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util reg read_field ) Tj (<) Tj (reg_name) Tj (>) Tj ( ) Tj (<) Tj (field_name) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util reg write ) Tj (<) Tj (reg_name) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util reg write_field ) Tj (<) Tj (reg_name) Tj (>) Tj ( ) Tj (<) Tj (field_name) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util reg get_control ) Tj (<) Tj (control_name) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util reg set_control ) Tj (<) Tj (control_name) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 587.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 513.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 73.2 re B*
Q
q
BT 1 0 0 1 0 59.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util reg read SMBUS_VID) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util reg read HSFC FGO) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util reg read_field HSFC FGO) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util reg write SMBUS_VID 0x8088) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util reg write_field BC BLE 0x1) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util reg get_control BiosWriteEnable) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util reg set_control BiosLockEnable 0x1) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 463.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (smbios_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 431.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util smbios entrypoint) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util smbios get [raw|decoded] [type]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 411.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 385.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util smbios entrypoint) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util smbios get raw) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 335.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (smbus_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 303.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util smbus read ) Tj (<) Tj (device_addr) Tj (>) Tj ( ) Tj (<) Tj (start_offset) Tj (>) Tj ( [size]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util smbus write ) Tj (<) Tj (device_addr) Tj (>) Tj ( ) Tj (<) Tj (offset) Tj (>) Tj ( ) Tj (<) Tj (byte_val) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 283.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 267.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util smbus read 0xA0 0x0 0x100) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 217.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spd_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 166.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util spd detect) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spd dump [device_addr]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spd read ) Tj (<) Tj (device_addr) Tj (>) Tj ( ) Tj (<) Tj (offset) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util spd write ) Tj (<) Tj (device_addr) Tj (>) Tj ( ) Tj (<) Tj (offset) Tj (>) Tj ( ) Tj (<) Tj (byte_val) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 146.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 82.22362 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 63.6 re B*
Q
q
BT 1 0 0 1 0 49.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util spd detect) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spd dump DIMM0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spd dump 0xA0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spd read DIMM2 0x0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spd read 0xA0 0x0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spd write 0xA0 0x0 0xAA) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (24 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1148 0 obj
<<
/Length 5574
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spi_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 713.4236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (CHIPSEC includes functionality for reading and writing the SPI flash. When an image file is created from) Tj T* (reading the SPI flash, this image can be parsed to reveal sections, files, variables, etc.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 701.4236 cm
Q
q
1 0 0 1 57.02362 632.6236 cm
1 .894118 .894118 rg
n 0 68.8 481.2283 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Warning) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Particular care must be taken when using the SPI write and SPI erase functions. These could make your) Tj T* (system unbootable.) Tj T* ET
Q
Q
q
1 J
1 j
1 .4 .4 RG
.5 w
n 0 68.8 m 481.2283 68.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 68.8 l S
n 481.2283 0 m 481.2283 68.8 l S
Q
Q
q
1 0 0 1 57.02362 626.6236 cm
Q
q
1 0 0 1 57.02362 608.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (A basic forensic operation might be to dump the entire SPI flash to a file. This is accomplished as follows:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 590.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (#) Tj ( ) Tj (python) Tj ( ) Tj (chipsec_util.py) Tj ( ) Tj (spi) Tj ( ) Tj (dump) Tj ( ) Tj (rom.bin) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 560.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (The file rom.bin will contain the full binary of the SPI flash. It can then be parsed using the decode util) Tj T* (command.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 544.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util spi info|dump|read|write|erase|disable-wp [flash_address] [length] [file]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 524.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 440.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 82.8 re B*
Q
q
BT 1 0 0 1 0 68.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util spi info) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spi dump rom.bin) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spi read 0x700000 0x100000 bios.bin) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spi write 0x0 flash_descriptor.bin) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spi disable-wp) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spi sfdp) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spi jedec) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util spi jedec decode) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 391.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spidesc_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 368.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util spidesc ) Tj (<) Tj (rom) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 348.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 332.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util spidesc spi.bin) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 282.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (tpm_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 241.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util tpm parse_log ) Tj (<) Tj (file) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util tpm state ) Tj (<) Tj (locality) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util tpm command ) Tj (<) Tj (commandName) Tj (>) Tj ( ) Tj (<) Tj (locality) Tj (>) Tj ( ) Tj (<) Tj (command_parameters) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 197.0236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (locality: 0 | 1 | 2 | 3 | 4 commands - parameters: pccrread - pcr number \( 0 - 23 \) nvread - Index, Offset, Size) Tj T* (startup - startup type \( 1 - 3 \) continueselftest getcap - Capabilities Area, Size of Sub-capabilities,) Tj T* (Sub-capabilities forceclear) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 179.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 133.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util tpm parse_log binary_bios_measurements) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util tpm state 0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util tpm command pcrread 0 17) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util tpm command continueselftest 0) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (25 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1149 0 obj
<<
/Length 6485
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (txt_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 725.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Command-line utility providing access to Intel TXT \(Trusted Execution Technology\) registers) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 709.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 680.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util txt dump) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util txt state) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 630.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (ucode_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 608.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util ucode id|load|decode [ucode_update_file \(in .PDB or .BIN format\)] [cpu_id]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 588.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 552.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util ucode id) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util ucode load ucode.bin 0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util ucode decode ucode.pdb) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 503.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (uefi_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 485.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The uefi command provides access to UEFI variables, both on the live system and in a SPI flash image file.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 372.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 111.6 re B*
Q
q
BT 1 0 0 1 0 97.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util uefi types) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi var-list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi var-find ) Tj (<) Tj (name) Tj (>) Tj (|) Tj (<) Tj (GUID) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi var-read|var-write|var-delete ) Tj (<) Tj (name) Tj (>) Tj ( ) Tj (<) Tj (GUID) Tj (>) Tj ( ) Tj (<) Tj (efi_variable_file) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi decode --fwtype ) Tj (<) Tj (rom_file) Tj (>) Tj ( [filetypes]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi nvram[-auth] ) Tj (<) Tj (rom_file) Tj (>) Tj ( [fwtype]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi keys ) Tj (<) Tj (keyvar_file) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi tables) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi s3bootscript [script_address]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi assemble ) Tj (<) Tj (GUID) Tj (>) Tj ( freeform none|lzma|tiano ) Tj (<) Tj (raw_file) Tj (>) Tj ( ) Tj (<) Tj (uefi_file) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi insert_before|insert_after|replace|remove ) Tj (<) Tj (GUID) Tj (>) Tj ( ) Tj (<) Tj (rom) Tj (>) Tj ( ) Tj (<) Tj (new_rom) Tj (>) Tj ( ) Tj (<) Tj (uefi_file) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 352.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 216.707 cm
q
q
.963999 0 0 .963999 0 0 cm
q
1 0 0 1 4.4 .414938 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 498.4 140.4 re B*
Q
q
BT 1 0 0 1 0 126.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util uefi types) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi var-list) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi var-find PK) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi var-read db D719B2CB-3D3A-4596-A3BC-DAD00E67656F db.bin) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi var-write db D719B2CB-3D3A-4596-A3BC-DAD00E67656F db.bin) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi var-delete db D719B2CB-3D3A-4596-A3BC-DAD00E67656F) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi decode uefi.rom) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi decode uefi.rom FV_MM) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi nvram uefi.rom vss_auth) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi keys db.bin) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi tables) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi s3bootscript) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi assemble AAAAAAAA-BBBB-CCCC-DDDD-EEEEEEEEEEEE freeform lzma uefi.raw mydriver.efi) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util uefi replace  AAAAAAAA-BBBB-CCCC-DDDD-EEEEEEEEEEEE bios.bin new_bios.bin mydriver.efi) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 167.107 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (vmem_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 149.107 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The vmem command provides direct access to read and write virtual memory.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 94.30695 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 54 re B*
Q
q
BT 1 0 0 1 0 40 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util vmem ) Tj (<) Tj (op) Tj (>) Tj ( ) Tj (<) Tj (physical_address) Tj (>) Tj ( ) Tj (<) Tj (length) Tj (>) Tj ( [value|buffer_file]) Tj T* (>) Tj (>) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (physical_address) Tj (>) Tj ( : 64-bit physical address) Tj T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (op) Tj (>) Tj (               : read|readval|write|writeval|allocate|pagedump|search|getphys) Tj T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (length) Tj (>) Tj (           : byte|word|dword or length of the buffer from ) Tj (<) Tj (buffer_file) Tj (>) Tj  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (26 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1150 0 obj
<<
/Length 5252
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 727.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (value) Tj (>) Tj (            : byte, word or dword value to be written to memory at ) Tj (<) Tj (physical_address) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( ) Tj (<) Tj (buffer_file) Tj (>) Tj (      : file with the contents to be written to memory at ) Tj (<) Tj (physical_address) Tj (>) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 707.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 613.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 92.4 re B*
Q
q
BT 1 0 0 1 0 78.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util vmem ) Tj (<) Tj (op) Tj (>) Tj (     ) Tj (<) Tj (virtual_address) Tj (>) Tj (  ) Tj (<) Tj (length) Tj (>) Tj ( [value|file]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmem readval  0xFED40000         dword) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmem read     0x41E              0x20     buffer.bin) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmem writeval 0xA0000            dword    0x9090CCCC) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmem write    0x100000000        0x1000   buffer.bin) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmem write    0x100000000        0x10     000102030405060708090A0B0C0D0E0F) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmem allocate                    0x1000) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmem search   0xF0000            0x10000  _SM_) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmem getphys  0xFED00000) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 564.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (vmm_cmd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 513.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util vmm hypercall ) Tj (<) Tj (rax) Tj (>) Tj ( ) Tj (<) Tj (rbx) Tj (>) Tj ( ) Tj (<) Tj (rcx) Tj (>) Tj ( ) Tj (<) Tj (rdx) Tj (>) Tj ( ) Tj (<) Tj (rdi) Tj (>) Tj ( ) Tj (<) Tj (rsi) Tj (>) Tj ( [r8] [r9] [r10] [r11]) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmm hypercall ) Tj (<) Tj (eax) Tj (>) Tj ( ) Tj (<) Tj (ebx) Tj (>) Tj ( ) Tj (<) Tj (ecx) Tj (>) Tj ( ) Tj (<) Tj (edx) Tj (>) Tj ( ) Tj (<) Tj (edi) Tj (>) Tj ( ) Tj (<) Tj (esi) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmm pt|ept ) Tj (<) Tj (ept_pointer) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmm virtio [) Tj (<) Tj (bus) Tj (>) Tj (:) Tj (<) Tj (device) Tj (>) Tj (.) Tj (<) Tj (function) Tj (>) Tj (]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 493.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 447.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_util vmm hypercall 32 0 0 0 0 0) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmm pt 0x524B01E) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmm virtio) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_util vmm virtio 0:6.0) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 393.4236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (HAL \(Hardware Abstraction Layer\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 375.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Useful abstractions for common tasks such as accessing the SPI.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 323.4236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (hal package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 273.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (acpi module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 255.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (HAL component providing access to and decoding of ACPI tables) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 206.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (acpi_tables module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 188.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (HAL component decoding various ACPI tables) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 138.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (cmos module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 120.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (CMOS memory specific functions \(dump, read/write\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 104.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (27 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1151 0 obj
<<
/Length 4554
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 676.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 64 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 454.4283 73.2 re B*
Q
q
BT 1 0 0 1 0 59.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( cmos.dump_low\(\)) Tj T* (>) Tj (>) Tj (>) Tj ( cmos.dump_high\(\)) Tj T* (>) Tj (>) Tj (>) Tj ( cmos.dump\(\)) Tj T* (>) Tj (>) Tj (>) Tj ( cmos.read_cmos_low\( offset \)) Tj T* (>) Tj (>) Tj (>) Tj ( cmos.write_cmos_low\( offset, value \)) Tj T* (>) Tj (>) Tj (>) Tj ( cmos.read_cmos_high\( offset \)) Tj T* (>) Tj (>) Tj (>) Tj ( cmos.write_cmos_high\( offset, value \)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 626.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (cpu module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 608.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (CPU related functionality) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 558.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (cpuid module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 540.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (CPUID information) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 524.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 505.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( cpuid\(0\)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 455.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (ec module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 437.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to Embedded Controller \(EC\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 419.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 326.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 92.4 re B*
Q
q
BT 1 0 0 1 0 78.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( write_command\( command \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_data\( data \)) Tj T* (>) Tj (>) Tj (>) Tj ( read_data\(\)) Tj T* (>) Tj (>) Tj (>) Tj ( read_memory\( offset \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_memory\( offset, data \)) Tj T* (>) Tj (>) Tj (>) Tj ( read_memory_extended\( word_offset \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_memory_extended\( word_offset, data \)) Tj T* (>) Tj (>) Tj (>) Tj ( read_range\( start_offset, size \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_range\( start_offset, buffer \)) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 277.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (hal_base module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 259.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Base for HAL Components) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 209.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (igd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 191.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Working with Intel processor Integrated Graphics Device \(IGD\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 175.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 156.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( gfx_aperture_dma_read\(0x80000000, 0x100\)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 106.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (interrupts module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 88.42362 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Functionality encapsulating interrupt generation CPU Interrupts specific functions \(SMI, NMI\)) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (28 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1152 0 obj
<<
/Length 4987
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 712.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( send_SMI_APMC\( 0xDE \)) Tj T* (>) Tj (>) Tj (>) Tj ( send_NMI\(\)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 662.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (io module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 644.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to Port I/O) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 628.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 561.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 54.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 63.6 re B*
Q
q
BT 1 0 0 1 0 49.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( read_port_byte\( 0x61 \)) Tj T* (>) Tj (>) Tj (>) Tj ( read_port_word\( 0x61 \)) Tj T* (>) Tj (>) Tj (>) Tj ( read_port_dword\( 0x61 \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_port_byte\( 0x71, 0 \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_port_word\( 0x71, 0 \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_port_dword\( 0x71, 0 \)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 511.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (iobar module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 493.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (I/O BAR access \(dump, read/write\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 477.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 429.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 35.2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( get_IO_BAR_base_address\( bar_name \)) Tj T* (>) Tj (>) Tj (>) Tj ( read_IO_BAR_reg\( bar_name, offset, size \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_IO_BAR_reg\( bar_name, offset, size, value \)) Tj T* (>) Tj (>) Tj (>) Tj ( dump_IO_BAR\( bar_name \)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 379.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (iommu module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 361.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to IOMMU engines) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 312.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (locks module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 262.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (mmio module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 244.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to MMIO \(Memory Mapped IO\) BARs and Memory-Mapped PCI Configuration Space \(MMCFG\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 228.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 80.22362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 135.2 Tm  T* ET
q
1 0 0 1 20 100 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 454.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( read_MMIO_reg\(cs, bar_base, 0x0, 4\)) Tj T* (>) Tj (>) Tj (>) Tj ( write_MMIO_reg\(cs, bar_base, 0x0, 0xFFFFFFFF, 4\)) Tj T* (>) Tj (>) Tj (>) Tj ( read_MMIO\(cs, bar_base, 0x1000\)) Tj T* (>) Tj (>) Tj (>) Tj ( dump_MMIO\(cs, bar_base, 0x1000\)) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 20 74 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Access MMIO by BAR name:) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 454.4283 73.2 re B*
Q
q
BT 1 0 0 1 0 59.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( read_MMIO_BAR_reg\(cs, 'MCHBAR', 0x0, 4\)) Tj T* (>) Tj (>) Tj (>) Tj ( write_MMIO_BAR_reg\(cs, 'MCHBAR', 0x0, 0xFFFFFFFF, 4\)) Tj T* (>) Tj (>) Tj (>) Tj ( get_MMIO_BAR_base_address\(cs, 'MCHBAR'\)) Tj T* (>) Tj (>) Tj (>) Tj ( is_MMIO_BAR_enabled\(cs, 'MCHBAR'\)) Tj T* (>) Tj (>) Tj (>) Tj ( is_MMIO_BAR_programmed\(cs, 'MCHBAR'\)) Tj T* (>) Tj (>) Tj (>) Tj ( dump_MMIO_BAR\(cs, 'MCHBAR'\)) Tj T* (>) Tj (>) Tj (>) Tj ( list_MMIO_BARs\(cs\)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (29 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1153 0 obj
<<
/Length 5543
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 702.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 37.6 Tm  T* ET
q
1 0 0 1 20 35.6 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Access Memory Mapped Config Space:) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( get_MMCFG_base_address\(cs\)) Tj T* (>) Tj (>) Tj (>) Tj ( read_mmcfg_reg\(cs, 0, 0, 0, 0x10, 4\)) Tj T* (>) Tj (>) Tj (>) Tj ( read_mmcfg_reg\(cs, 0, 0, 0, 0x10, 4, 0xFFFFFFFF\)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 652.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (msgbus module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 634.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to message bus \(IOSF sideband\) interface registers on Intel SoCs) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 616.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (References:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 610.8236 cm
Q
q
1 0 0 1 57.02362 610.8236 cm
Q
q
1 0 0 1 57.02362 574.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel\(R\) Atom\(TM\) Processor D2000 and N2000 Series Datasheet, Volume 2, July 2012, Revision 003) Tj T* 0 .4 .6 rg (http://www.intel.com/content/dam/doc/datasheet/atom-d2000-n2000-vol-2-datasheet.pdf) Tj 0 0 0 rg ( \(section) Tj T* (1.10.2\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 574.8236 cm
Q
q
1 0 0 1 57.02362 558.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 501.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 44.8 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 54 re B*
Q
q
BT 1 0 0 1 0 40 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( msgbus_reg_read\( port, register \)) Tj T* (>) Tj (>) Tj (>) Tj ( msgbus_reg_write\( port, register, data \)) Tj T* (>) Tj (>) Tj (>) Tj ( msgbus_read_message\( port, register, opcode \)) Tj T* (>) Tj (>) Tj (>) Tj ( msgbus_write_message\( port, register, opcode, data \)) Tj T* (>) Tj (>) Tj (>) Tj ( msgbus_send_message\( port, register, opcode, data \)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 451.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (msr module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 433.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to CPU resources \(for each CPU thread\): Model Specific Registers \(MSR\), IDT/GDT) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 417.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 321.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 83.2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 92.4 re B*
Q
q
BT 1 0 0 1 0 78.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( read_msr\( 0x8B \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_msr\( 0x79, 0x12345678 \)) Tj T* (>) Tj (>) Tj (>) Tj ( get_IDTR\( 0 \)) Tj T* (>) Tj (>) Tj (>) Tj ( get_GDTR\( 0 \)) Tj T* (>) Tj (>) Tj (>) Tj ( dump_Descriptor_Table\( 0, DESCRIPTOR_TABLE_CODE_IDTR \)) Tj T* (>) Tj (>) Tj (>) Tj ( IDT\( 0 \)) Tj T* (>) Tj (>) Tj (>) Tj ( GDT\( 0 \)) Tj T* (>) Tj (>) Tj (>) Tj ( IDT_all\(\)) Tj T* (>) Tj (>) Tj (>) Tj ( GDT_all\(\)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 271.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (paging module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 253.6236 cm
q
BT 1 0 0 1 0 2 Tm -0.049404 Tw 12 TL /F1 10 Tf 0 0 0 rg (x64/IA-64 Paging functionality including x86 page tables, Extended Page Tables \(EPT\) and VT-d page tables) Tj T* 0 Tw ET
Q
Q
q
1 0 0 1 57.02362 204.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (pci module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 162.0236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to of PCI/PCIe device hierarchy - enumerating PCI/PCIe devices - read/write access to PCI) Tj T* (configuration headers/registers - enumerating PCI expansion \(option\) ROMs - identifying PCI/PCIe devices) Tj T* (MMIO and I/O ranges \(BARs\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 146.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 77.54291 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 55.48071 Tm  T* ET
q
1 0 0 1 20 10.68071 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 454.4283 54 re B*
Q
q
BT 1 0 0 1 0 40 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( self.cs.pci.read_byte\( 0, 0, 0, 0x88 \)) Tj T* (>) Tj (>) Tj (>) Tj ( self.cs.pci.write_byte\( 0, 0, 0, 0x88, 0x1A \)) Tj T* (>) Tj (>) Tj (>) Tj ( self.cs.pci.enumerate_devices\(\)) Tj T* (>) Tj (>) Tj (>) Tj ( self.cs.pci.enumerate_xroms\(\)) Tj T* (>) Tj (>) Tj (>) Tj ( self.cs.pci.find_XROM\( 2, 0, 0, True, True, 0xFED00000 \)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (30 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1154 0 obj
<<
/Length 4622
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 714.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 25.6 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 454.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( self.cs.pci.get_device_bars\( 2, 0, 0 \)) Tj T* (>) Tj (>) Tj (>) Tj ( self.cs.pci.get_DIDVID\( 2, 0, 0 \)) Tj T* (>) Tj (>) Tj (>) Tj ( self.cs.pci.is_enabled\( 2, 0, 0 \)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 664.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (pcidb module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 646.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (PCI Vendor & Device ID data.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 634.8236 cm
Q
q
1 0 0 1 57.02362 542.0236 cm
.933333 .933333 .933333 rg
n 0 92.8 481.2283 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (THIS FILE WAS GENERATED) Tj T* ET
Q
Q
q
1 0 0 1 8 26 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Auto generated from:) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://github.com/pciutils/pciids) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 481.2283 92.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 92.8 l S
n 481.2283 0 m 481.2283 92.8 l S
Q
Q
q
1 0 0 1 57.02362 536.0236 cm
Q
q
1 0 0 1 57.02362 486.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (physmem module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 468.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to physical memory) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 452.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 404.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 35.2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( read_physical_mem\( 0xf0000, 0x100 \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_physical_mem\( 0xf0000, 0x100, buffer \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_physical_mem_dowrd\( 0xf0000, 0xdeadbeef \)) Tj T* (>) Tj (>) Tj (>) Tj ( read_physical_mem_dowrd\( 0xfed40000 \)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 354.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (smbios module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 336.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (HAL component providing access to and decoding of SMBIOS structures) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 287.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (smbus module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 269.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to SMBus Controller) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 219.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 201.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to Memory \(DRAM\) Serial Presence Detect \(SPD\) EEPROM) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 183.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (References:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 93.42362 cm
q
BT 1 0 0 1 0 74 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (http://www.jedec.org/sites/default/files/docs/4_01_02R19.pdf) Tj 0 0 0 rg  T* 0 .4 .6 rg (http://www.jedec.org/sites/default/files/docs/4_01_02_10R17.pdf) Tj 0 0 0 rg  T* 0 .4 .6 rg (http://www.jedec.org/sites/default/files/docs/4_01_02_11R24.pdf) Tj 0 0 0 rg  T* 0 .4 .6 rg (http://www.jedec.org/sites/default/files/docs/4_01_02_12R23A.pdf) Tj 0 0 0 rg  T* 0 .4 .6 rg (https://www.simmtester.com/News/PublicationArticle/184) Tj 0 0 0 rg  T* 0 .4 .6 rg (https://www.simmtester.com/News/PublicationArticle/153) Tj 0 0 0 rg  T* 0 .4 .6 rg (https://www.simmtester.com/News/PublicationArticle/101) Tj 0 0 0 rg ( ) Tj 0 .4 .6 rg (http://en.wikipedia.org/wiki/Serial_presence_detect) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (31 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1155 0 obj
<<
/Length 4824
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spi module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 725.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to SPI Flash parts) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 709.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 651.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 44.8 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 54 re B*
Q
q
BT 1 0 0 1 0 40 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( read_spi\( spi_fla, length \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_spi\( spi_fla, buf \)) Tj T* (>) Tj (>) Tj (>) Tj ( erase_spi_block\( spi_fla \)) Tj T* (>) Tj (>) Tj (>) Tj ( get_SPI_JEDEC_ID\(\)) Tj T* (>) Tj (>) Tj (>) Tj ( get_SPI_JEDEC_ID_decoded\(\)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 639.6236 cm
Q
q
1 0 0 1 57.02362 504.8236 cm
.933333 .933333 .933333 rg
n 0 134.8 481.2283 -134.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 116.8 Tm  T* ET
q
1 0 0 1 8 110 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 74 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (!! IMPORTANT: Size of the data chunk used in SPI read cycle \(in bytes\) default = maximum 64 bytes) Tj T* (\(remainder is read in 4 byte chunks\)) Tj T* ET
Q
Q
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (If you want to change logic to read SPI Flash in 4 byte chunks: SPI_READ_WRITE_MAX_DBC = 4) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (@TBD: SPI write cycles operate on 4 byte chunks \(not optimized yet\)) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Approximate performance \(on 2-core SMT Intel Core i5-4300U \(Haswell\) CPU 1.9GHz\): SPI read: ~7 sec) Tj T* (per 1MB \(with DBC=64\)) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 134.8 m 481.2283 134.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 134.8 l S
n 481.2283 0 m 481.2283 134.8 l S
Q
Q
q
1 0 0 1 57.02362 498.8236 cm
Q
q
1 0 0 1 57.02362 449.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spi_descriptor module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 431.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (SPI Flash Descriptor binary parsing functionality) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 415.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 386.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( fd = read_file\( fd_file \)) Tj T* (>) Tj (>) Tj (>) Tj ( parse_spi_flash_descriptor\( fd \)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 336.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spi_jedec_ids module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 318.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (JEDED ID : Manufacturers and Device IDs) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 269.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spi_uefi module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 251.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (UEFI firmware image parsing and manipulation functionality) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 235.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 215.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( parse_uefi_region_from_file\(_uefi, filename, fwtype, outpath\):) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 166.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (tpm module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 148.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Trusted Platform Module \(TPM\) HAL component) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 130.0236 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://trustedcomputinggroup.org) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (32 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1156 0 obj
<<
/Length 4446
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (tpm12_commands module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 725.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Definition for TPMv1.2 commands to use with TPM HAL) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 707.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TCG PC Client TPM Specification TCG TPM v1.2 Specification) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 657.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (tpm_eventlog module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 639.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Trusted Platform Module Event Log) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 621.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Based on the following specifications:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 603.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (TCG EFI Platform Specification For TPM Family 1.1 or 1.2) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 585.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (TCG PC Client Specific Implementation Specification for Conventional BIOS\224, version 1.21) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 567.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (TCG EFI Protocol Specification, Family \2232.0\224) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 549.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (TCG PC Client Platform Firmware Profile Specification) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 500.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (ucode module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 482.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Microcode update specific functionality \(for each CPU thread\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 466.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 418.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 35.2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( ucode_update_id\( 0 \)) Tj T* (>) Tj (>) Tj (>) Tj ( load_ucode_update\( 0, ucode_buf \)) Tj T* (>) Tj (>) Tj (>) Tj ( update_ucode_all_cpus\( 'ucode.pdb' \)) Tj T* (>) Tj (>) Tj (>) Tj ( dump_ucode_update_header\( 'ucode.pdb' \)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 368.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (uefi module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 350.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Main UEFI component using platform specific and common UEFI functionality) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 300.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (uefi_common module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 270.8236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Common UEFI/EFI functionality including UEFI variables, Firmware Volumes, Secure Boot variables, S3) Tj T* (boot-script, UEFI tables, etc.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 221.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (uefi_compression module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 171.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (uefi_fv module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 153.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (UEFI Firmware Volume Parsing/Modification Functionality) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 104.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (uefi_platform module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 86.02362 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Platform specific UEFI functionality \(parsing platform specific EFI NVRAM, capsules, etc.\)) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (33 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1157 0 obj
<<
/Length 5694
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (uefi_search module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 725.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (UEFI image search auxillary functionality) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 709.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 690.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec.hal.uefi_search.check_match_criteria\(efi_module, match_criteria, self.logger\)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 640.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (virtmem module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 622.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Access to virtual memory) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 606.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 558.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 35.2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( read_virtual_mem\( 0xf0000, 0x100 \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_virtual_mem\( 0xf0000, 0x100, buffer \)) Tj T* (>) Tj (>) Tj (>) Tj ( write_virtual_mem_dowrd\( 0xf0000, 0xdeadbeef \)) Tj T* (>) Tj (>) Tj (>) Tj ( read_virtual_mem_dowrd\( 0xfed40000 \)) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 508.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (vmm module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 478.6236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (VMM specific functionality 1. Hypervisor hypercall interfaces 2. Second-level Address Translation \(SLAT\) 3.) Tj T* (VirtIO devices 4. \205) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 424.2236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Fuzzing) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 372.2236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (fuzzing package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 322.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (primitives module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 268.2236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (CHIPSEC_MAIN Program Flow) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 256.2236 cm
Q
q
1 0 0 1 57.02362 256.2236 cm
Q
q
1 0 0 1 57.02362 226.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (1.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 15 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Select ) Tj 0 .286275 .541176 rg (OS Helpers and Drivers) Tj T* ET
Q
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Load Driver \(optional\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 220.2236 cm
Q
q
1 0 0 1 57.02362 208.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (2.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .286275 .541176 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Detect Platform) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 202.2236 cm
Q
q
1 0 0 1 57.02362 190.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (3.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Load ) Tj 0 .286275 .541176 rg (Configuration Files) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 184.2236 cm
Q
q
1 0 0 1 57.02362 172.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (4.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Load Modules) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 166.2236 cm
Q
q
1 0 0 1 57.02362 154.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (5.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Run Loaded Modules) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 148.2236 cm
Q
q
1 0 0 1 57.02362 136.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (6.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Report Results) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 130.2236 cm
Q
q
1 0 0 1 57.02362 118.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (7.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Cleanup) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 118.2236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (34 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1158 0 obj
<<
/Length 6406
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 738.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (CHIPSEC_UTIL Program Flow) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 726.6236 cm
Q
q
1 0 0 1 57.02362 726.6236 cm
Q
q
1 0 0 1 57.02362 696.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (1.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 15 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Select ) Tj 0 .286275 .541176 rg (OS Helpers and Drivers) Tj T* ET
Q
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Load Driver \(optional\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 690.6236 cm
Q
q
1 0 0 1 57.02362 678.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (2.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .286275 .541176 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Detect Platform) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 672.6236 cm
Q
q
1 0 0 1 57.02362 660.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (3.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Load ) Tj 0 .286275 .541176 rg (Configuration Files) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 654.6236 cm
Q
q
1 0 0 1 57.02362 642.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (4.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Load Utility Commands) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 636.6236 cm
Q
q
1 0 0 1 57.02362 624.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (5.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Run Selected Command) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 618.6236 cm
Q
q
1 0 0 1 57.02362 606.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (6.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Cleanup) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 606.6236 cm
Q
q
1 0 0 1 57.02362 552.2236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Auxiliary components) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 540.2236 cm
Q
q
1 0 0 1 57.02362 522.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (setup.py) Tj /F1 10 Tf ( setup script to install CHIPSEC as a package) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 522.2236 cm
Q
q
1 0 0 1 57.02362 467.8236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Executable build scripts) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 455.8236 cm
Q
q
1 0 0 1 57.02362 437.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (CHIPSEC_ROOT) Tj (>) Tj (/scripts/build_exe_*.py) Tj /F1 10 Tf ( make files to build Windows executables) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 437.8236 cm
Q
q
1 0 0 1 57.02362 381.0236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Configuration Files) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 363.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Provide a human readable abstraction for registers in the system) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 357.0236 cm
Q
q
1 0 0 1 57.02362 285.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 0 cm
1 1 1 rg
n 0 66 461.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 48 461.2283 -18 re f*
1 1 1 rg
n 0 30 461.2283 -30 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 51 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/cfg/8086) Tj T* ET
Q
Q
q
1 0 0 1 203.6693 51 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (platform specific configuration xml files) Tj T* ET
Q
Q
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/cfg/8086/common.xml) Tj T* ET
Q
Q
q
1 0 0 1 203.6693 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common configuration) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec/cfg/8086/) Tj (<) Tj (platform) Tj (>) Tj (.xm) Tj T* (l) Tj T* ET
Q
Q
q
1 0 0 1 203.6693 15 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (configuration for a specific <) Tj (platform) Tj (>) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 48 m 461.2283 48 l S
n 0 30 m 461.2283 30 l S
n 197.6693 0 m 197.6693 66 l S
n 0 66 m 461.2283 66 l S
n 0 0 m 461.2283 0 l S
n 0 0 m 0 66 l S
n 461.2283 0 m 461.2283 66 l S
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 285.0236 cm
Q
q
1 0 0 1 57.02362 267.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Broken into common and platform specific configuration files.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 249.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Used to define controls, registers and bit fields.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 231.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Common files always loaded first so the platform files can override values.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 213.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Correct platform configuration files loaded based off of platform detection.) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (35 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1159 0 obj
<<
/Length 14400
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 738.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Configuration File Example) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 645.2483 cm
q
q
.663946 0 0 .663946 0 0 cm
q
1 0 0 1 4.4 .602458 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 724 130.8 re B*
Q
q
.933333 1 .8 rg
n 0 115.2 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 115.2 19.2 9.6 re f*
.933333 1 .8 rg
n 24 115.2 4.8 9.6 re f*
.933333 1 .8 rg
n 28.8 115.2 0 9.6 re f*
.933333 1 .8 rg
n 0 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 105.6 14.4 9.6 re f*
.933333 1 .8 rg
n 19.2 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 24 105.6 24 9.6 re f*
1 .941176 .941176 rg
n 48 105.6 38.4 9.6 re f*
.933333 1 .8 rg
n 86.4 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 91.2 105.6 19.2 9.6 re f*
1 .941176 .941176 rg
n 110.4 105.6 14.4 9.6 re f*
.933333 1 .8 rg
n 124.8 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 129.6 105.6 19.2 9.6 re f*
1 .941176 .941176 rg
n 148.8 105.6 28.8 9.6 re f*
.933333 1 .8 rg
n 177.6 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 182.4 105.6 19.2 9.6 re f*
1 .941176 .941176 rg
n 201.6 105.6 14.4 9.6 re f*
.933333 1 .8 rg
n 216 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 220.8 105.6 19.2 9.6 re f*
1 .941176 .941176 rg
n 240 105.6 28.8 9.6 re f*
.933333 1 .8 rg
n 268.8 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 273.6 105.6 28.8 9.6 re f*
1 .941176 .941176 rg
n 302.4 105.6 14.4 9.6 re f*
.933333 1 .8 rg
n 316.8 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 321.6 105.6 24 9.6 re f*
1 .941176 .941176 rg
n 345.6 105.6 57.6 9.6 re f*
.933333 1 .8 rg
n 403.2 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 408 105.6 24 9.6 re f*
1 .941176 .941176 rg
n 432 105.6 38.4 9.6 re f*
.933333 1 .8 rg
n 470.4 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 475.2 105.6 24 9.6 re f*
1 .941176 .941176 rg
n 499.2 105.6 148.8 9.6 re f*
.933333 1 .8 rg
n 648 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 652.8 105.6 33.6 9.6 re f*
1 .941176 .941176 rg
n 686.4 105.6 24 9.6 re f*
.933333 1 .8 rg
n 710.4 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 715.2 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 720 105.6 0 9.6 re f*
.933333 1 .8 rg
n 0 96 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 96 24 9.6 re f*
.933333 1 .8 rg
n 28.8 96 4.8 9.6 re f*
.933333 1 .8 rg
n 33.6 96 0 9.6 re f*
.933333 1 .8 rg
n 0 86.4 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 86.4 43.2 9.6 re f*
.933333 1 .8 rg
n 48 86.4 4.8 9.6 re f*
.933333 1 .8 rg
n 52.8 86.4 0 9.6 re f*
.933333 1 .8 rg
n 0 76.8 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 76.8 38.4 9.6 re f*
.933333 1 .8 rg
n 43.2 76.8 4.8 9.6 re f*
.933333 1 .8 rg
n 48 76.8 24 9.6 re f*
1 .941176 .941176 rg
n 72 76.8 19.2 9.6 re f*
.933333 1 .8 rg
n 91.2 76.8 4.8 9.6 re f*
.933333 1 .8 rg
n 96 76.8 24 9.6 re f*
1 .941176 .941176 rg
n 120 76.8 38.4 9.6 re f*
.933333 1 .8 rg
n 158.4 76.8 4.8 9.6 re f*
.933333 1 .8 rg
n 163.2 76.8 19.2 9.6 re f*
1 .941176 .941176 rg
n 182.4 76.8 14.4 9.6 re f*
.933333 1 .8 rg
n 196.8 76.8 4.8 9.6 re f*
.933333 1 .8 rg
n 201.6 76.8 19.2 9.6 re f*
1 .941176 .941176 rg
n 220.8 76.8 28.8 9.6 re f*
.933333 1 .8 rg
n 249.6 76.8 4.8 9.6 re f*
.933333 1 .8 rg
n 254.4 76.8 19.2 9.6 re f*
1 .941176 .941176 rg
n 273.6 76.8 14.4 9.6 re f*
.933333 1 .8 rg
n 288 76.8 4.8 9.6 re f*
.933333 1 .8 rg
n 292.8 76.8 33.6 9.6 re f*
1 .941176 .941176 rg
n 326.4 76.8 28.8 9.6 re f*
.933333 1 .8 rg
n 355.2 76.8 4.8 9.6 re f*
.933333 1 .8 rg
n 360 76.8 24 9.6 re f*
1 .941176 .941176 rg
n 384 76.8 14.4 9.6 re f*
.933333 1 .8 rg
n 398.4 76.8 4.8 9.6 re f*
.933333 1 .8 rg
n 403.2 76.8 24 9.6 re f*
1 .941176 .941176 rg
n 427.2 76.8 67.2 9.6 re f*
.933333 1 .8 rg
n 494.4 76.8 4.8 9.6 re f*
.933333 1 .8 rg
n 499.2 76.8 0 9.6 re f*
.933333 1 .8 rg
n 0 67.2 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 67.2 24 9.6 re f*
.933333 1 .8 rg
n 28.8 67.2 4.8 9.6 re f*
.933333 1 .8 rg
n 33.6 67.2 24 9.6 re f*
1 .941176 .941176 rg
n 57.6 67.2 38.4 9.6 re f*
.933333 1 .8 rg
n 96 67.2 4.8 9.6 re f*
.933333 1 .8 rg
n 100.8 67.2 19.2 9.6 re f*
1 .941176 .941176 rg
n 120 67.2 14.4 9.6 re f*
.933333 1 .8 rg
n 134.4 67.2 4.8 9.6 re f*
.933333 1 .8 rg
n 139.2 67.2 24 9.6 re f*
1 .941176 .941176 rg
n 163.2 67.2 14.4 9.6 re f*
.933333 1 .8 rg
n 177.6 67.2 4.8 9.6 re f*
.933333 1 .8 rg
n 182.4 67.2 24 9.6 re f*
1 .941176 .941176 rg
n 206.4 67.2 91.2 9.6 re f*
.933333 1 .8 rg
n 297.6 67.2 4.8 9.6 re f*
.933333 1 .8 rg
n 302.4 67.2 4.8 9.6 re f*
.933333 1 .8 rg
n 307.2 67.2 4.8 9.6 re f*
.933333 1 .8 rg
n 312 67.2 0 9.6 re f*
.933333 1 .8 rg
n 4.8 57.6 0 9.6 re f*
.933333 1 .8 rg
n 0 48 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 48 24 9.6 re f*
.933333 1 .8 rg
n 28.8 48 4.8 9.6 re f*
.933333 1 .8 rg
n 33.6 48 24 9.6 re f*
1 .941176 .941176 rg
n 57.6 48 28.8 9.6 re f*
.933333 1 .8 rg
n 86.4 48 4.8 9.6 re f*
.933333 1 .8 rg
n 91.2 48 19.2 9.6 re f*
1 .941176 .941176 rg
n 110.4 48 14.4 9.6 re f*
.933333 1 .8 rg
n 124.8 48 4.8 9.6 re f*
.933333 1 .8 rg
n 129.6 48 24 9.6 re f*
1 .941176 .941176 rg
n 153.6 48 14.4 9.6 re f*
.933333 1 .8 rg
n 168 48 4.8 9.6 re f*
.933333 1 .8 rg
n 172.8 48 24 9.6 re f*
1 .941176 .941176 rg
n 196.8 48 124.8 9.6 re f*
.933333 1 .8 rg
n 321.6 48 4.8 9.6 re f*
.933333 1 .8 rg
n 326.4 48 4.8 9.6 re f*
.933333 1 .8 rg
n 331.2 48 0 9.6 re f*
.933333 1 .8 rg
n 0 38.4 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 38.4 43.2 9.6 re f*
.933333 1 .8 rg
n 48 38.4 4.8 9.6 re f*
.933333 1 .8 rg
n 52.8 38.4 0 9.6 re f*
.933333 1 .8 rg
n 0 28.8 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 28.8 48 9.6 re f*
.933333 1 .8 rg
n 52.8 28.8 4.8 9.6 re f*
.933333 1 .8 rg
n 57.6 28.8 0 9.6 re f*
.933333 1 .8 rg
n 0 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 19.2 38.4 9.6 re f*
.933333 1 .8 rg
n 43.2 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 48 19.2 0 9.6 re f*
.933333 1 .8 rg
n 0 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 9.6 33.6 9.6 re f*
.933333 1 .8 rg
n 38.4 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 43.2 9.6 24 9.6 re f*
1 .941176 .941176 rg
n 67.2 9.6 110.4 9.6 re f*
.933333 1 .8 rg
n 177.6 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 182.4 9.6 43.2 9.6 re f*
1 .941176 .941176 rg
n 225.6 9.6 19.2 9.6 re f*
.933333 1 .8 rg
n 244.8 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 249.6 9.6 28.8 9.6 re f*
1 .941176 .941176 rg
n 278.4 9.6 28.8 9.6 re f*
.933333 1 .8 rg
n 307.2 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 312 9.6 24 9.6 re f*
1 .941176 .941176 rg
n 336 9.6 124.8 9.6 re f*
.933333 1 .8 rg
n 460.8 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 465.6 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 470.4 9.6 0 9.6 re f*
.933333 1 .8 rg
n 0 0 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 0 43.2 9.6 re f*
.933333 1 .8 rg
n 48 0 4.8 9.6 re f*
.933333 1 .8 rg
n 52.8 0 0 9.6 re f*
BT 1 0 0 1 0 116.8 Tm 9.6 TL /F5 8 Tf 0 .439216 0 rg (<) Tj (mmio) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F5 8 Tf 0 .439216 0 rg (<) Tj (bar) Tj /F3 8 Tf .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (name=) Tj .729412 .129412 .129412 rg ("SPIBAR") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (bus=) Tj .729412 .129412 .129412 rg ("0") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (dev=) Tj .729412 .129412 .129412 rg ("0x1F") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (fun=) Tj .729412 .129412 .129412 rg ("5") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (reg=) Tj .729412 .129412 .129412 rg ("0x10") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (width=) Tj .729412 .129412 .129412 rg ("4") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (mask=) Tj .729412 .129412 .129412 rg ("0xFFFFF000") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (size=) Tj .729412 .129412 .129412 rg ("0x1000") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (desc=) Tj .729412 .129412 .129412 rg ("SPI Controller Register Range") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (offset=) Tj .729412 .129412 .129412 rg ("0x0") Tj /F5 8 Tf 0 .439216 0 rg (/) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F5 8 Tf 0 .439216 0 rg (<) Tj (/mmio) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F5 8 Tf 0 .439216 0 rg (<) Tj (registers) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F5 8 Tf 0 .439216 0 rg (<) Tj (register) Tj /F3 8 Tf .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (name=) Tj .729412 .129412 .129412 rg ("BC") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (type=) Tj .729412 .129412 .129412 rg ("pcicfg") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (bus=) Tj .729412 .129412 .129412 rg ("0") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (dev=) Tj .729412 .129412 .129412 rg ("0x1F") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (fun=) Tj .729412 .129412 .129412 rg ("5") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (offset=) Tj .729412 .129412 .129412 rg ("0xDC") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (size=) Tj .729412 .129412 .129412 rg ("4") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (desc=) Tj .729412 .129412 .129412 rg ("BIOS Control") Tj /F5 8 Tf 0 .439216 0 rg (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F5 8 Tf 0 .439216 0 rg (<) Tj (field) Tj /F3 8 Tf .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (name=) Tj .729412 .129412 .129412 rg ("BIOSWE") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (bit=) Tj .729412 .129412 .129412 rg ("0") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (size=) Tj .729412 .129412 .129412 rg ("1") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (desc=) Tj .729412 .129412 .129412 rg ("BIOS Write Enable") Tj .733333 .733333 .733333 rg ( ) Tj /F5 8 Tf 0 .439216 0 rg (/) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* 0 0 0 rg (\205) Tj .733333 .733333 .733333 rg  T* /F5 8 Tf 0 .439216 0 rg (<) Tj (field) Tj /F3 8 Tf .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (name=) Tj .729412 .129412 .129412 rg ("BILD") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (bit=) Tj .729412 .129412 .129412 rg ("7") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (size=) Tj .729412 .129412 .129412 rg ("1") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (desc=) Tj .729412 .129412 .129412 rg ("BIOS Interface Lock Down") Tj /F5 8 Tf 0 .439216 0 rg (/) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F5 8 Tf 0 .439216 0 rg (<) Tj (/register) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F5 8 Tf 0 .439216 0 rg (<) Tj (/registers) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F5 8 Tf 0 .439216 0 rg (<) Tj (controls) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F5 8 Tf 0 .439216 0 rg (<) Tj (control) Tj /F3 8 Tf .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (name=) Tj .729412 .129412 .129412 rg ("BiosInterfaceLockDown") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (register=) Tj .729412 .129412 .129412 rg ("BC") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (field=) Tj .729412 .129412 .129412 rg ("BILD") Tj .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (desc=) Tj .729412 .129412 .129412 rg ("BIOS Interface Lock-Down") Tj /F5 8 Tf 0 .439216 0 rg (/) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F5 8 Tf 0 .439216 0 rg (<) Tj (/controls) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 590.8483 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (List of Cfg components) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 538.8483 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (ehl) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 520.8483 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\ehl.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 502.8483 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Elkhart Lake Document ID: 635255, 636112, 636722, 636723) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 450.8483 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_8x) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 432.8483 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_8x.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 414.8483 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC: Platform Security Assessment Framework Copyright \(c\) 2022, Intel Corporation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 384.8483 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This program is free software; you can redistribute it and/or modify it under the terms of the GNU General) Tj T* (Public License as published by the Free Software Foundation; Version 2.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 342.8483 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even) Tj T* (the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU) Tj T* (General Public License for more details.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 312.8483 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (You should have received a copy of the GNU General Public License along with this program; if not, write to) Tj T* (the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 294.8483 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Contact information: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 242.8483 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (hsw) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 224.8483 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\hsw.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 206.8483 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Haswell based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 154.8483 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (sfdp) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 136.8483 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\sfdp.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 106.8483 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (XML configuration for Serial Flash Discoverable Parameter feature document:) Tj T* 0 .4 .6 rg (https://www.jedec.org/system/files/docs/JESD216D-01.pdf) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (36 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1160 0 obj
<<
/Length 4743
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pmc_i440fx) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 723.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pmc_i440fx.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 693.0236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (XML configuration file for Intel 440FX PCI and Memory Controller \(PMC\). It is used by QEMU \223pc\224 machine,) Tj T* (implemented in ) Tj 0 .4 .6 rg (https://github.com/qemu/qemu/blob/v7.0.0/hw/pci-host/i440fx.c) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 675.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (A datasheet is available on ) Tj 0 .4 .6 rg (https://wiki.qemu.org/File:29054901.pdf) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 623.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_4xxlp) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 605.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_4xxlp.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 599.0236 cm
Q
q
1 0 0 1 57.02362 587.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for the 400 series LP \(U/H\) PCH) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 587.0236 cm
Q
q
1 0 0 1 57.02362 535.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (glk) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 517.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\glk.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 511.0236 cm
Q
q
1 0 0 1 57.02362 484.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (XML configuration for GLK) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Document ID: 336561-001) Tj T* ET
Q
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 484.0236 cm
Q
q
1 0 0 1 57.02362 432.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (icx) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 414.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\icx.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 396.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Icelake/Lewisburg Server) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 344.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (ivt) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 326.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\ivt.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 308.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Ivytown \(Ivy Bridge-E\) based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 256.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_2xx) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 238.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_2xx.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 220.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for 200 series PCH based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 214.0236 cm
Q
q
1 0 0 1 57.02362 214.0236 cm
Q
q
1 0 0 1 57.02362 190.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel\(R\) 200 Series Chipset Family Platform Controller Hub \(PCH\)) Tj T* 0 .4 .6 rg (http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 190.0236 cm
Q
q
1 0 0 1 57.02362 138.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (cht) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 120.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\cht.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 102.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration for Cherry Trail and Braswell SoCs) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 96.02362 cm
Q
q
1 0 0 1 57.02362 96.02362 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (37 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1161 0 obj
<<
/Length 4873
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 729.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel\(R\) Atom\(TM\) Processor Z8000 series datasheet) Tj T* 0 .4 .6 rg (http://www.intel.com/content/www/us/en/processors/atom/atom-z8000-datasheet-vol-2.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 723.0236 cm
Q
q
1 0 0 1 19.3678 699.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (N-series Intel\(R\) Pentium\(R\) and Celeron\(R\) Processors Datasheet) Tj T* 0 .4 .6 rg (http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/pentium-celeron-n-series-datasheet-vol-2.pdf) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 699.0236 cm
Q
q
1 0 0 1 57.02362 647.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (skx) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 629.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\skx.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 611.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Skylake/Purely Server Intel \(c\) Xeon Processor Scalable Family datasheet Vol. 2) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 559.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_5xxh) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 541.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_5xxh.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 523.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for 5XXH series pch) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 471.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (jkt) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 453.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\jkt.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 435.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Jaketown \(Sandy Bridge-E\) based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 383.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_7x) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 365.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_7x.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 347.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC: Platform Security Assessment Framework Copyright \(c\) 2022, Intel Corporation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 317.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This program is free software; you can redistribute it and/or modify it under the terms of the GNU General) Tj T* (Public License as published by the Free Software Foundation; Version 2.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 275.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even) Tj T* (the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU) Tj T* (General Public License for more details.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 245.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (You should have received a copy of the GNU General Public License along with this program; if not, write to) Tj T* (the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 227.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Contact information: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 175.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (tpm12) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 157.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\tpm12.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 139.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC: Platform Security Assessment Framework Copyright \(c\) 2021, Intel Corporation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 109.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This program is free software; you can redistribute it and/or modify it under the terms of the GNU General) Tj T* (Public License as published by the Free Software Foundation; Version 2.) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (38 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1162 0 obj
<<
/Length 4042
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 717.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even) Tj T* (the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU) Tj T* (General Public License for more details.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 687.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (You should have received a copy of the GNU General Public License along with this program; if not, write to) Tj T* (the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 669.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Contact information: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 617.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (apl) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 599.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\apl.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 581.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration for Apollo Lake based SoCs document id 334818/334819) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 529.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_495) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 511.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_495.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 493.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for the 495 series PCH) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 441.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (snb) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 423.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\snb.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 405.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration for Sandy Bridge based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 353.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_3xx) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 335.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_3xx.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 305.0236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (XML configuration file for the 300 series PCH ) Tj 0 .4 .6 rg (https://www.intel.com/content/www/us/en/products/docs/chips) Tj T* (ets/300-series-chipset-pch-datasheet-vol-2.html) Tj 0 0 0 rg ( 337348-001) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 253.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_3xxop) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 235.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_3xxop.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 205.0236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (XML configuration file for the 300 series On Package PCH ) Tj 0 .4 .6 rg (https://www.intel.com/content/www/us/en/product) Tj T* (s/docs/chipsets/300-series-chipset-on-package-pch-datasheet-vol-2.html) Tj 0 0 0 rg ( 337868-002) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 153.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_5xxlp) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 135.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_5xxlp.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 117.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for 5XXLP series pch) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (39 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1163 0 obj
<<
/Length 5953
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (bdx) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 723.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\bdx.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 657.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (XML configuration file for Broadwell Server based platforms Intel \(c\) Xeon Processor E5 v4 Product Family) Tj T* (datasheet Vol. 2 Intel \(c\) Xeon Processor E7 v4 Product Family datasheet Vol. 2 Intel \(c\) C600 Series) Tj T* (Chipset and Intel \(c\) X79 Express Chipset datasheet Intel \(c\) C600 Series Chipset and Intel \(c\) X79 Express) Tj T* (Chipset Specification Update Intel \(c\) C610 Series Chipset and Intel \(c\) X99 Chipset Platform Controller Hub) Tj T* (\(PCH\) datasheet) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 605.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (cml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 587.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\cml.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 581.0236 cm
Q
q
1 0 0 1 57.02362 569.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Comet Lake) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 569.0236 cm
Q
q
1 0 0 1 57.02362 517.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_6xxS) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 499.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_6xxS.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 481.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC: Platform Security Assessment Framework Copyright \(c\) 2021-2022, Intel Corporation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 451.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This program is free software; you can redistribute it and/or modify it under the terms of the GNU General) Tj T* (Public License as published by the Free Software Foundation; Version 2.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 409.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even) Tj T* (the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU) Tj T* (General Public License for more details.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 379.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (You should have received a copy of the GNU General Public License along with this program; if not, write to) Tj T* (the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 361.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Contact information: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 309.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (skl) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 291.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\skl.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 273.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Skylake based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 255.0236 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 249.0236 cm
Q
q
1 0 0 1 57.02362 249.0236 cm
Q
q
1 0 0 1 57.02362 237.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (6th Generation Intel\(R\) Processor Datasheet for U/Y-Platforms) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 231.0236 cm
Q
q
1 0 0 1 57.02362 219.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (6th Generation Intel\(R\) Processor I/O Datasheet for U/Y-Platforms) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 213.0236 cm
Q
q
1 0 0 1 57.02362 201.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (6th Generation Intel\(R\) Processor Datasheet for S-Platforms) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 195.0236 cm
Q
q
1 0 0 1 57.02362 183.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (6th Generation Intel\(R\) Processor Datasheet for H-Platforms) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 177.0236 cm
Q
q
1 0 0 1 57.02362 165.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Intel\(R\) 100 Series Chipset Family Platform Controller Hub \(PCH\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 165.0236 cm
Q
q
1 0 0 1 57.02362 113.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (tglu) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 95.02362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\tglu.xml) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (40 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1164 0 obj
<<
/Length 4963
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC: Platform Security Assessment Framework Copyright \(c\) 2021, Intel Corporation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 711.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This program is free software; you can redistribute it and/or modify it under the terms of the GNU General) Tj T* (Public License as published by the Free Software Foundation; Version 2.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 669.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even) Tj T* (the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU) Tj T* (General Public License for more details.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 639.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (You should have received a copy of the GNU General Public License along with this program; if not, write to) Tj T* (the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 621.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Contact information: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 569.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (hsx) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 551.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\hsx.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 485.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (XML configuration file for Haswell Server based platforms Intel \(c\) Xeon Processor E5-1600/2400/2600/4600) Tj T* (v3 Product Family datasheet Vol. 2 Intel \(c\) Xeon Processor E7-8800/4800 v3 Product Family datasheet Vol.) Tj T* (2 Intel \(c\) C600 Series Chipset and Intel \(c\) X79 Express Chipset datasheet Intel \(c\) C600 Series Chipset) Tj T* (and Intel \(c\) X79 Express Chipset Specification Update Intel \(c\) C610 Series Chipset and Intel \(c\) X99) Tj T* (Chipset Platform Controller Hub \(PCH\) datasheet) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 433.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (rpl) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 415.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\rpl.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 397.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC: Platform Security Assessment Framework Copyright \(c\) 2022, Intel Corporation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 367.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This program is free software; you can redistribute it and/or modify it under the terms of the GNU General) Tj T* (Public License as published by the Free Software Foundation; Version 2.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 325.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even) Tj T* (the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU) Tj T* (General Public License for more details.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 295.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (You should have received a copy of the GNU General Public License along with this program; if not, write to) Tj T* (the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 277.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Contact information: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 225.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (qrk) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 207.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\qrk.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 189.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration for Quark based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 137.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_4xx) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 119.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_4xx.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 113.0236 cm
Q
q
1 0 0 1 57.02362 101.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for 4XX pch) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 101.0236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (41 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1165 0 obj
<<
/Length 5071
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (common) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 723.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\common.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 705.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Common \(default\) XML platform configuration file) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 653.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (txt) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 635.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\txt.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 617.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Configuration of Intel TXT register, following the guide:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 611.0236 cm
Q
q
1 0 0 1 57.02362 587.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Intel\256 Trusted Execution Technology: Software Development Guide Measured Launched Environment) Tj T* (Developer\222s Guide August 2016 Revision 013) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 587.0236 cm
Q
q
1 0 0 1 57.02362 545.0236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (from ) Tj 0 .4 .6 rg (https://web.archive.org/web/20170506220426/https://www.intel.com/content/www/us/en/software-devel) Tj T* (opers/intel-txt-software-development-guide.html) Tj 0 0 0 rg ( \(and) Tj T* 0 .4 .6 rg (https://usermanual.wiki/Document/inteltxtsoftwaredevelopmentguide.1721028921) Tj 0 0 0 rg ( \)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 527.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Appendix B.1. \(Intel\256 TXT Configuration Registers\) details:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 521.0236 cm
Q
q
1 0 0 1 57.02362 485.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (These registers are mapped into two regions of memory, representing the public and private) Tj T* (configuration spaces. [\205] The private space registers are mapped to the address range starting at) Tj T* (FED20000H. The public space registers are mapped to the address range starting at FED30000H.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 485.0236 cm
Q
q
1 0 0 1 57.02362 455.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (As chipsec usually runs in environments where the private space is not available, only the public space) Tj T* (registers were described here.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 403.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (rkl) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 385.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\rkl.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 367.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC: Platform Security Assessment Framework Copyright \(c\) 2021, Intel Corporation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 337.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This program is free software; you can redistribute it and/or modify it under the terms of the GNU General) Tj T* (Public License as published by the Free Software Foundation; Version 2.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 295.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even) Tj T* (the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU) Tj T* (General Public License for more details.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 265.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (You should have received a copy of the GNU General Public License along with this program; if not, write to) Tj T* (the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 247.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Contact information: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 195.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_3xxlp) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 177.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_3xxlp.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 135.0236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (XML configuration file for the 300 series LP \(U/Y\) PCH ) Tj 0 .4 .6 rg (https://www.intel.com/content/www/us/en/products/do) Tj T* (cs/processors/core/7th-and-8th-gen-core-family-mobile-u-y-processor-lines-i-o-datasheet-vol-2.html) Tj 0 0 0 rg  T* (334659-005) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (42 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1166 0 obj
<<
/Length 5993
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (whl) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 723.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\whl.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 705.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Whiskey Lake) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 689.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (8th Generation Intel\(R\) Processor Family for U-Processor Platforms:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 650.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://www.intel.com/content/dam/www/public/us/en/documents/technical-specifications/300-series-chipset-on-package-pch-datasheet-vol-1.pdf) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 598.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (bdw) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 580.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\bdw.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 562.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration for Broadwell based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 510.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (byt) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 492.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\byt.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 474.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration for Bay Trail based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 468.0236 cm
Q
q
1 0 0 1 57.02362 468.0236 cm
Q
q
1 0 0 1 55.7728 444.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel\(R\) Atom\(TM\) Processor E3800 Product Family Datasheet, May 2016, Revision 4.0) Tj T* 0 .4 .6 rg (http://www.intel.com/content/www/us/en/embedded/products/bay-trail/atom-e3800-family-datasheet.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 444.0236 cm
Q
q
1 0 0 1 57.02362 392.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (avn) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 374.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\avn.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 356.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration for Avoton based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 350.0236 cm
Q
q
1 0 0 1 57.02362 350.0236 cm
Q
q
1 0 0 1 57.02362 326.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel\(R\) Atom\(TM\) Processor C2000 Product Family for Microserver, September 2014) Tj T* 0 .4 .6 rg (http://www.intel.com/content/www/us/en/processors/atom/atom-c2000-microserver-datasheet.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 326.0236 cm
Q
q
1 0 0 1 57.02362 274.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_c620) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 256.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_c620.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 238.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 232.0236 cm
Q
q
1 0 0 1 57.02362 232.0236 cm
Q
q
1 0 0 1 41.3128 208.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel\(R\) C620 Series Chipset Family Platform Controller Hub) Tj T* 0 .4 .6 rg (https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/c620-series-chipset-datasheet.pdf) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 208.0236 cm
Q
q
1 0 0 1 57.02362 156.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (dnv) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 138.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\dnv.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 120.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Denverton) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 114.0236 cm
Q
q
1 0 0 1 57.02362 114.0236 cm
Q
q
1 0 0 1 57.02362 90.02362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel Atom\(R\) Processor C3000 Product Family) Tj T* 0 .4 .6 rg (https://www.intel.com/content/www/us/en/processors/atom/atom-technical-resources.html) Tj 0 0 0 rg ( 337018-002) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 90.02362 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (43 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1167 0 obj
<<
/Length 5100
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (icl) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 723.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\icl.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 717.0236 cm
Q
q
1 0 0 1 57.02362 705.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Ice Lake) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 705.0236 cm
Q
q
1 0 0 1 57.02362 653.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (tglh) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 635.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\tglh.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 617.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC: Platform Security Assessment Framework Copyright \(c\) 2022, Intel Corporation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 587.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This program is free software; you can redistribute it and/or modify it under the terms of the GNU General) Tj T* (Public License as published by the Free Software Foundation; Version 2.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 545.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even) Tj T* (the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU) Tj T* (General Public License for more details.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 515.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (You should have received a copy of the GNU General Public License along with this program; if not, write to) Tj T* (the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 497.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Contact information: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 445.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_6xxP) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 427.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_6xxP.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 409.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC: Platform Security Assessment Framework Copyright \(c\) 2021-2022, Intel Corporation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 379.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This program is free software; you can redistribute it and/or modify it under the terms of the GNU General) Tj T* (Public License as published by the Free Software Foundation; Version 2.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 337.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even) Tj T* (the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU) Tj T* (General Public License for more details.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 307.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (You should have received a copy of the GNU General Public License along with this program; if not, write to) Tj T* (the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 289.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Contact information: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 237.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_c60x) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 219.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_c60x.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 203.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (XML configuration file for C600 series PCH) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 164.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel \(c\) C600 Series Chipset and Intel \(c\) X79 Express Chipset datasheet Intel \(c\) C600 Series Chipset) Tj T* (and Intel \(c\) X79 Express Chipset Specification Update) Tj T* 0 .4 .6 rg (https://ark.intel.com/products/series/98463/Intel-C600-Series-Chipsets) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 112.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (kbl) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 94.02362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\kbl.xml) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (44 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1168 0 obj
<<
/Length 5799
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Kaby Lake based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 723.0236 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 717.0236 cm
Q
q
1 0 0 1 57.02362 717.0236 cm
Q
q
1 0 0 1 57.02362 705.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (7th Generation Intel\(R\) Processor Families for U/Y-Platforms) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 699.0236 cm
Q
q
1 0 0 1 57.02362 687.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (7th Generation Intel\(R\) Processor Families I/O for U/Y-Platforms) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 687.0236 cm
Q
q
1 0 0 1 57.02362 635.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (iommu) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 617.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\iommu.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 599.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Intel Virtualization Technology for Directed I/O \(VT-d\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 593.0236 cm
Q
q
1 0 0 1 57.02362 593.0236 cm
Q
q
1 0 0 1 45.7728 569.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Section 10 of Intel Virtualization Technology for Directed I/O) Tj T* 0 .4 .6 rg (http://www.intel.com/content/dam/www/public/us/en/documents/product-specifications/vt-directed-io-spec.pdf) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 569.0236 cm
Q
q
1 0 0 1 57.02362 517.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (ivb) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 499.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\ivb.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 481.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration for IvyBridge based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 429.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_c61x) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 411.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_c61x.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 395.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (XML configuration file for C610 series PCH) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 368.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 14 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel \(c\) C610 Series Chipset and Intel \(c\) X99 Chipset Platform Controller Hub \(PCH\) datasheet) Tj T* 0 .4 .6 rg (https://ark.intel.com/products/series/98915/Intel-C610-Series-Chipsets) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 316.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_1xx) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 298.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_1xx.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 280.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for 100 series PCH based platforms) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 262.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC: Platform Security Assessment Framework Copyright \(c\) 2020-2021, Intel Corporation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 232.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This program is free software; you can redistribute it and/or modify it under the terms of the GNU General) Tj T* (Public License as published by the Free Software Foundation; Version 2.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 190.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even) Tj T* (the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU) Tj T* (General Public License for more details.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 160.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (You should have received a copy of the GNU General Public License along with this program; if not, write to) Tj T* (the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 142.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Contact information: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 136.0236 cm
Q
q
1 0 0 1 57.02362 136.0236 cm
Q
q
1 0 0 1 57.02362 112.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel\(R\) 100 Series Chipset Family Platform Controller Hub \(PCH\)) Tj T* 0 .4 .6 rg (http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 112.0236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (45 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1169 0 obj
<<
/Length 8231
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (cfl) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 723.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\cfl.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 705.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file for Coffee Lake) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 699.0236 cm
Q
q
1 0 0 1 57.02362 699.0236 cm
Q
q
1 0 0 1 57.02362 675.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (8th Generation Intel\(R\) Processor Family for S-Processor Platforms) Tj T* 0 .4 .6 rg (https://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 675.0236 cm
Q
q
1 0 0 1 57.02362 623.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (pch_4xxh) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 605.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\pch_4xxh.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 599.0236 cm
Q
q
1 0 0 1 57.02362 587.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (XML configuration file 4xxH PCH 620855) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 587.0236 cm
Q
q
1 0 0 1 57.02362 535.0236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (adl) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 517.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Path: chipsec\\cfg\\8086\\adl.xml) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 499.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC: Platform Security Assessment Framework Copyright \(c\) 2021-2022, Intel Corporation) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 469.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This program is free software; you can redistribute it and/or modify it under the terms of the GNU General) Tj T* (Public License as published by the Free Software Foundation; Version 2.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 427.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even) Tj T* (the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU) Tj T* (General Public License for more details.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 397.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (You should have received a copy of the GNU General Public License along with this program; if not, write to) Tj T* (the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 379.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Contact information: ) Tj 0 .4 .6 rg (chipsec@intel.com) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 322.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Writing Your Own Modules) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 280.2236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (Your module class should subclass BaseModule and implement at least the methods named) Tj T* /F3 10 Tf (is_supported) Tj /F1 10 Tf ( and ) Tj /F3 10 Tf (run) Tj /F1 10 Tf (. When chipsec_main runs, it will first run ) Tj /F3 10 Tf (is_supported) Tj /F1 10 Tf ( and if that returns true,) Tj T* (then it will call ) Tj /F3 10 Tf (run) Tj /F1 10 Tf (.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 214.2236 cm
q
BT 1 0 0 1 0 50 Tm 12 TL /F1 10 Tf 0 0 0 rg (As of CHIPSEC version 1.2.0, CHIPSEC implements an abstract name for platform ) Tj /F4 10 Tf (controls) Tj /F1 10 Tf (. Module authors) Tj T* (are encouraged to create controls in the XML configuration files for important platform configuration) Tj T* (information and then use ) Tj /F3 10 Tf (get_control) Tj /F1 10 Tf ( and ) Tj /F3 10 Tf (set_control) Tj /F1 10 Tf ( within modules. This abstraction allows) Tj T* (modules to test for the abstract control without knowing which register provides it. \(This is especially) Tj T* (important for test reuse across platform generations.\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 196.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Most modules read some platform configuration and then pass or fail based on the result. For example:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 190.2236 cm
Q
q
1 0 0 1 57.02362 190.2236 cm
Q
q
1 0 0 1 57.02362 161.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 13.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (1.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 13.4 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Define the control in the platform XML file \(in ) Tj /F3 10 Tf (chipsec/cfg) Tj /F1 10 Tf (\):) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 457.4283 15.6 re B*
Q
q
.933333 1 .8 rg
n 0 0 4.8 9.6 re f*
.933333 1 .8 rg
n 4.8 0 33.6 9.6 re f*
.933333 1 .8 rg
n 38.4 0 4.8 9.6 re f*
.933333 1 .8 rg
n 43.2 0 24 9.6 re f*
1 .941176 .941176 rg
n 67.2 0 76.8 9.6 re f*
.933333 1 .8 rg
n 144 0 24 9.6 re f*
.933333 1 .8 rg
n 168 0 43.2 9.6 re f*
1 .941176 .941176 rg
n 211.2 0 19.2 9.6 re f*
.933333 1 .8 rg
n 230.4 0 19.2 9.6 re f*
.933333 1 .8 rg
n 249.6 0 28.8 9.6 re f*
1 .941176 .941176 rg
n 278.4 0 24 9.6 re f*
.933333 1 .8 rg
n 302.4 0 19.2 9.6 re f*
.933333 1 .8 rg
n 321.6 0 24 9.6 re f*
1 .941176 .941176 rg
n 345.6 0 86.4 9.6 re f*
.933333 1 .8 rg
n 432 0 4.8 9.6 re f*
.933333 1 .8 rg
n 436.8 0 4.8 9.6 re f*
.933333 1 .8 rg
n 441.6 0 0 9.6 re f*
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F5 8 Tf 0 .439216 0 rg (<) Tj (control) Tj /F3 8 Tf .733333 .733333 .733333 rg ( ) Tj 0 0 .752941 rg (name=) Tj .729412 .129412 .129412 rg ("BiosLockEnable") Tj .733333 .733333 .733333 rg (     ) Tj 0 0 .752941 rg (register=) Tj .729412 .129412 .129412 rg ("BC") Tj .733333 .733333 .733333 rg (    ) Tj 0 0 .752941 rg (field=) Tj .729412 .129412 .129412 rg ("BLE") Tj .733333 .733333 .733333 rg (    ) Tj 0 0 .752941 rg (desc=) Tj .729412 .129412 .129412 rg ("BIOS Lock Enable") Tj /F5 8 Tf 0 .439216 0 rg (/) Tj (>) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 155.8236 cm
Q
q
1 0 0 1 57.02362 127.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 13.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (2.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 13.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Get the current status of the control:) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 457.4283 15.6 re B*
Q
q
.933333 1 .8 rg
n 0 0 14.4 9.6 re f*
.933333 1 .8 rg
n 19.2 0 4.8 9.6 re f*
.933333 1 .8 rg
n 28.8 0 19.2 9.6 re f*
.933333 1 .8 rg
n 48 0 4.8 9.6 re f*
.933333 1 .8 rg
n 52.8 0 9.6 9.6 re f*
.933333 1 .8 rg
n 62.4 0 4.8 9.6 re f*
.933333 1 .8 rg
n 67.2 0 52.8 9.6 re f*
.933333 1 .8 rg
n 120 0 4.8 9.6 re f*
1 .941176 .941176 rg
n 124.8 0 76.8 9.6 re f*
.933333 1 .8 rg
n 201.6 0 4.8 9.6 re f*
.933333 1 .8 rg
n 206.4 0 0 9.6 re f*
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (ble) Tj ( ) Tj .188235 .188235 .188235 rg (=) Tj 0 0 0 rg ( ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (cs) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (get_control) Tj (\() Tj .729412 .129412 .129412 rg ('BiosLockEnable') Tj 0 0 0 rg (\)) Tj .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 121.4236 cm
Q
q
1 0 0 1 57.02362 109.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (3.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (React based on the status of the control:) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (46 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1170 0 obj
<<
/Length 9536
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 707.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 32.2 Tm  T* ET
q
1 0 0 1 23 -3 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 454.4283 44.4 re B*
Q
q
.933333 1 .8 rg
n 0 28.8 4 9.6 re f*
.933333 1 .8 rg
n 8.8 28.8 14.4 9.6 re f*
.933333 1 .8 rg
n 23.2 28.8 4.8 9.6 re f*
.933333 1 .8 rg
n 28 28.8 0 9.6 re f*
.933333 1 .8 rg
n 19.2 19.2 19.2 9.6 re f*
.933333 1 .8 rg
n 38.4 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 43.2 19.2 28.8 9.6 re f*
.933333 1 .8 rg
n 72 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 76.8 19.2 48 9.6 re f*
.933333 1 .8 rg
n 124.8 19.2 4.8 9.6 re f*
1 .941176 .941176 rg
n 129.6 19.2 91.2 9.6 re f*
.933333 1 .8 rg
n 220.8 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 225.6 19.2 0 9.6 re f*
.933333 1 .8 rg
n 0 9.6 14.672 9.6 re f*
.933333 1 .8 rg
n 14.672 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 19.472 9.6 0 9.6 re f*
.933333 1 .8 rg
n 19.2 0 19.2 9.6 re f*
.933333 1 .8 rg
n 38.4 0 4.8 9.6 re f*
.933333 1 .8 rg
n 43.2 0 28.8 9.6 re f*
.933333 1 .8 rg
n 72 0 4.8 9.6 re f*
.933333 1 .8 rg
n 76.8 0 48 9.6 re f*
.933333 1 .8 rg
n 124.8 0 4.8 9.6 re f*
1 .941176 .941176 rg
n 129.6 0 110.4 9.6 re f*
.933333 1 .8 rg
n 240 0 4.8 9.6 re f*
.933333 1 .8 rg
n 244.8 0 0 9.6 re f*
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F1 8 Tf 0 .501961 0 rg (if) Tj /F3 8 Tf 0 0 0 rg ( ) Tj (ble) Tj (:) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (    ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (logger) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (log_passed) Tj (\() Tj .729412 .129412 .129412 rg ("BIOS Lock is set.") Tj 0 0 0 rg (\)) Tj .733333 .733333 .733333 rg  T* /F1 8 Tf 0 .501961 0 rg (else) Tj /F3 8 Tf 0 0 0 rg (:) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (    ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (logger) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (log_failed) Tj (\() Tj .729412 .129412 .129412 rg ("BIOS Lock is not set.") Tj 0 0 0 rg (\)) Tj .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 701.8236 cm
Q
q
1 0 0 1 57.02362 635.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 51.8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (4.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 51.8 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Set and Return ) Tj /F3 10 Tf (self.res) Tj /F1 10 Tf (:) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 457.4283 54 re B*
Q
q
.933333 1 .8 rg
n 0 38.4 4 9.6 re f*
.933333 1 .8 rg
n 8.8 38.4 14.4 9.6 re f*
.933333 1 .8 rg
n 23.2 38.4 4.8 9.6 re f*
.933333 1 .8 rg
n 28 38.4 0 9.6 re f*
.933333 1 .8 rg
n 19.2 28.8 19.2 9.6 re f*
.933333 1 .8 rg
n 38.4 28.8 4.8 9.6 re f*
.933333 1 .8 rg
n 43.2 28.8 14.4 9.6 re f*
.933333 1 .8 rg
n 62.4 28.8 4.8 9.6 re f*
.933333 1 .8 rg
n 72 28.8 57.6 9.6 re f*
.933333 1 .8 rg
n 129.6 28.8 4.8 9.6 re f*
.933333 1 .8 rg
n 134.4 28.8 28.8 9.6 re f*
.933333 1 .8 rg
n 163.2 28.8 0 9.6 re f*
.933333 1 .8 rg
n 0 19.2 14.672 9.6 re f*
.933333 1 .8 rg
n 14.672 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 19.472 19.2 0 9.6 re f*
.933333 1 .8 rg
n 19.2 9.6 19.2 9.6 re f*
.933333 1 .8 rg
n 38.4 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 43.2 9.6 14.4 9.6 re f*
.933333 1 .8 rg
n 62.4 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 72 9.6 57.6 9.6 re f*
.933333 1 .8 rg
n 129.6 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 134.4 9.6 28.8 9.6 re f*
.933333 1 .8 rg
n 163.2 9.6 0 9.6 re f*
.933333 1 .8 rg
n 0 0 20.896 9.6 re f*
.933333 1 .8 rg
n 25.696 0 19.2 9.6 re f*
.933333 1 .8 rg
n 44.896 0 4.8 9.6 re f*
.933333 1 .8 rg
n 49.696 0 14.4 9.6 re f*
.933333 1 .8 rg
n 64.096 0 0 9.6 re f*
BT 1 0 0 1 0 40 Tm 9.6 TL /F1 8 Tf 0 .501961 0 rg (if) Tj /F3 8 Tf 0 0 0 rg ( ) Tj (ble) Tj (:) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (    ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (res) Tj ( ) Tj .188235 .188235 .188235 rg (=) Tj 0 0 0 rg ( ) Tj (ModuleResult) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (PASSED) Tj .733333 .733333 .733333 rg  T* /F1 8 Tf 0 .501961 0 rg (else) Tj /F3 8 Tf 0 0 0 rg (:) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (    ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (res) Tj ( ) Tj .188235 .188235 .188235 rg (=) Tj 0 0 0 rg ( ) Tj (ModuleResult) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (FAILED) Tj .733333 .733333 .733333 rg  T* /F1 8 Tf 0 .501961 0 rg (return) Tj /F3 8 Tf 0 0 0 rg ( ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (res) Tj .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 635.0236 cm
Q
q
1 0 0 1 57.02362 605.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (The CHIPSEC HAL and other APIs are also available within these modules. See the next sections for details) Tj T* (about the available functionality.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 587.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Copy your module into the ) Tj /F3 10 Tf (chipsec/modules/) Tj /F1 10 Tf ( directory structure.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 581.0236 cm
Q
q
1 0 0 1 57.02362 581.0236 cm
Q
q
1 0 0 1 57.02362 557.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Modules specific to a certain platform should implement ) Tj /F3 10 Tf (is_supported) Tj /F1 10 Tf ( function which returns ) Tj /F3 10 Tf (True) Tj /F1 10 Tf  T* (for the platforms the module is applicable to.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 551.0236 cm
Q
q
1 0 0 1 57.02362 515.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (Modules specific to a certain platform can also be located in ) Tj /F3 10 Tf (chipsec/modules/) Tj (<) Tj (platform_code) Tj (>) Tj /F1 10 Tf  T* (directory, for example ) Tj /F3 10 Tf (chipsec/modules/hsw) Tj /F1 10 Tf (. Supported platforms and their code can be found by) Tj T* (running ) Tj /F3 10 Tf (chipsec_main.py) Tj ( ) Tj (--help) Tj /F1 10 Tf (.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 509.0236 cm
Q
q
1 0 0 1 57.02362 485.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Modules common to all platform which CHIPSEC supports can be located in) Tj T* /F3 10 Tf (chipsec/modules/common) Tj /F1 10 Tf ( directory.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 485.0236 cm
Q
q
1 0 0 1 57.02362 467.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (If a new platform needs to be added:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 461.0236 cm
Q
q
1 0 0 1 57.02362 461.0236 cm
Q
q
1 0 0 1 57.02362 413.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 38 Tm 12 TL /F1 10 Tf 0 0 0 rg (Review the platform datasheet and include appropriate information in an XML configuration file for the) Tj T* (platform. Place this file in chipsec/cfg/8086. Registers that are correctly defined in ) Tj /F3 10 Tf (common.xml) Tj /F1 10 Tf ( will be) Tj T* (inherited and do not need to be added. Use ) Tj /F3 10 Tf (common.xml) Tj /F1 10 Tf ( as an example. It is based on the 4th) Tj T* (Generation Intel Core platform \(Haswell\).) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 413.0236 cm
Q
q
1 0 0 1 57.02362 401.0236 cm
Q
q
1 0 0 1 57.02362 344.2236 cm
1 1 .8 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Seealso) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Creating CHIPSEC modules and commands) Tj  T* ET
Q
Q
q
1 J
1 j
1 1 .4 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 338.2236 cm
Q
q
1 0 0 1 57.02362 281.4236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (OS Helpers and Drivers) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 263.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Provide common interfaces to interact with system drivers/commands) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 209.0236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Mostly invoked by HAL modules) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 191.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Directly invoking helpers from modules should be minimized) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 136.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Helpers import from BaseHelper) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 118.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Override applicable functions \226 default is to generate exception) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 100.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (I/O, PCI, MSR, UEFI Variables, etc.) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (47 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1171 0 obj
<<
/Length 3548
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 738.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Create a New Helper) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 720.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Helper needs to be added to the import list either within helpers.py or custom_helpers.py) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 668.6236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (Example) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 638.6236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (The new helper should be added to either ) Tj /F3 10 Tf (chipsec/helper/helpers.py) Tj /F1 10 Tf ( or) Tj T* /F3 10 Tf (chipsec/helper/custom_helpers.py) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 620.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (A new helper folder should be created under ) Tj /F3 10 Tf (chipsec/helper/new_helper) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 590.6236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec/helper/new_helper/__init__.py) Tj /F1 10 Tf ( within the new folder needs to add the helper to) Tj T* (avail_helpers list) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 507.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 82.8 re B*
Q
q
0 0 0 rg
BT 1 0 0 1 0 68.8 Tm /F3 8 Tf 9.6 TL (import platform) Tj T* (from chipsec.helper.oshelper import avail_helpers) Tj T*  T* (if "linux" == platform.system\(\).lower\(\):) Tj T* (    __all__ = [ "linuxhelper" ]) Tj T* (    avail_helpers.append\("linuxhelper"\)) Tj T* (else:) Tj T* (    __all__ = [ ]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 487.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec/helper/new_helper/new_helper.py) Tj /F1 10 Tf ( should import from Helper Base Class) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 422.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 63.6 re B*
Q
q
0 0 0 rg
BT 1 0 0 1 0 49.6 Tm /F3 8 Tf 9.6 TL (from chipsec.helper.basehelper import Helper) Tj T* (class NewHelper\(Helper\):) Tj T*  T* (    def __init__\(self\):) Tj T* (        super\(NewHelper, self\).__init__\(\)) Tj T* (        self.name = "NewHelper") Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 368.2236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Helper components) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 316.2236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (helper package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 266.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (dal package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 217.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (dalhelper module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 199.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Intel DFx Abstraction Layer \(DAL\) helper) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 181.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (From the Intel\(R\) DFx Abstraction Layer Python* Command Line Interface User Guide) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (48 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1172 0 obj
<<
/Length 2539
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (efi package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 693.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (efihelper module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 675.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (On UEFI use the efi package functions) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 626.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (file package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 576.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (filehelper module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 558.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Use results from a json file) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 509.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (linux package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 459.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (cpuid module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 409.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (legacy_pci module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 360.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (linuxhelper module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 342.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Linux helper) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 292.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (osx package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 243.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (osxhelper module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 225.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (OSX helper) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (49 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1173 0 obj
<<
/Length 3350
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (windows package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 693.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (windowshelper module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 644.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (basehelper module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 594.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (helpers module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 545.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (oshelper module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 515.0236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Abstracts support for various OS/environments, wrapper around platform specific code that invokes kernel) Tj T* (driver) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 458.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Methods for Platform Detection) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 403.8236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Uses PCI VID and DID to detect processor and PCH) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 385.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Processor 0:0.0) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 367.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PCH 0:31.0) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 313.4236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Chip information located in ) Tj /F3 12 Tf 0 0 0 rg (chipsec/chipset.py) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 295.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Currently requires VID of 0x8086) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 277.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (DID is used as the lookup key) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 259.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (If there are matching DID, will fall back to cpuid check for CPU) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 205.0236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Platform Configuration Options) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 187.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Select a specific platform using the ) Tj /F3 10 Tf (\226p) Tj /F1 10 Tf ( flag) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 169.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Specify PCH using the ) Tj /F3 10 Tf (\226-pch) Tj /F1 10 Tf ( flag) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 151.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Ignore the platform specific registers using the ) Tj /F3 10 Tf (-i) Tj /F1 10 Tf ( flag) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (50 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1174 0 obj
<<
/Length 22350
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 736.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Sample module code template) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 493.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 236.4 re B*
Q
q
.933333 1 .8 rg
n 0 220.8 16 9.6 re f*
.933333 1 .8 rg
n 20.8 220.8 90.696 9.6 re f*
.933333 1 .8 rg
n 116.296 220.8 22.224 9.6 re f*
.933333 1 .8 rg
n 143.32 220.8 48 9.6 re f*
.933333 1 .8 rg
n 191.32 220.8 4.8 9.6 re f*
.933333 1 .8 rg
n 200.92 220.8 57.6 9.6 re f*
.933333 1 .8 rg
n 258.52 220.8 0 9.6 re f*
.933333 1 .8 rg
n 0 211.2 0 9.6 re f*
.933333 1 .8 rg
n 0 201.6 18.224 9.6 re f*
.933333 1 .8 rg
n 23.024 201.6 46.232 9.6 re f*
.933333 1 .8 rg
n 69.256 201.6 4.8 9.6 re f*
.933333 1 .8 rg
n 74.056 201.6 48 9.6 re f*
.933333 1 .8 rg
n 122.056 201.6 9.6 9.6 re f*
.933333 1 .8 rg
n 131.656 201.6 0 9.6 re f*
.933333 1 .8 rg
n 0 192 19.2 9.6 re f*
.933333 1 .8 rg
n 19.2 192 273.6 9.6 re f*
.933333 1 .8 rg
n 292.8 192 0 9.6 re f*
.933333 1 .8 rg
n 19.2 182.4 11.12 9.6 re f*
.933333 1 .8 rg
n 35.12 182.4 38.4 9.6 re f*
.933333 1 .8 rg
n 73.52 182.4 4.8 9.6 re f*
.933333 1 .8 rg
n 78.32 182.4 19.2 9.6 re f*
.933333 1 .8 rg
n 97.52 182.4 9.6 9.6 re f*
.933333 1 .8 rg
n 107.12 182.4 0 9.6 re f*
.933333 1 .8 rg
n 38.4 172.8 48 9.6 re f*
.933333 1 .8 rg
n 86.4 172.8 4.8 9.6 re f*
.933333 1 .8 rg
n 91.2 172.8 38.4 9.6 re f*
.933333 1 .8 rg
n 129.6 172.8 4.8 9.6 re f*
.933333 1 .8 rg
n 134.4 172.8 19.2 9.6 re f*
.933333 1 .8 rg
n 153.6 172.8 4.8 9.6 re f*
.933333 1 .8 rg
n 158.4 172.8 0 9.6 re f*
.933333 1 .8 rg
n 0 163.2 0 9.6 re f*
.933333 1 .8 rg
n 19.2 153.6 11.12 9.6 re f*
.933333 1 .8 rg
n 35.12 153.6 45.8 9.6 re f*
.933333 1 .8 rg
n 80.92 153.6 4.8 9.6 re f*
.933333 1 .8 rg
n 85.72 153.6 19.2 9.6 re f*
.933333 1 .8 rg
n 104.92 153.6 9.6 9.6 re f*
.933333 1 .8 rg
n 114.52 153.6 0 9.6 re f*
.933333 1 .8 rg
n 0 144 38.4 9.6 re f*
.933333 1 .8 rg
n 38.4 144 153.6 9.6 re f*
.933333 1 .8 rg
n 192 144 0 9.6 re f*
.933333 1 .8 rg
n 38.4 134.4 4 9.6 re f*
.933333 1 .8 rg
n 47.2 134.4 110.4 9.6 re f*
.933333 1 .8 rg
n 157.6 134.4 14.4 9.6 re f*
.933333 1 .8 rg
n 172 134.4 0 9.6 re f*
.933333 1 .8 rg
n 57.6 124.8 20.896 9.6 re f*
.933333 1 .8 rg
n 83.296 124.8 16.448 9.6 re f*
.933333 1 .8 rg
n 109.344 124.8 105.6 9.6 re f*
.933333 1 .8 rg
n 214.944 124.8 0 9.6 re f*
.933333 1 .8 rg
n 38.4 115.2 19.2 9.6 re f*
.933333 1 .8 rg
n 57.6 115.2 4.8 9.6 re f*
.933333 1 .8 rg
n 62.4 115.2 14.4 9.6 re f*
.933333 1 .8 rg
n 81.6 115.2 4.8 9.6 re f*
.933333 1 .8 rg
n 91.2 115.2 57.6 9.6 re f*
.933333 1 .8 rg
n 148.8 115.2 4.8 9.6 re f*
.933333 1 .8 rg
n 153.6 115.2 62.4 9.6 re f*
.933333 1 .8 rg
n 216 115.2 0 9.6 re f*
.933333 1 .8 rg
n 38.4 105.6 20.896 9.6 re f*
.933333 1 .8 rg
n 64.096 105.6 19.56 9.6 re f*
.933333 1 .8 rg
n 93.256 105.6 124.8 9.6 re f*
.933333 1 .8 rg
n 218.056 105.6 0 9.6 re f*
.933333 1 .8 rg
n 0 96 0 9.6 re f*
.933333 1 .8 rg
n 19.2 86.4 11.12 9.6 re f*
.933333 1 .8 rg
n 35.12 86.4 21.344 9.6 re f*
.933333 1 .8 rg
n 56.464 86.4 4.8 9.6 re f*
.933333 1 .8 rg
n 61.264 86.4 19.2 9.6 re f*
.933333 1 .8 rg
n 80.464 86.4 9.6 9.6 re f*
.933333 1 .8 rg
n 90.064 86.4 0 9.6 re f*
.933333 1 .8 rg
n 0 76.8 38.4 9.6 re f*
.933333 1 .8 rg
n 38.4 76.8 216 9.6 re f*
.933333 1 .8 rg
n 254.4 76.8 0 9.6 re f*
.933333 1 .8 rg
n 38.4 67.2 19.2 9.6 re f*
.933333 1 .8 rg
n 57.6 67.2 4.8 9.6 re f*
.933333 1 .8 rg
n 62.4 67.2 28.8 9.6 re f*
.933333 1 .8 rg
n 91.2 67.2 4.8 9.6 re f*
.933333 1 .8 rg
n 96 67.2 48 9.6 re f*
.933333 1 .8 rg
n 144 67.2 4.8 9.6 re f*
1 .941176 .941176 rg
n 148.8 67.2 115.2 9.6 re f*
.933333 1 .8 rg
n 264 67.2 4.8 9.6 re f*
.933333 1 .8 rg
n 268.8 67.2 0 9.6 re f*
.933333 1 .8 rg
n 38.4 57.6 20.896 9.6 re f*
.933333 1 .8 rg
n 64.096 57.6 57.6 9.6 re f*
.933333 1 .8 rg
n 121.696 57.6 4.8 9.6 re f*
.933333 1 .8 rg
n 126.496 57.6 28.8 9.6 re f*
.933333 1 .8 rg
n 155.296 57.6 0 9.6 re f*
.933333 1 .8 rg
n 0 48 0 9.6 re f*
.933333 1 .8 rg
n 19.2 38.4 11.12 9.6 re f*
.933333 1 .8 rg
n 35.12 38.4 11.56 9.6 re f*
.933333 1 .8 rg
n 46.68 38.4 4.8 9.6 re f*
.933333 1 .8 rg
n 51.48 38.4 19.2 9.6 re f*
.933333 1 .8 rg
n 70.68 38.4 4.8 9.6 re f*
.933333 1 .8 rg
n 80.28 38.4 52.8 9.6 re f*
.933333 1 .8 rg
n 133.08 38.4 9.6 9.6 re f*
.933333 1 .8 rg
n 142.68 38.4 0 9.6 re f*
.933333 1 .8 rg
n 0 28.8 38.4 9.6 re f*
.933333 1 .8 rg
n 38.4 28.8 240 9.6 re f*
.933333 1 .8 rg
n 278.4 28.8 0 9.6 re f*
.933333 1 .8 rg
n 38.4 19.2 19.2 9.6 re f*
.933333 1 .8 rg
n 57.6 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 62.4 19.2 28.8 9.6 re f*
.933333 1 .8 rg
n 91.2 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 96 19.2 48 9.6 re f*
.933333 1 .8 rg
n 144 19.2 4.8 9.6 re f*
1 .941176 .941176 rg
n 148.8 19.2 96 9.6 re f*
.933333 1 .8 rg
n 244.8 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 249.6 19.2 0 9.6 re f*
.933333 1 .8 rg
n 38.4 9.6 19.2 9.6 re f*
.933333 1 .8 rg
n 57.6 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 62.4 9.6 14.4 9.6 re f*
.933333 1 .8 rg
n 81.6 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 91.2 9.6 19.2 9.6 re f*
.933333 1 .8 rg
n 110.4 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 115.2 9.6 28.8 9.6 re f*
.933333 1 .8 rg
n 144 9.6 9.6 9.6 re f*
.933333 1 .8 rg
n 153.6 9.6 0 9.6 re f*
.933333 1 .8 rg
n 38.4 0 20.896 9.6 re f*
.933333 1 .8 rg
n 64.096 0 19.2 9.6 re f*
.933333 1 .8 rg
n 83.296 0 4.8 9.6 re f*
.933333 1 .8 rg
n 88.096 0 14.4 9.6 re f*
.933333 1 .8 rg
n 102.496 0 0 9.6 re f*
BT 1 0 0 1 0 222.4 Tm 9.6 TL /F1 8 Tf 0 .501961 0 rg (from) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf .054902 .517647 .709804 rg (chipsec.module_common) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (import) Tj /F3 8 Tf 0 0 0 rg ( ) Tj (BaseModule) Tj (,) Tj ( ) Tj (ModuleResult) Tj .733333 .733333 .733333 rg  T*  T* /F1 8 Tf 0 .501961 0 rg (class) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf .690196 0 .376471 rg (ModuleClass) Tj /F3 8 Tf 0 0 0 rg (\() Tj (BaseModule) Tj (\):) Tj .733333 .733333 .733333 rg  T* (    ) Tj /F6 8 Tf .815686 .25098 .12549 rg ("""Class name aligns with file name, eg ModuleClass.py""") Tj /F3 8 Tf .733333 .733333 .733333 rg  T* 0 0 0 rg (    ) Tj /F1 8 Tf 0 .501961 0 rg (def) Tj /F3 8 Tf 0 0 0 rg ( ) Tj 0 0 1 rg (__init__) Tj 0 0 0 rg (\() Tj 0 .439216 .12549 rg (self) Tj 0 0 0 rg (\):) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj (BaseModule) Tj .188235 .188235 .188235 rg (.) Tj 0 0 1 rg (__init__) Tj 0 0 0 rg (\() Tj 0 .439216 .12549 rg (self) Tj 0 0 0 rg (\)) Tj .733333 .733333 .733333 rg  T*  T* 0 0 0 rg (    ) Tj /F1 8 Tf 0 .501961 0 rg (def) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .376471 .690196 rg (is_supported) Tj /F3 8 Tf 0 0 0 rg (\() Tj 0 .439216 .12549 rg (self) Tj 0 0 0 rg (\):) Tj .733333 .733333 .733333 rg  T* (        ) Tj /F6 8 Tf .815686 .25098 .12549 rg ("""Module prerequisite checks""") Tj /F3 8 Tf .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj /F1 8 Tf 0 .501961 0 rg (if) Tj /F3 8 Tf 0 0 0 rg ( ) Tj (some_module_requirement) Tj (\(\):) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (            ) Tj /F1 8 Tf 0 .501961 0 rg (return) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (True) Tj /F3 8 Tf 0 0 0 rg (  ) Tj /F6 8 Tf .501961 .501961 .501961 rg (# Module is applicable) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (res) Tj ( ) Tj .188235 .188235 .188235 rg (=) Tj 0 0 0 rg ( ) Tj (ModuleResult) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (NOTAPPLICABLE) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj /F1 8 Tf 0 .501961 0 rg (return) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (False) Tj /F3 8 Tf 0 0 0 rg (  ) Tj /F6 8 Tf .501961 .501961 .501961 rg (# Module is not applicable) Tj /F3 8 Tf .733333 .733333 .733333 rg  T*  T* 0 0 0 rg (    ) Tj /F1 8 Tf 0 .501961 0 rg (def) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .376471 .690196 rg (action) Tj /F3 8 Tf 0 0 0 rg (\() Tj 0 .439216 .12549 rg (self) Tj 0 0 0 rg (\):) Tj .733333 .733333 .733333 rg  T* (        ) Tj /F6 8 Tf .815686 .25098 .12549 rg ("""Module test logic and methods as needed""") Tj /F3 8 Tf .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (logger) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (log_passed) Tj (\() Tj .729412 .129412 .129412 rg ('Module was successful!') Tj 0 0 0 rg (\)) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj /F1 8 Tf 0 .501961 0 rg (return) Tj /F3 8 Tf 0 0 0 rg ( ) Tj (ModuleResult) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (PASSED) Tj .733333 .733333 .733333 rg  T*  T* 0 0 0 rg (    ) Tj /F1 8 Tf 0 .501961 0 rg (def) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .376471 .690196 rg (run) Tj /F3 8 Tf 0 0 0 rg (\() Tj 0 .439216 .12549 rg (self) Tj 0 0 0 rg (,) Tj ( ) Tj (module_argv) Tj (\):) Tj .733333 .733333 .733333 rg  T* (        ) Tj /F6 8 Tf .815686 .25098 .12549 rg ("""Primary module execution and result handling""") Tj /F3 8 Tf .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (logger) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (start_test) Tj (\() Tj .729412 .129412 .129412 rg ('Module Description') Tj 0 0 0 rg (\)) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (res) Tj ( ) Tj .188235 .188235 .188235 rg (=) Tj 0 0 0 rg ( ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (action) Tj (\(\)) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj /F1 8 Tf 0 .501961 0 rg (return) Tj /F3 8 Tf 0 0 0 rg ( ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (res) Tj .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 436.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Sample Util Command) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 140.4644 cm
q
q
.982901 0 0 .982901 0 0 cm
q
1 0 0 1 4.4 .406959 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 488.8 294 re B*
Q
q
.933333 1 .8 rg
n 0 278.4 244.8 9.6 re f*
.933333 1 .8 rg
n 244.8 278.4 0 9.6 re f*
.933333 1 .8 rg
n 0 268.8 100.8 9.6 re f*
.933333 1 .8 rg
n 100.8 268.8 4.8 9.6 re f*
.933333 1 .8 rg
n 105.6 268.8 96 9.6 re f*
.933333 1 .8 rg
n 201.6 268.8 4.8 9.6 re f*
.933333 1 .8 rg
n 206.4 268.8 33.6 9.6 re f*
.933333 1 .8 rg
n 240 268.8 0 9.6 re f*
.933333 1 .8 rg
n 0 259.2 0 9.6 re f*
.933333 1 .8 rg
n 0 249.6 16 9.6 re f*
.933333 1 .8 rg
n 20.8 249.6 31.568 9.6 re f*
.933333 1 .8 rg
n 57.168 249.6 22.224 9.6 re f*
.933333 1 .8 rg
n 84.192 249.6 67.2 9.6 re f*
.933333 1 .8 rg
n 151.392 249.6 0 9.6 re f*
.933333 1 .8 rg
n 0 240 16 9.6 re f*
.933333 1 .8 rg
n 20.8 240 15.112 9.6 re f*
.933333 1 .8 rg
n 40.712 240 22.224 9.6 re f*
.933333 1 .8 rg
n 67.736 240 19.2 9.6 re f*
.933333 1 .8 rg
n 86.936 240 0 9.6 re f*
.933333 1 .8 rg
n 0 230.4 0 9.6 re f*
.933333 1 .8 rg
n 0 220.8 16 9.6 re f*
.933333 1 .8 rg
n 20.8 220.8 64.464 9.6 re f*
.933333 1 .8 rg
n 90.064 220.8 22.224 9.6 re f*
.933333 1 .8 rg
n 117.088 220.8 52.8 9.6 re f*
.933333 1 .8 rg
n 169.888 220.8 0 9.6 re f*
.933333 1 .8 rg
n 0 211.2 0 9.6 re f*
.933333 1 .8 rg
n 0 201.6 18.224 9.6 re f*
.933333 1 .8 rg
n 23.024 201.6 56.896 9.6 re f*
.933333 1 .8 rg
n 79.92 201.6 4.8 9.6 re f*
.933333 1 .8 rg
n 84.72 201.6 52.8 9.6 re f*
.933333 1 .8 rg
n 137.52 201.6 9.6 9.6 re f*
.933333 1 .8 rg
n 147.12 201.6 0 9.6 re f*
.933333 1 .8 rg
n 0 192 19.2 9.6 re f*
.933333 1 .8 rg
n 19.2 192 14.4 9.6 re f*
.933333 1 .8 rg
n 0 182.4 38.4 9.6 re f*
.933333 1 .8 rg
n 38.4 182.4 4.8 9.6 re f*
.933333 1 .8 rg
n 43.2 182.4 4.8 9.6 re f*
.933333 1 .8 rg
n 48 182.4 4.8 9.6 re f*
.933333 1 .8 rg
n 52.8 182.4 196.8 9.6 re f*
.933333 1 .8 rg
n 0 172.8 33.6 9.6 re f*
.933333 1 .8 rg
n 33.6 172.8 0 9.6 re f*
.933333 1 .8 rg
n 0 163.2 0 9.6 re f*
.933333 1 .8 rg
n 19.2 153.6 11.12 9.6 re f*
.933333 1 .8 rg
n 35.12 153.6 53.344 9.6 re f*
.933333 1 .8 rg
n 88.464 153.6 4.8 9.6 re f*
.933333 1 .8 rg
n 93.264 153.6 19.2 9.6 re f*
.933333 1 .8 rg
n 112.464 153.6 9.6 9.6 re f*
.933333 1 .8 rg
n 122.064 153.6 0 9.6 re f*
.933333 1 .8 rg
n 38.4 144 28.8 9.6 re f*
.933333 1 .8 rg
n 72 144 4.8 9.6 re f*
.933333 1 .8 rg
n 81.6 144 67.2 9.6 re f*
.933333 1 .8 rg
n 148.8 144 4.8 9.6 re f*
.933333 1 .8 rg
n 153.6 144 19.2 9.6 re f*
.933333 1 .8 rg
n 172.8 144 4.8 9.6 re f*
1 .941176 .941176 rg
n 177.6 144 168 9.6 re f*
.933333 1 .8 rg
n 345.6 144 4.8 9.6 re f*
.933333 1 .8 rg
n 355.2 144 24 9.6 re f*
.933333 1 .8 rg
n 379.2 144 4.8 9.6 re f*
.933333 1 .8 rg
n 384 144 57.6 9.6 re f*
.933333 1 .8 rg
n 441.6 144 4.8 9.6 re f*
.933333 1 .8 rg
n 446.4 144 33.6 9.6 re f*
.933333 1 .8 rg
n 480 144 4.8 9.6 re f*
.933333 1 .8 rg
n 484.8 144 0 9.6 re f*
.933333 1 .8 rg
n 38.4 134.4 48 9.6 re f*
.933333 1 .8 rg
n 91.2 134.4 4.8 9.6 re f*
.933333 1 .8 rg
n 100.8 134.4 28.8 9.6 re f*
.933333 1 .8 rg
n 129.6 134.4 4.8 9.6 re f*
.933333 1 .8 rg
n 134.4 134.4 67.2 9.6 re f*
.933333 1 .8 rg
n 201.6 134.4 9.6 9.6 re f*
.933333 1 .8 rg
n 211.2 134.4 0 9.6 re f*
.933333 1 .8 rg
n 38.4 124.8 81.6 9.6 re f*
.933333 1 .8 rg
n 124.8 124.8 4.8 9.6 re f*
.933333 1 .8 rg
n 134.4 124.8 48 9.6 re f*
.933333 1 .8 rg
n 182.4 124.8 4.8 9.6 re f*
.933333 1 .8 rg
n 187.2 124.8 48 9.6 re f*
.933333 1 .8 rg
n 235.2 124.8 4.8 9.6 re f*
1 .941176 .941176 rg
n 240 124.8 38.4 9.6 re f*
.933333 1 .8 rg
n 278.4 124.8 4.8 9.6 re f*
.933333 1 .8 rg
n 283.2 124.8 0 9.6 re f*
.933333 1 .8 rg
n 38.4 115.2 81.6 9.6 re f*
.933333 1 .8 rg
n 120 115.2 4.8 9.6 re f*
.933333 1 .8 rg
n 124.8 115.2 57.6 9.6 re f*
.933333 1 .8 rg
n 182.4 115.2 4.8 9.6 re f*
.933333 1 .8 rg
n 187.2 115.2 19.2 9.6 re f*
.933333 1 .8 rg
n 206.4 115.2 4.8 9.6 re f*
.933333 1 .8 rg
n 211.2 115.2 19.2 9.6 re f*
.933333 1 .8 rg
n 230.4 115.2 4.8 9.6 re f*
.933333 1 .8 rg
n 235.2 115.2 28.8 9.6 re f*
.933333 1 .8 rg
n 264 115.2 4.8 9.6 re f*
.933333 1 .8 rg
n 268.8 115.2 0 9.6 re f*
.933333 1 .8 rg
n 38.4 105.6 28.8 9.6 re f*
.933333 1 .8 rg
n 67.2 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 72 105.6 48 9.6 re f*
.933333 1 .8 rg
n 120 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 124.8 105.6 19.2 9.6 re f*
.933333 1 .8 rg
n 144 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 148.8 105.6 19.2 9.6 re f*
.933333 1 .8 rg
n 168 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 172.8 105.6 4.448 9.6 re f*
.933333 1 .8 rg
n 177.248 105.6 14.4 9.6 re f*
.933333 1 .8 rg
n 196.448 105.6 43.2 9.6 re f*
.933333 1 .8 rg
n 239.648 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 244.448 105.6 19.2 9.6 re f*
.933333 1 .8 rg
n 263.648 105.6 4.8 9.6 re f*
.933333 1 .8 rg
n 268.448 105.6 0 9.6 re f*
.933333 1 .8 rg
n 38.4 96 20.896 9.6 re f*
.933333 1 .8 rg
n 64.096 96 16.448 9.6 re f*
.933333 1 .8 rg
n 80.544 96 0 9.6 re f*
.933333 1 .8 rg
n 0 86.4 0 9.6 re f*
.933333 1 .8 rg
n 19.2 76.8 11.12 9.6 re f*
.933333 1 .8 rg
n 35.12 76.8 21.344 9.6 re f*
.933333 1 .8 rg
n 56.464 76.8 4.8 9.6 re f*
.933333 1 .8 rg
n 61.264 76.8 19.2 9.6 re f*
.933333 1 .8 rg
n 80.464 76.8 9.6 9.6 re f*
.933333 1 .8 rg
n 90.064 76.8 0 9.6 re f*
.933333 1 .8 rg
n 38.4 67.2 20.896 9.6 re f*
.933333 1 .8 rg
n 59.296 67.2 0 9.6 re f*
.933333 1 .8 rg
n 0 57.6 0 9.6 re f*
.933333 1 .8 rg
n 19.2 48 11.12 9.6 re f*
.933333 1 .8 rg
n 35.12 48 11.56 9.6 re f*
.933333 1 .8 rg
n 46.68 48 4.8 9.6 re f*
.933333 1 .8 rg
n 51.48 48 19.2 9.6 re f*
.933333 1 .8 rg
n 70.68 48 9.6 9.6 re f*
.933333 1 .8 rg
n 80.28 48 0 9.6 re f*
.933333 1 .8 rg
n 38.4 38.4 4.8 9.6 re f*
.933333 1 .8 rg
n 48 38.4 4.8 9.6 re f*
.933333 1 .8 rg
n 57.6 38.4 19.2 9.6 re f*
.933333 1 .8 rg
n 76.8 38.4 9.6 9.6 re f*
.933333 1 .8 rg
n 86.4 38.4 0 9.6 re f*
.933333 1 .8 rg
n 38.4 28.8 19.2 9.6 re f*
.933333 1 .8 rg
n 57.6 28.8 4.8 9.6 re f*
.933333 1 .8 rg
n 62.4 28.8 19.2 9.6 re f*
.933333 1 .8 rg
n 81.6 28.8 9.6 9.6 re f*
.933333 1 .8 rg
n 91.2 28.8 0 9.6 re f*
.933333 1 .8 rg
n 38.4 19.2 19.2 9.6 re f*
.933333 1 .8 rg
n 57.6 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 62.4 19.2 28.8 9.6 re f*
.933333 1 .8 rg
n 91.2 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 96 19.2 14.4 9.6 re f*
.933333 1 .8 rg
n 110.4 19.2 4.8 9.6 re f*
1 .941176 .941176 rg
n 115.2 19.2 225.6 9.6 re f*
.878431 .878431 .878431 rg
n 340.8 19.2 28.8 9.6 re f*
1 .941176 .941176 rg
n 369.6 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 374.4 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 379.2 19.2 28.8 9.6 re f*
.933333 1 .8 rg
n 408 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 412.8 19.2 19.2 9.6 re f*
.933333 1 .8 rg
n 432 19.2 9.6 9.6 re f*
.933333 1 .8 rg
n 446.4 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 456 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 460.8 19.2 9.6 9.6 re f*
.933333 1 .8 rg
n 470.4 19.2 0 9.6 re f*
.933333 1 .8 rg
n 0 9.6 0 9.6 re f*
.933333 1 .8 rg
n 0 0 38.4 9.6 re f*
.933333 1 .8 rg
n 43.2 0 4.8 9.6 re f*
.933333 1 .8 rg
n 52.8 0 4.8 9.6 re f*
1 .941176 .941176 rg
n 57.6 0 105.6 9.6 re f*
.933333 1 .8 rg
n 163.2 0 4.8 9.6 re f*
.933333 1 .8 rg
n 172.8 0 57.6 9.6 re f*
.933333 1 .8 rg
n 230.4 0 4.8 9.6 re f*
.933333 1 .8 rg
n 235.2 0 0 9.6 re f*
BT 1 0 0 1 0 280 Tm 9.6 TL /F6 8 Tf .501961 .501961 .501961 rg (# chipsec_util.py commands live in chipsec/utilcmd/) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F6 8 Tf .501961 .501961 .501961 rg (# Example file name: ) Tj (<) Tj (command_display_name) Tj (>) Tj (_cmd.py) Tj /F3 8 Tf .733333 .733333 .733333 rg  T*  T* /F1 8 Tf 0 .501961 0 rg (from) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf .054902 .517647 .709804 rg (argparse) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (import) Tj /F3 8 Tf 0 0 0 rg ( ) Tj (ArgumentParser) Tj .733333 .733333 .733333 rg  T* /F1 8 Tf 0 .501961 0 rg (from) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf .054902 .517647 .709804 rg (time) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (import) Tj /F3 8 Tf 0 0 0 rg ( ) Tj (time) Tj .733333 .733333 .733333 rg  T*  T* /F1 8 Tf 0 .501961 0 rg (from) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf .054902 .517647 .709804 rg (chipsec.command) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (import) Tj /F3 8 Tf 0 0 0 rg ( ) Tj (BaseCommand) Tj .733333 .733333 .733333 rg  T*  T* /F1 8 Tf 0 .501961 0 rg (class) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf .690196 0 .376471 rg (CommandClass) Tj /F3 8 Tf 0 0 0 rg (\() Tj (BaseCommand) Tj (\):) Tj .733333 .733333 .733333 rg  T* (    ) Tj /F6 8 Tf .815686 .25098 .12549 rg (""") Tj T* (        ) Tj (>) Tj (>) Tj (>) Tj ( chipsec_util command_display_name action) Tj T* (    """) Tj /F3 8 Tf .733333 .733333 .733333 rg  T*  T* 0 0 0 rg (    ) Tj /F1 8 Tf 0 .501961 0 rg (def) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .376471 .690196 rg (requires_driver) Tj /F3 8 Tf 0 0 0 rg (\() Tj 0 .439216 .12549 rg (self) Tj 0 0 0 rg (\):) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj (parser) Tj ( ) Tj .188235 .188235 .188235 rg (=) Tj 0 0 0 rg ( ) Tj (ArgumentParser) Tj (\() Tj (prog) Tj .188235 .188235 .188235 rg (=) Tj .729412 .129412 .129412 rg ('chipsec_util command_display_name') Tj 0 0 0 rg (,) Tj ( ) Tj (usage) Tj .188235 .188235 .188235 rg (=) Tj 0 0 0 rg (CommandClass) Tj .188235 .188235 .188235 rg (.) Tj .098039 .090196 .486275 rg (__doc__) Tj 0 0 0 rg (\)) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj (subparsers) Tj ( ) Tj .188235 .188235 .188235 rg (=) Tj 0 0 0 rg ( ) Tj (parser) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (add_subparsers) Tj (\(\)) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj (parser_entrypoint) Tj ( ) Tj .188235 .188235 .188235 rg (=) Tj 0 0 0 rg ( ) Tj (subparsers) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (add_parser) Tj (\() Tj .729412 .129412 .129412 rg ('action') Tj 0 0 0 rg (\)) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj (parser_entrypoint) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (set_defaults) Tj (\() Tj (func) Tj .188235 .188235 .188235 rg (=) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (action) Tj (\)) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj (parser) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (parse_args) Tj (\() Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (argv) Tj ([) Tj /F1 8 Tf 0 0 .815686 rg (2) Tj /F3 8 Tf 0 0 0 rg (:],) Tj ( ) Tj (namespace) Tj .188235 .188235 .188235 rg (=) Tj 0 .439216 .12549 rg (self) Tj 0 0 0 rg (\)) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj /F1 8 Tf 0 .501961 0 rg (return) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (True) Tj /F3 8 Tf .733333 .733333 .733333 rg  T*  T* 0 0 0 rg (    ) Tj /F1 8 Tf 0 .501961 0 rg (def) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .376471 .690196 rg (action) Tj /F3 8 Tf 0 0 0 rg (\() Tj 0 .439216 .12549 rg (self) Tj 0 0 0 rg (\):) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj /F1 8 Tf 0 .501961 0 rg (return) Tj /F3 8 Tf .733333 .733333 .733333 rg  T*  T* 0 0 0 rg (    ) Tj /F1 8 Tf 0 .501961 0 rg (def) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .376471 .690196 rg (run) Tj /F3 8 Tf 0 0 0 rg (\() Tj 0 .439216 .12549 rg (self) Tj 0 0 0 rg (\):) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj (t) Tj ( ) Tj .188235 .188235 .188235 rg (=) Tj 0 0 0 rg ( ) Tj (time) Tj (\(\)) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (func) Tj (\(\)) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (        ) Tj 0 .439216 .12549 rg (self) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (logger) Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (log) Tj (\() Tj .729412 .129412 .129412 rg ('[CHIPSEC] \(command_display_name\) time elapsed ) Tj /F5 8 Tf .733333 .4 .533333 rg ({:.3f}) Tj /F3 8 Tf .729412 .129412 .129412 rg (') Tj .188235 .188235 .188235 rg (.) Tj 0 0 0 rg (format) Tj (\() Tj (time) Tj (\(\)) Tj ( ) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg ( ) Tj (t) Tj (\)\)) Tj .733333 .733333 .733333 rg  T*  T* 0 0 0 rg (commands) Tj ( ) Tj .188235 .188235 .188235 rg (=) Tj 0 0 0 rg ( ) Tj ({) Tj .729412 .129412 .129412 rg ('command_display_name') Tj 0 0 0 rg (:) Tj ( ) Tj (CommandClass) Tj (}) Tj .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (51 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1175 0 obj
<<
/Length 8345
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 736.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (CHIPSEC Modules) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 682.2236 cm
q
BT 1 0 0 1 0 38 Tm 12 TL /F1 10 Tf 0 0 0 rg (A CHIPSEC module is just a python class that inherits from BaseModule and implements ) Tj /F3 10 Tf (is_supported) Tj /F1 10 Tf  T* (and ) Tj /F3 10 Tf (run) Tj /F1 10 Tf (. Modules are stored under the chipsec installation directory in a subdirectory \223modules\224. The) Tj T* (\223modules\224 directory contains one subdirectory for each chipset that chipsec supports. There is also a) Tj T* (directory for common modules that should apply to every platform.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 676.2236 cm
Q
q
1 0 0 1 57.02362 574.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 96 cm
Q
q
1 0 0 1 20 0 cm
1 1 1 rg
n 0 96 461.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 66 461.2283 -18 re f*
1 1 1 rg
n 0 48 461.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 18 461.2283 -18 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 81 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/modules/) Tj T* ET
Q
Q
q
1 0 0 1 157.5925 69 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (modules including tests or tools \(that\222s where most of the chipsec) Tj T* (functionality is\)) Tj T* ET
Q
Q
q
1 0 0 1 6 51 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/modules/common/) Tj T* ET
Q
Q
q
1 0 0 1 157.5925 51 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (modules common to all platforms) Tj T* ET
Q
Q
q
1 0 0 1 6 21 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec/modules/) Tj (<) Tj (platfo) Tj T* (rm) Tj (>) Tj (/) Tj T* ET
Q
Q
q
1 0 0 1 157.5925 33 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (modules specific to <) Tj (platform) Tj (>) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL (chipsec/modules/tools/) Tj T* ET
Q
Q
q
1 0 0 1 157.5925 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (security tools based on CHIPSEC framework \(fuzzers, etc.\)) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 66 m 461.2283 66 l S
n 0 48 m 461.2283 48 l S
n 0 18 m 461.2283 18 l S
n 151.5925 0 m 151.5925 96 l S
n 0 96 m 461.2283 96 l S
n 0 0 m 461.2283 0 l S
n 0 0 m 0 96 l S
n 461.2283 0 m 461.2283 96 l S
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 574.2236 cm
Q
q
1 0 0 1 57.02362 532.2236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (Internally the chipsec application uses the concept of a module name, which is a string of the form:) Tj T* /F3 10 Tf (common.bios_wp) Tj /F1 10 Tf (. This means module ) Tj /F3 10 Tf (common.bios_wp) Tj /F1 10 Tf ( is a python script called ) Tj /F3 10 Tf (bios_wp.py) Tj /F1 10 Tf ( that is) Tj T* (stored at ) Tj /F3 10 Tf (<) Tj (ROOT_DIR) Tj (>) Tj (\\chipsec\\modules\\common\\) Tj /F1 10 Tf (.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 502.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Modules can be mapped to one or more security vulnerabilities being checked. More information also found) Tj T* (in the documentation for any individual module.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 484.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Known vulnerabilities can be mapped to CHIPSEC modules as follows:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 478.2236 cm
Q
q
1 0 0 1 57.02362 423.8236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F2 12 Tf 14.4 TL 90.91417 0 Td (Attack Surface/Vector: Firmware protections in ROM) Tj T* -90.91417 0 Td ET
Q
Q
q
1 0 0 1 57.02362 185.8236 cm
1 1 1 rg
n 0 232 481.2283 -16 re f*
.878431 .878431 .878431 rg
n 0 216 481.2283 -30 re f*
1 1 1 rg
n 0 186 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 156 481.2283 -30 re f*
1 1 1 rg
n 0 126 481.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 108 481.2283 -30 re f*
1 1 1 rg
n 0 78 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 48 481.2283 -30 re f*
1 1 1 rg
n 0 18 481.2283 -18 re f*
1 1 1 rg
n 0 232 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 219 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 15.29972 0 Td (Vulnerability Description) Tj T* -15.29972 0 Td ET
Q
Q
q
1 0 0 1 166.4094 219 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 33.08972 0 Td (CHIPSEC Module) Tj T* -33.08972 0 Td ET
Q
Q
q
1 0 0 1 326.8189 219 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 53.63972 0 Td (Example) Tj T* -53.63972 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 189 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (SMI event configuration is not) Tj T* (locked) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 201 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.bios_smi) Tj T* ET
Q
Q
q
1 0 0 1 6 159 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (SPI flash descriptor is not) Tj T* (protected) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 171 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.spi_desc) Tj T* ET
Q
Q
q
1 0 0 1 6 129 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (SPI controller security override is) Tj T* (enabled) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 141 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.spi_fdopss) Tj T* ET
Q
Q
q
1 0 0 1 6 111 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SPI flash controller is not locked) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 111 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.spi_lock) Tj T* ET
Q
Q
q
1 0 0 1 6 81 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Device-specific SPI flash) Tj T* (protection is not used) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 81 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (chipsec_util spi write \(manual) Tj T* (analysis\)) Tj T* ET
Q
Q
q
1 0 0 1 6 51 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (SMM BIOS write protection is not) Tj T* (correctly used) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 63 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.bios_wp) Tj T* ET
Q
Q
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Flash protected ranges do not) Tj T* (protect bios region) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.bios_wp) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (BIOS interface is not locked) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.bios_ts) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 216 m 481.2283 216 l S
n 0 186 m 481.2283 186 l S
n 0 156 m 481.2283 156 l S
n 0 126 m 481.2283 126 l S
n 0 108 m 481.2283 108 l S
n 0 78 m 481.2283 78 l S
n 0 48 m 481.2283 48 l S
n 0 18 m 481.2283 18 l S
n 160.4094 0 m 160.4094 232 l S
n 320.8189 0 m 320.8189 232 l S
n 0 232 m 481.2283 232 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 232 l S
n 481.2283 0 m 481.2283 232 l S
Q
Q
q
1 0 0 1 57.02362 185.8236 cm
Q
q
1 0 0 1 57.02362 179.8236 cm
Q
q
1 0 0 1 57.02362 125.4236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F2 12 Tf 14.4 TL 87.93217 0 Td (Attack Surface/Vector: Runtime protection of SMRAM) Tj T* -87.93217 0 Td ET
Q
Q
q
1 0 0 1 57.02362 103.4236 cm
1 1 1 rg
n 0 16 481.2283 -16 re f*
1 1 1 rg
n 0 16 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 3 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 15.29972 0 Td (Vulnerability Description) Tj T* -15.29972 0 Td ET
Q
Q
q
1 0 0 1 166.4094 3 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 33.08972 0 Td (CHIPSEC Module) Tj T* -33.08972 0 Td ET
Q
Q
q
1 0 0 1 326.8189 3 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 53.63972 0 Td (Example) Tj T* -53.63972 0 Td ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 0 m 481.2283 0 l S
n 160.4094 0 m 160.4094 16 l S
n 320.8189 0 m 320.8189 16 l S
n 0 16 m 481.2283 16 l S
n 0 0 m 0 16 l S
n 481.2283 0 m 481.2283 16 l S
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (52 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1176 0 obj
<<
/Length 8038
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 597.0236 cm
1 1 1 rg
n 0 156 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 126 481.2283 -18 re f*
1 1 1 rg
n 0 108 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 78 481.2283 -30 re f*
1 1 1 rg
n 0 48 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 18 481.2283 -18 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 129 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Compatibility SMRAM is not) Tj T* (locked) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 141 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.smm) Tj T* ET
Q
Q
q
1 0 0 1 6 111 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SMM cache attack) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 111 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.smrr) Tj T* ET
Q
Q
q
1 0 0 1 6 81 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Memory remapping vulnerability) Tj T* (in SMM protection) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 93 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (remap) Tj T* ET
Q
Q
q
1 0 0 1 6 51 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (DMA protections of SMRAM are) Tj T* (not in use) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 63 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (smm_dma) Tj T* ET
Q
Q
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Graphics aperture redirection of) Tj T* (SMRAM) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (chipsec_util memconfig remap) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Memory sinkhole vulnerability) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (tools.cpu.sinkhole) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 156 m 481.2283 156 l S
n 0 126 m 481.2283 126 l S
n 0 108 m 481.2283 108 l S
n 0 78 m 481.2283 78 l S
n 0 48 m 481.2283 48 l S
n 0 18 m 481.2283 18 l S
n 160.4094 0 m 160.4094 156 l S
n 320.8189 0 m 320.8189 156 l S
n 0 0 m 0 156 l S
n 481.2283 0 m 481.2283 156 l S
n 0 0 m 481.2283 0 l S
Q
Q
q
1 0 0 1 57.02362 597.0236 cm
Q
q
1 0 0 1 57.02362 591.0236 cm
Q
q
1 0 0 1 57.02362 536.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 7.526173 0 Td 14.4 TL /F2 12 Tf 1 1 1 rg (Attack Surface/Vector: Secure boot -) Tj /F1 12 Tf ( Incorrect protection of secure boot configuration) Tj T* -7.526173 0 Td ET
Q
Q
q
1 0 0 1 57.02362 322.6236 cm
1 1 1 rg
n 0 208 481.2283 -16 re f*
.878431 .878431 .878431 rg
n 0 192 481.2283 -30 re f*
1 1 1 rg
n 0 162 481.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 144 481.2283 -66 re f*
1 1 1 rg
n 0 78 481.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 60 481.2283 -30 re f*
1 1 1 rg
n 0 30 481.2283 -30 re f*
1 1 1 rg
n 0 208 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 195 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 15.29972 0 Td (Vulnerability Description) Tj T* -15.29972 0 Td ET
Q
Q
q
1 0 0 1 166.4094 195 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 33.08972 0 Td (CHIPSEC Module) Tj T* -33.08972 0 Td ET
Q
Q
q
1 0 0 1 326.8189 195 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 53.63972 0 Td (Example) Tj T* -53.63972 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 177 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Root certificate) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 165 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.bios_wp,) Tj T* (common.secureboot.variables) Tj T* ET
Q
Q
q
1 0 0 1 6 147 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Key exchange keys) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 147 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.secureboot.variables) Tj T* ET
Q
Q
q
1 0 0 1 6 81 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (Controls in setup variable \(CSM) Tj T* (enable/disable, image verification) Tj T* (policies, secure boot) Tj T* (enable/disable, clear/restore) Tj T* (keys\)) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 129 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (chipsec_util uefi var-find Setup) Tj T* ET
Q
Q
q
1 0 0 1 6 63 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TE header confusion) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 63 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (tools.secureboot.te) Tj T* ET
Q
Q
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (UEFI NVRAM is not write) Tj T* (protected) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.bios_wp) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Insecure handling of secure boot) Tj T* (disable) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (chipsec_util uefi var-list) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 192 m 481.2283 192 l S
n 0 162 m 481.2283 162 l S
n 0 144 m 481.2283 144 l S
n 0 78 m 481.2283 78 l S
n 0 60 m 481.2283 60 l S
n 0 30 m 481.2283 30 l S
n 160.4094 0 m 160.4094 208 l S
n 320.8189 0 m 320.8189 208 l S
n 0 208 m 481.2283 208 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 208 l S
n 481.2283 0 m 481.2283 208 l S
Q
Q
q
1 0 0 1 57.02362 322.6236 cm
Q
q
1 0 0 1 57.02362 316.6236 cm
Q
q
1 0 0 1 57.02362 262.2236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 78.90817 0 Td 14.4 TL /F2 12 Tf 1 1 1 rg (Attack Surface/Vector: Persistent firmware configuration) Tj T* -78.90817 0 Td ET
Q
Q
q
1 0 0 1 57.02362 108.2236 cm
1 1 1 rg
n 0 148 481.2283 -16 re f*
.878431 .878431 .878431 rg
n 0 132 481.2283 -30 re f*
1 1 1 rg
n 0 102 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 72 481.2283 -30 re f*
1 1 1 rg
n 0 42 481.2283 -42 re f*
1 1 1 rg
n 0 148 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 135 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 15.29972 0 Td (Vulnerability Description) Tj T* -15.29972 0 Td ET
Q
Q
q
1 0 0 1 166.4094 135 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 33.08972 0 Td (CHIPSEC Module) Tj T* -33.08972 0 Td ET
Q
Q
q
1 0 0 1 326.8189 135 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 53.63972 0 Td (Example) Tj T* -53.63972 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 105 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Secure boot configuration is) Tj T* (stored in unprotected variable) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 105 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.secureboot.variables,) Tj T* (chipsec_util uefi var-list) Tj T* ET
Q
Q
q
1 0 0 1 6 75 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Variable permissions are not set) Tj T* (according to specification) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 87 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.uefi.access_uefispec) Tj T* ET
Q
Q
q
1 0 0 1 6 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Sensitive data \(like passwords\)) Tj T* (are stored in uefi variables) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (chipsec_util uefi var-list \(manual) Tj T* (analysis\)) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Firmware doesn\222t sanitize) Tj T* (pointers/addresses stored in) Tj T* (variables) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (chipsec_util uefi var-list \(manual) Tj T* (analysis\)) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 0 m 481.2283 0 l S
n 0 132 m 481.2283 132 l S
n 0 102 m 481.2283 102 l S
n 0 72 m 481.2283 72 l S
n 0 42 m 481.2283 42 l S
n 160.4094 0 m 160.4094 148 l S
n 320.8189 0 m 320.8189 148 l S
n 0 148 m 481.2283 148 l S
n 0 0 m 0 148 l S
n 481.2283 0 m 481.2283 148 l S
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (53 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1177 0 obj
<<
/Length 8051
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 591.0236 cm
1 1 1 rg
n 0 162 481.2283 -42 re f*
.878431 .878431 .878431 rg
n 0 120 481.2283 -30 re f*
1 1 1 rg
n 0 90 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 60 481.2283 -30 re f*
1 1 1 rg
n 0 30 481.2283 -30 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 135 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Firmware hangs on invalid) Tj T* (variable content) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 123 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (chipsec_util uefi var-write,) Tj T* (chipsec_util uefi var-delete) Tj T* (\(manual analysis\)) Tj T* ET
Q
Q
q
1 0 0 1 6 93 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Hardware configuration stored in) Tj T* (unprotected variables) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 93 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (chipsec_util uefi var-list \(manual) Tj T* (analysis\)) Tj T* ET
Q
Q
q
1 0 0 1 6 63 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Re-creating variables with less) Tj T* (restrictive permissions) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 63 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (chipsec_util uefi var-write) Tj T* (\(manual analysis\)) Tj T* ET
Q
Q
q
1 0 0 1 6 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Variable NVRAM overflow) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (chipsec_util uefi var-write) Tj T* (\(manual analysis\)) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Critical configuration is stored in) Tj T* (unprotected CMOS) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (chipsec_util cmos,) Tj T* (common.rtclock) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 162 m 481.2283 162 l S
n 0 120 m 481.2283 120 l S
n 0 90 m 481.2283 90 l S
n 0 60 m 481.2283 60 l S
n 0 30 m 481.2283 30 l S
n 160.4094 0 m 160.4094 162 l S
n 320.8189 0 m 320.8189 162 l S
n 0 0 m 0 162 l S
n 481.2283 0 m 481.2283 162 l S
n 0 0 m 481.2283 0 l S
Q
Q
q
1 0 0 1 57.02362 591.0236 cm
Q
q
1 0 0 1 57.02362 585.0236 cm
Q
q
1 0 0 1 57.02362 530.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 81.91417 0 Td 14.4 TL /F2 12 Tf 1 1 1 rg (Attack Surface/Vector: Platform hardware configuration) Tj T* -81.91417 0 Td ET
Q
Q
q
1 0 0 1 57.02362 406.6236 cm
1 1 1 rg
n 0 118 481.2283 -16 re f*
.878431 .878431 .878431 rg
n 0 102 481.2283 -30 re f*
1 1 1 rg
n 0 72 481.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 54 481.2283 -18 re f*
1 1 1 rg
n 0 36 481.2283 -18 re f*
.878431 .878431 .878431 rg
n 0 18 481.2283 -18 re f*
1 1 1 rg
n 0 118 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 105 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 15.29972 0 Td (Vulnerability Description) Tj T* -15.29972 0 Td ET
Q
Q
q
1 0 0 1 166.4094 105 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 33.08972 0 Td (CHIPSEC Module) Tj T* -33.08972 0 Td ET
Q
Q
q
1 0 0 1 326.8189 105 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 53.63972 0 Td (Example) Tj T* -53.63972 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 75 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Boot block top-swap mode is not) Tj T* (locked) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 87 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.bios_ts) Tj T* ET
Q
Q
q
1 0 0 1 6 57 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Architectural features not locked) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 57 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.ia32cfg) Tj T* ET
Q
Q
q
1 0 0 1 6 39 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Memory map is not locked) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 39 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (memconfig) Tj T* ET
Q
Q
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IOMMU usage) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (chipsec_util iommu) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Memory remapping is not locked) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (remap) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 102 m 481.2283 102 l S
n 0 72 m 481.2283 72 l S
n 0 54 m 481.2283 54 l S
n 0 36 m 481.2283 36 l S
n 0 18 m 481.2283 18 l S
n 160.4094 0 m 160.4094 118 l S
n 320.8189 0 m 320.8189 118 l S
n 0 118 m 481.2283 118 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 118 l S
n 481.2283 0 m 481.2283 118 l S
Q
Q
q
1 0 0 1 57.02362 406.6236 cm
Q
q
1 0 0 1 57.02362 400.6236 cm
Q
q
1 0 0 1 57.02362 346.2236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 70.57417 0 Td 14.4 TL /F2 12 Tf 1 1 1 rg (Attack Surface/Vector: Runtime firmware \(eg. SMI handlers\)) Tj T* -70.57417 0 Td ET
Q
Q
q
1 0 0 1 57.02362 96.22362 cm
1 1 1 rg
n 0 244 481.2283 -16 re f*
.878431 .878431 .878431 rg
n 0 228 481.2283 -42 re f*
1 1 1 rg
n 0 186 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 156 481.2283 -18 re f*
1 1 1 rg
n 0 138 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 108 481.2283 -30 re f*
1 1 1 rg
n 0 78 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 48 481.2283 -30 re f*
1 1 1 rg
n 0 18 481.2283 -18 re f*
1 1 1 rg
n 0 244 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 231 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 15.29972 0 Td (Vulnerability Description) Tj T* -15.29972 0 Td ET
Q
Q
q
1 0 0 1 166.4094 231 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 33.08972 0 Td (CHIPSEC Module) Tj T* -33.08972 0 Td ET
Q
Q
q
1 0 0 1 326.8189 231 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 53.63972 0 Td (Example) Tj T* -53.63972 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 189 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (SMI handlers use) Tj T* (pointers/addresses from OS) Tj T* (without validation) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 213 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (tools.smm.smm_ptr) Tj T* ET
Q
Q
q
1 0 0 1 6 159 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Legacy SMI handlers call legacy) Tj T* (BIOS outside SMRAM) Tj T* ET
Q
Q
q
1 0 0 1 6 141 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (INT15 in legacy SMI handlers) Tj T* ET
Q
Q
q
1 0 0 1 6 111 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (UEFI SMI handlers call UEFI) Tj T* (services outside SMRAM) Tj T* ET
Q
Q
q
1 0 0 1 6 81 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Malicious CommBuffer pointer) Tj T* (and contents) Tj T* ET
Q
Q
q
1 0 0 1 6 51 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Race condition during SMI) Tj T* (handler) Tj T* ET
Q
Q
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Authenticated variables SMI) Tj T* (handler is not implemented) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (chipsec_util uefi var-write) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SmmRuntime vulnerability) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (tools.uefi.scan_blocked) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 228 m 481.2283 228 l S
n 0 186 m 481.2283 186 l S
n 0 156 m 481.2283 156 l S
n 0 138 m 481.2283 138 l S
n 0 108 m 481.2283 108 l S
n 0 78 m 481.2283 78 l S
n 0 48 m 481.2283 48 l S
n 0 18 m 481.2283 18 l S
n 160.4094 0 m 160.4094 244 l S
n 320.8189 0 m 320.8189 244 l S
n 0 244 m 481.2283 244 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 244 l S
n 481.2283 0 m 481.2283 244 l S
Q
Q
q
1 0 0 1 57.02362 96.22362 cm
Q
q
1 0 0 1 57.02362 90.22362 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (54 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1178 0 obj
<<
/Length 7933
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 738.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 120.2542 0 Td 14.4 TL /F2 12 Tf 1 1 1 rg (Attack Surface/Vector: Boot time firmware) Tj T* -120.2542 0 Td ET
Q
Q
q
1 0 0 1 57.02362 542.6236 cm
1 1 1 rg
n 0 190 481.2283 -16 re f*
.878431 .878431 .878431 rg
n 0 174 481.2283 -42 re f*
1 1 1 rg
n 0 132 481.2283 -42 re f*
.878431 .878431 .878431 rg
n 0 90 481.2283 -30 re f*
1 1 1 rg
n 0 60 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 30 481.2283 -30 re f*
1 1 1 rg
n 0 190 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 177 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 15.29972 0 Td (Vulnerability Description) Tj T* -15.29972 0 Td ET
Q
Q
q
1 0 0 1 166.4094 177 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 33.08972 0 Td (CHIPSEC Module) Tj T* -33.08972 0 Td ET
Q
Q
q
1 0 0 1 326.8189 177 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 53.63972 0 Td (Example) Tj T* -53.63972 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 135 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Software vulnerabilities when) Tj T* (parsing, decompressing, and) Tj T* (loading data from ROM) Tj T* ET
Q
Q
q
1 0 0 1 6 93 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Software vulnerabilities in) Tj T* (implementation of digital) Tj T* (signature verification) Tj T* ET
Q
Q
q
1 0 0 1 6 63 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Pointers stored in UEFI variables) Tj T* (and used during boot) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 75 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (chipsec_util uefi var-write) Tj T* ET
Q
Q
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Loading unsigned PCI option) Tj T* (ROMs) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (chipsec_util pci xrom) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Boot hangs due to error condition) Tj T* (\(eg. ASSERT\)) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 174 m 481.2283 174 l S
n 0 132 m 481.2283 132 l S
n 0 90 m 481.2283 90 l S
n 0 60 m 481.2283 60 l S
n 0 30 m 481.2283 30 l S
n 160.4094 0 m 160.4094 190 l S
n 320.8189 0 m 320.8189 190 l S
n 0 190 m 481.2283 190 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 190 l S
n 481.2283 0 m 481.2283 190 l S
Q
Q
q
1 0 0 1 57.02362 542.6236 cm
Q
q
1 0 0 1 57.02362 536.6236 cm
Q
q
1 0 0 1 57.02362 482.2236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 39.22417 0 Td 14.4 TL /F2 12 Tf 1 1 1 rg (Attack Surface/Vector: Power state transitions \(eg. resume from sleep\)) Tj T* -39.22417 0 Td ET
Q
Q
q
1 0 0 1 57.02362 226.2236 cm
1 1 1 rg
n 0 250 481.2283 -16 re f*
.878431 .878431 .878431 rg
n 0 234 481.2283 -30 re f*
1 1 1 rg
n 0 204 481.2283 -42 re f*
.878431 .878431 .878431 rg
n 0 162 481.2283 -30 re f*
1 1 1 rg
n 0 132 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 102 481.2283 -30 re f*
1 1 1 rg
n 0 72 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 42 481.2283 -42 re f*
1 1 1 rg
n 0 250 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 237 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 15.29972 0 Td (Vulnerability Description) Tj T* -15.29972 0 Td ET
Q
Q
q
1 0 0 1 166.4094 237 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 33.08972 0 Td (CHIPSEC Module) Tj T* -33.08972 0 Td ET
Q
Q
q
1 0 0 1 326.8189 237 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 53.63972 0 Td (Example) Tj T* -53.63972 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 207 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Insufficient protection of S3 boot) Tj T* (script table) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 207 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.uefi.s3bootscript,) Tj T* (tools.uefi.s3script_modify) Tj T* ET
Q
Q
q
1 0 0 1 6 165 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Dispatch opcodes in S3 boot) Tj T* (script call functions in) Tj T* (unprotected memory) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 177 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.uefi.s3bootscript,) Tj T* (tools.uefi.s3script_modify) Tj T* ET
Q
Q
q
1 0 0 1 6 135 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (S3 boot script interpreter stored) Tj T* (in unprotected memory) Tj T* ET
Q
Q
q
1 0 0 1 6 105 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Pointer to S3 boot script table in) Tj T* (unprotected UEFI variable) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 105 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (common.uefi.s3bootscript,) Tj T* (tools.uefi.s3script_modify) Tj T* ET
Q
Q
q
1 0 0 1 6 75 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Critical setting not recorded in S3) Tj T* (boot script table) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 75 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (chipsec_util uefi s3bootscript) Tj T* (\(manual analysis\)) Tj T* ET
Q
Q
q
1 0 0 1 6 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (OS waking vector in ACPI tables) Tj T* (can be modified) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (chipsec_util acpi dump \(manual) Tj T* (analysis\)) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Using pointers on S3 resume) Tj T* (stored in unprotected UEFI) Tj T* (variables) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 27 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (chipsec_util uefi var-write) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 234 m 481.2283 234 l S
n 0 204 m 481.2283 204 l S
n 0 162 m 481.2283 162 l S
n 0 132 m 481.2283 132 l S
n 0 102 m 481.2283 102 l S
n 0 72 m 481.2283 72 l S
n 0 42 m 481.2283 42 l S
n 160.4094 0 m 160.4094 250 l S
n 320.8189 0 m 320.8189 250 l S
n 0 250 m 481.2283 250 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 250 l S
n 481.2283 0 m 481.2283 250 l S
Q
Q
q
1 0 0 1 57.02362 226.2236 cm
Q
q
1 0 0 1 57.02362 220.2236 cm
Q
q
1 0 0 1 57.02362 165.8236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 126.5842 0 Td 14.4 TL /F2 12 Tf 1 1 1 rg (Attack Surface/Vector: Firmware update) Tj T* -126.5842 0 Td ET
Q
Q
q
1 0 0 1 57.02362 83.82362 cm
1 1 1 rg
n 0 76 481.2283 -16 re f*
.878431 .878431 .878431 rg
n 0 60 481.2283 -30 re f*
1 1 1 rg
n 0 30 481.2283 -30 re f*
1 1 1 rg
n 0 76 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 63 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 15.29972 0 Td (Vulnerability Description) Tj T* -15.29972 0 Td ET
Q
Q
q
1 0 0 1 166.4094 63 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 33.08972 0 Td (CHIPSEC Module) Tj T* -33.08972 0 Td ET
Q
Q
q
1 0 0 1 326.8189 63 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 53.63972 0 Td (Example) Tj T* -53.63972 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Software vulnerabilities when) Tj T* (parsing firmware updates) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Unauthenticated firmware) Tj T* (updates) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 0 m 481.2283 0 l S
n 0 60 m 481.2283 60 l S
n 0 30 m 481.2283 30 l S
n 160.4094 0 m 160.4094 76 l S
n 320.8189 0 m 320.8189 76 l S
n 0 76 m 481.2283 76 l S
n 0 0 m 0 76 l S
n 481.2283 0 m 481.2283 76 l S
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (55 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1179 0 obj
<<
/Length 4302
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 693.0236 cm
1 1 1 rg
n 0 60 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 30 481.2283 -30 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Runtime firmware update that) Tj T* (can be interrupted) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Signature not checked on) Tj T* (capsule update executable) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 60 m 481.2283 60 l S
n 0 30 m 481.2283 30 l S
n 160.4094 0 m 160.4094 60 l S
n 320.8189 0 m 320.8189 60 l S
n 0 0 m 0 60 l S
n 481.2283 0 m 481.2283 60 l S
n 0 0 m 481.2283 0 l S
Q
Q
q
1 0 0 1 57.02362 693.0236 cm
Q
q
1 0 0 1 57.02362 687.0236 cm
Q
q
1 0 0 1 57.02362 632.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 120.9142 0 Td 14.4 TL /F2 12 Tf 1 1 1 rg (Attack Surface/Vector: Network interfaces) Tj T* -120.9142 0 Td ET
Q
Q
q
1 0 0 1 57.02362 526.6236 cm
1 1 1 rg
n 0 100 481.2283 -16 re f*
.878431 .878431 .878431 rg
n 0 84 481.2283 -42 re f*
1 1 1 rg
n 0 42 481.2283 -42 re f*
1 1 1 rg
n 0 100 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 87 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 15.29972 0 Td (Vulnerability Description) Tj T* -15.29972 0 Td ET
Q
Q
q
1 0 0 1 166.4094 87 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 33.08972 0 Td (CHIPSEC Module) Tj T* -33.08972 0 Td ET
Q
Q
q
1 0 0 1 326.8189 87 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 53.63972 0 Td (Example) Tj T* -53.63972 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Software vulnerabilities when) Tj T* (handling messages over network) Tj T* (interfaces) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Booting unauthenticated) Tj T* (firmware over unprotected) Tj T* (network interfaces) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 84 m 481.2283 84 l S
n 0 42 m 481.2283 42 l S
n 160.4094 0 m 160.4094 100 l S
n 320.8189 0 m 320.8189 100 l S
n 0 100 m 481.2283 100 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 100 l S
n 481.2283 0 m 481.2283 100 l S
Q
Q
q
1 0 0 1 57.02362 526.6236 cm
Q
q
1 0 0 1 57.02362 520.6236 cm
Q
q
1 0 0 1 57.02362 466.2236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 161.2582 0 Td 14.4 TL /F2 12 Tf 1 1 1 rg (Attack Surface/Vector: Misc) Tj T* -161.2582 0 Td ET
Q
Q
q
1 0 0 1 57.02362 384.2236 cm
1 1 1 rg
n 0 76 481.2283 -16 re f*
.878431 .878431 .878431 rg
n 0 60 481.2283 -30 re f*
1 1 1 rg
n 0 30 481.2283 -30 re f*
1 1 1 rg
n 0 76 481.2283 -16 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 63 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 15.29972 0 Td (Vulnerability Description) Tj T* -15.29972 0 Td ET
Q
Q
q
1 0 0 1 166.4094 63 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 33.08972 0 Td (CHIPSEC Module) Tj T* -33.08972 0 Td ET
Q
Q
q
1 0 0 1 326.8189 63 cm
q
1 1 1 rg
n 0 0 148.4094 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 53.63972 0 Td (Example) Tj T* -53.63972 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (BIOS keyboard buffer is not) Tj T* (cleared during boot) Tj T* ET
Q
Q
q
1 0 0 1 166.4094 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (common.bios_kbrd_buffer) Tj T* ET
Q
Q
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (DMA attack from devices during) Tj T* (firmware execution) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 60 m 481.2283 60 l S
n 0 30 m 481.2283 30 l S
n 160.4094 0 m 160.4094 76 l S
n 320.8189 0 m 320.8189 76 l S
n 0 76 m 481.2283 76 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 76 l S
n 481.2283 0 m 481.2283 76 l S
Q
Q
q
1 0 0 1 57.02362 384.2236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (56 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1180 0 obj
<<
/Length 5144
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 738.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F1 12 Tf 1 1 1 rg (Modules) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 686.6236 cm
q
1 1 1 RG
.3 w
.254902 .447059 .541176 rg
n -10 0 491.2283 18 re B*
Q
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 1 1 1 rg (modules package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 637.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (bdw package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 587.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (byt package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 537.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (common package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 488.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (cpu package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 438.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (cpu_info module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 420.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Displays CPU information) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 404.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 362.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 29 Tm  T* ET
q
1 0 0 1 20 33 cm
Q
q
1 0 0 1 20 33 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Intel 64 and IA-32 Architectures Software Developer Manual \(SDM\)) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 346.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 331.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.cpu.cpu_info) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 315.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 296.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.cpu.cpu_info) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 280.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 259.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_BIOS_SIGN_ID.Microcode) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 209.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (ia_untrusted module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 191.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (IA Untrusted checks) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 175.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 160.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.cpu.ia_untrusted) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 144.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 125.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.cpu.ia_untrusted) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 109.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (57 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1181 0 obj
<<
/Length 6745
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 714.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MSR_BIOS_DONE.IA_UNTRUSTED) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MSR_BIOS_DONE.SoC_BIOS_DONE) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 664.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spectre_v2 module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 622.4236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (The module checks if system includes hardware mitigations for Speculative Execution Side Channel.) Tj T* (Specifically, it verifies that the system supports CPU mitigations for Branch Target Injection vulnerability) Tj T* (a.k.a. Spectre Variant 2 \(CVE-2017-5715\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 592.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (The module checks if the following hardware mitigations are supported by the CPU and enabled by the) Tj T* (OS/software:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 586.4236 cm
Q
q
1 0 0 1 57.02362 586.4236 cm
Q
q
1 0 0 1 57.02362 562.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (1.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Indirect Branch Restricted Speculation \(IBRS\) and Indirect Branch Predictor Barrier \(IBPB\):) Tj T* (CPUID.\(EAX=7H,ECX=0\):EDX[26] == 1) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 556.4236 cm
Q
q
1 0 0 1 57.02362 532.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (2.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Single Thread Indirect Branch Predictors \(STIBP\): CPUID.\(EAX=7H,ECX=0\):EDX[27] == 1) Tj T* (IA32_SPEC_CTRL[STIBP] == 1) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 526.4236 cm
Q
q
1 0 0 1 57.02362 502.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (3.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.045951 Tw (Enhanced IBRS: CPUID.\(EAX=7H,ECX=0\):EDX[29] == 1 IA32_ARCH_CAPABILITIES[IBRS_ALL] == 1) Tj T* 0 Tw (IA32_SPEC_CTRL[IBRS] == 1) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 496.4236 cm
Q
q
1 0 0 1 57.02362 472.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (4.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (@TODO: Mitigation for Rogue Data Cache Load \(RDCL\): CPUID.\(EAX=7H,ECX=0\):EDX[29] == 1) Tj T* (IA32_ARCH_CAPABILITIES[RDCL_NO] == 1) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 472.4236 cm
Q
q
1 0 0 1 57.02362 442.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (In addition to checking if CPU supports and OS enables all mitigations, we need to check that relevant MSR) Tj T* (bits are set consistently on all logical processors \(CPU threads\).) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 424.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The module returns the following results:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 408.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (FAILED:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 393.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IBRS/IBPB is not supported) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 377.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (WARNING:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 344.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 20 Tm  T* ET
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IBRS/IBPB is supported) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Enhanced IBRS is not supported) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 328.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (WARNING:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 277.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 38 Tm  T* ET
q
1 0 0 1 20 36 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IBRS/IBPB is supported) Tj T* ET
Q
Q
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Enhanced IBRS is supported) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Enhanced IBRS is not enabled by the OS) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 261.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (WARNING:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 228.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 20 Tm  T* ET
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IBRS/IBPB is supported) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (STIBP is not supported or not enabled by the OS) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 212.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (PASSED:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 143.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 56 Tm  T* ET
q
1 0 0 1 20 54 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IBRS/IBPB is supported) Tj T* ET
Q
Q
q
1 0 0 1 20 36 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Enhanced IBRS is supported) Tj T* ET
Q
Q
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Enhanced IBRS is enabled by the OS) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (STIBP is supported) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 125.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Notes:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 119.4236 cm
Q
q
1 0 0 1 57.02362 119.4236 cm
Q
q
1 0 0 1 57.02362 83.42362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (The module returns WARNING when CPU doesn\222t support enhanced IBRS Even though OS/software) Tj T* (may use basic IBRS by setting IA32_SPEC_CTRL[IBRS] when necessary, we have no way to verify) Tj T* (this) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 77.54291 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (58 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1182 0 obj
<<
/Length 8621
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 717.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (The module returns WARNING when CPU supports enhanced IBRS but OS doesn\222t set) Tj T* (IA32_SPEC_CTRL[IBRS] Under enhanced IBRS, OS can set IA32_SPEC_CTRL[IBRS] once to take) Tj T* (advantage of IBRS protection) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 711.0236 cm
Q
q
1 0 0 1 57.02362 663.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (The module returns WARNING when CPU doesn\222t support STIBP or OS doesn\222t enable it Per) Tj T* (Speculative Execution Side Channel Mitigations: \223enabling IBRS prevents software operating on one) Tj T* (logical processor from controlling the predicted targets of indirect branches executed on another logical) Tj T* (processor. For that reason, it is not necessary to enable STIBP when IBRS is enabled\224) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 657.0236 cm
Q
q
1 0 0 1 57.02362 633.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (OS/software may implement \223retpoline\224 mitigation for Spectre variant 2 instead of using CPU hardware) Tj T* (IBRS/IBPB) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 633.0236 cm
Q
q
1 0 0 1 57.02362 603.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (@TODO: we should verify CPUID.07H:EDX on all logical CPUs as well because it may differ if ucode update) Tj T* (wasn\222t loaded on all CPU cores) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 585.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Hardware registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 579.0236 cm
Q
q
1 0 0 1 57.02362 579.0236 cm
Q
q
1 0 0 1 57.02362 567.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CPUID.\(EAX=7H,ECX=0\):EDX[26] - enumerates support for IBRS and IBPB) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 561.0236 cm
Q
q
1 0 0 1 57.02362 549.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CPUID.\(EAX=7H,ECX=0\):EDX[27] - enumerates support for STIBP) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 543.0236 cm
Q
q
1 0 0 1 57.02362 531.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CPUID.\(EAX=7H,ECX=0\):EDX[29] - enumerates support for the IA32_ARCH_CAPABILITIES MSR) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 525.0236 cm
Q
q
1 0 0 1 57.02362 513.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_ARCH_CAPABILITIES[IBRS_ALL] - enumerates support for enhanced IBRS) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 507.0236 cm
Q
q
1 0 0 1 57.02362 495.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_ARCH_CAPABILITIES[RCDL_NO] - enumerates support RCDL mitigation) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 489.0236 cm
Q
q
1 0 0 1 57.02362 477.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_SPEC_CTRL[IBRS] - enable control for enhanced IBRS by the software/OS) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 471.0236 cm
Q
q
1 0 0 1 57.02362 459.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_SPEC_CTRL[STIBP] - enable control for STIBP by the software/OS) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 459.0236 cm
Q
q
1 0 0 1 57.02362 441.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (References:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 435.0236 cm
Q
q
1 0 0 1 57.02362 435.0236 cm
Q
q
1 0 0 1 57.02362 411.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Reading privileged memory with a side-channel by Jann Horn, Google Project Zero:) Tj T* 0 .4 .6 rg (https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 405.0236 cm
Q
q
1 0 0 1 57.02362 393.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Spectre: ) Tj 0 .4 .6 rg (https://spectreattack.com/spectre.pdf) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 387.0236 cm
Q
q
1 0 0 1 57.02362 375.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Meltdown: ) Tj 0 .4 .6 rg (https://meltdownattack.com/meltdown.pdf) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 369.0236 cm
Q
q
1 0 0 1 21.5778 345.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Speculative Execution Side Channel Mitigations:) Tj T* 0 .4 .6 rg (https://software.intel.com/sites/default/files/managed/c5/63/336996-Speculative-Execution-Side-Channel-Mitigations.pdf) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 339.0236 cm
Q
q
1 0 0 1 57.02362 315.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Retpoline: a software construct for preventing branch-target-injection:) Tj T* 0 .4 .6 rg (https://support.google.com/faqs/answer/7625886) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 315.0236 cm
Q
q
1 0 0 1 57.02362 265.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (secureboot package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 215.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (variables module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 185.8236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Verify that all Secure Boot key UEFI variables are authenticated \(BS+RT+AT\) and protected from) Tj T* (unauthorized modification.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 169.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 148.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (UEFI 2.4 spec Section 28) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 132.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 105.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 14 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.secureboot.variables) Tj ( ) Tj ([-a) Tj ( ) Tj (modify]) Tj /F1 10 Tf ( - ) Tj /F3 10 Tf (-a) Tj /F1 10 Tf ( : modify = will try to) Tj T* (write/corrupt the variables) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 89.82362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Where:) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (59 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1183 0 obj
<<
/Length 6976
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 732.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg ([]) Tj /F1 10 Tf (: optional line) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 716.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 687.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.secureboot.variables) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.secureboot.variables -a modify) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 675.0236 cm
Q
q
1 0 0 1 57.02362 618.2236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Module is not supported in all environments.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 612.2236 cm
Q
q
1 0 0 1 57.02362 562.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (uefi package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 513.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (access_uefispec module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 495.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Checks protection of UEFI variables defined in the UEFI spec to have certain permissions.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 477.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Returns failure if variable attributes are not as defined in ) Tj 0 .4 .6 rg (table 11 \223Global Variables\224) Tj 0 0 0 rg ( of the UEFI spec.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 461.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 428.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 20 Tm  T* ET
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.uefi.access_uefispec) Tj ( ) Tj ([-a) Tj ( ) Tj (modify]) Tj T* ET
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (-a) Tj ( ) Tj (modify) Tj /F1 10 Tf (: Attempt to modify each variable in addition to checking attributes) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 412.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Where:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 391.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg ([]) Tj /F1 10 Tf (: optional line) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 375.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 346.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.uefi.access_uefispec) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.uefi.access_uefispec -a modify) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 328.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (NOTE: Requires an OS with UEFI Runtime API support.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 278.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (s3bootscript module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 260.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Checks protections of the S3 resume boot-script implemented by the UEFI based firmware) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 242.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (References:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 224.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (VU#976132 UEFI implementations do not properly secure the EFI S3 Resume Boot Path boot script) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 194.4236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Technical Details of the S3 Resume Boot Script Vulnerability) Tj 0 0 0 rg ( by Intel Security\222s Advanced Threat Research) Tj T* (team.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 176.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Attacks on UEFI Security) Tj 0 0 0 rg ( by Rafal Wojtczuk and Corey Kallenberg.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 158.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Attacking UEFI Boot Script) Tj 0 0 0 rg ( by Rafal Wojtczuk and Corey Kallenberg.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 140.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Exploiting UEFI boot script table vulnerability) Tj 0 0 0 rg ( by Dmytro Oleksiuk.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 124.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 91.42362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 20 Tm  T* ET
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-m) Tj ( ) Tj (common.uefi.s3bootscript) Tj ( ) Tj ([-a) Tj ( ) Tj (<) Tj (script_address) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (-a) Tj ( ) Tj (<) Tj (script_address) Tj (>) Tj /F1 10 Tf (: Specify the bootscript address) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (60 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1184 0 obj
<<
/Length 7196
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Where:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 720.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg ([]) Tj /F1 10 Tf (: optional line) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 704.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 675.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.uefi.s3bootscript) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.uefi.s3bootscript -a 0x00000000BDE10000) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 663.0236 cm
Q
q
1 0 0 1 57.02362 606.2236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Requires an OS with UEFI Runtime API support.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 600.2236 cm
Q
q
1 0 0 1 57.02362 550.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (bios_kbrd_buffer module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 520.6236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Checks for exposure of pre-boot passwords \(BIOS/HDD/pre-bot authentication SW\) in the BIOS keyboard) Tj T* (buffer.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 504.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 471.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 20 Tm  T* ET
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (DEFCON 16: ) Tj 0 .4 .6 rg (Bypassing Pre-boot Authentication Passwords by Instrumenting the BIOS Keyboard) Tj T* (Buffer) Tj 0 0 0 rg ( by Jonathan Brossard) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 455.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 440.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.bios_kbrd_buffer) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 424.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 405.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.bios_kbrd_buffer) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 355.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (bios_smi module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 325.6236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (The module checks that SMI events configuration is locked down - Global SMI Enable/SMI Lock - TCO SMI) Tj T* (Enable/TCO Lock) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 309.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (References:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 258.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 38 Tm  T* ET
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Setup for Failure: Defeating SecureBoot) Tj 0 0 0 rg ( by Corey Kallenberg, Xeno Kovah, John Butterworth, Sam) Tj T* (Cornwell) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Summary of Attacks Against BIOS and Secure Boot) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 242.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 227.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.bios_smi) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 211.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 192.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.bios_smi) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 176.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 101.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 62 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SmmBiosWriteProtection \(Control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TCOSMILock \(Control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SMILock \(Control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (BiosWriteEnable \(Control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (61 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1185 0 obj
<<
/Length 7779
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (bios_ts module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 725.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Checks for BIOS Interface Lock including Top Swap Mode) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 709.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (References:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 688.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (BIOS Boot Hijacking and VMware Vulnerabilities Digging) Tj 0 0 0 rg ( by Bing Sun) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 672.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 657.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.bios_ts) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 641.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 622.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.bios_ts) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 606.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 549.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 44 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (BiosInterfaceLockDown \(control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TopSwapStatus \(control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TopSwap \(control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 499.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (bios_wp module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 457.4236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (The BIOS region in flash can be protected either using SMM-based protection or using configuration in the) Tj T* (SPI controller. However, the SPI controller configuration is set once and locked, which would prevent writes) Tj T* (later.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 403.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (This module checks both mechanisms. In order to pass this test using SPI controller configuration, the SPI) Tj T* (Protected Range registers \(PR0-4\) will need to cover the entire BIOS region. Often, if this configuration is) Tj T* (used at all, it is used only to protect part of the BIOS region \(usually the boot block\). If other important data) Tj T* (\(eg. NVRAM\) is not protected, however, some vulnerabilities may be possible.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 361.4236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (A Tale of One Software Bypass of Windows 8 Secure Boot) Tj 0 0 0 rg ( In a system where certain BIOS data was not) Tj T* (protected, malware may be able to write to the Platform Key stored on the flash, thereby disabling secure) Tj T* (boot.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 307.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (SMM based write protection is controlled from the BIOS Control Register. When the BIOS Write Protect) Tj T* (Disable bit is set \(sometimes called BIOSWE or BIOS Write Enable\), then writes are allowed. When cleared,) Tj T* (it can also be locked with the BIOS Lock Enable \(BLE\) bit. When locked, attempts to change the WPD bit will) Tj T* (result in generation of an SMI. This way, the SMI handler can decide whether to perform the write.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 265.4236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (As demonstrated in the ) Tj 0 .4 .6 rg (Speed Racer) Tj 0 0 0 rg ( issue, a race condition may exist between the outstanding write and) Tj T* (processing of the SMI that is generated. For this reason, the EISS bit \(sometimes called SMM_BWP or SMM) Tj T* (BIOS Write Protection\) must be set to ensure that only SMM can write to the SPI flash.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 249.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (References:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 210.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (A Tale of One Software Bypass of Windows 8 Secure Boot) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Speed Racer) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 194.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 179.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.bios_wp) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 163.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 144.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.bios_wp) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 128.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used: \(n = 0,1,2,3,4\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 83.02362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 32 Tm  T* ET
q
1 0 0 1 20 36 cm
Q
q
1 0 0 1 20 36 cm
Q
q
1 0 0 1 20 24 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (BiosLockEnable \(Control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 18 cm
Q
q
1 0 0 1 20 6 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (BiosWriteEnable \(Control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (62 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1186 0 obj
<<
/Length 7942
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 666.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 74 Tm  T* ET
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SmmBiosWriteProtection \(Control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRn.PRB) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRn.RPE) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRn.PRL) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRn.WPE) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 654.0236 cm
Q
q
1 0 0 1 57.02362 585.2236 cm
.933333 .933333 .933333 rg
n 0 68.8 481.2283 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 32 cm
Q
q
1 0 0 1 8 32 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Module will fail if SMM-based protection is not correctly configured and SPI protected ranges \(PR) Tj T* (registers\) do not protect the entire BIOS region.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 481.2283 68.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 68.8 l S
n 481.2283 0 m 481.2283 68.8 l S
Q
Q
q
1 0 0 1 57.02362 579.2236 cm
Q
q
1 0 0 1 57.02362 529.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (debugenabled module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 499.6236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (This module checks if the system has debug features turned on, specifically the Direct Connect Interface) Tj T* (\(DCI\).) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 457.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (This module checks the following bits: 1. HDCIEN bit in the DCI Control Register 2. Debug enable bit in the) Tj T* (IA32_DEBUG_INTERFACE MSR 3. Debug lock bit in the IA32_DEBUG_INTERFACE MSR 4. Debug) Tj T* (occurred bit in the IA32_DEBUG_INTERFACE MSR) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 441.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 426.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.debugenabled) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 410.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 391.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.debugenabled) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 375.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (The module returns the following results:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 336.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 0 0 rg (FAILED) Tj /F1 10 Tf ( : Any one of the debug features is enabled or unlocked.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 0 0 rg (PASSED) Tj /F1 10 Tf ( : All debug feature are disabled and locked.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 320.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 245.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 62 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_DEBUG_INTERFACE[DEBUGENABLE]) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_DEBUG_INTERFACE[DEBUGELOCK]) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_DEBUG_INTERFACE[DEBUGEOCCURED]) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (P2SB_DCI.DCI_CONTROL_REG[HDCIEN]) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 195.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (ia32cfg module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 165.6236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Tests that IA-32/IA-64 architectural features are configured and locked, including IA32 Model Specific) Tj T* (Registers \(MSRs\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 149.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 107.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 29 Tm  T* ET
q
1 0 0 1 20 33 cm
Q
q
1 0 0 1 20 33 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Intel 64 and IA-32 Architectures Software Developer Manual \(SDM\)) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 91.62362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (63 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1187 0 obj
<<
/Length 6120
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 738.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.ia32cfg) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 722.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 702.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.ia32cfg) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 686.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 647.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_FEATURE_CONTROL) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Ia32FeatureControlLock \(control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 598.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (me_mfg_mode module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 580.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (This module checks that ME Manufacturing mode is not enabled.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 562.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (References:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 544.0236 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://blog.ptsecurity.com/2018/10/intel-me-manufacturing-mode-macbook.html) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 526.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PCI_DEVS.H) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 490.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 34.8 re B*
Q
q
0 0 0 rg
BT 1 0 0 1 0 20.8 Tm /F3 8 Tf 9.6 TL (#define PCH_DEV_SLOT_CSE        0x16) Tj T* (#define  PCH_DEVFN_CSE          _PCH_DEVFN\(CSE, 0\)) Tj T* (#define  PCH_DEV_CSE            _PCH_DEV\(CSE, 0\)) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 470.4236 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://github.com/coreboot/coreboot/blob/master/src/soc/intel/apollolake/cse.c) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 415.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 54 re B*
Q
q
BT 1 0 0 1 0 40 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (fwsts1 = dump_status\(1, PCI_ME_HFSTS1\);) Tj T* (# Minimal decoding is done here in order to call out most important) Tj T* (# pieces. Manufacturing mode needs to be locked down prior to shipping) Tj T* (# the product so it's called out explicitly.) Tj T* (printk\(BIOS_DEBUG, "ME: Manufacturing Mode      : %s", \(fwsts1 ) Tj (&) Tj ( \(1 ) Tj (<) Tj (<) Tj ( 0x4\)\) ? "YES" : "NO"\);) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 395.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PCH.H) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 379.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
0 0 0 rg
BT 1 0 0 1 0 1.6 Tm /F3 8 Tf 9.6 TL (#define PCH_ME_DEV                PCI_DEV\(0, 0x16, 0\)) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 359.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (ME.H) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 208.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 150 re B*
Q
q
0 0 0 rg
BT 1 0 0 1 0 136 Tm /F3 8 Tf 9.6 TL (struct me_hfs {) Tj T* (        u32 working_state: 4;) Tj T* (        u32 mfg_mode: 1;) Tj T* (        u32 fpt_bad: 1;) Tj T* (        u32 operation_state: 3;) Tj T* (        u32 fw_init_complete: 1;) Tj T* (        u32 ft_bup_ld_flr: 1;) Tj T* (        u32 update_in_progress: 1;) Tj T* (        u32 error_code: 4;) Tj T* (        u32 operation_mode: 4;) Tj T* (        u32 reserved: 4;) Tj T* (        u32 boot_options_present: 1;) Tj T* (        u32 ack_data: 3;) Tj T* (        u32 bios_msg_ack: 4;) Tj T* (} __packed;) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 188.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (ME_STATUS.C) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 172.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (printk\(BIOS_DEBUG, "ME: Manufacturing Mode      : %s", hfs-) Tj (>) Tj (mfg_mode ? "YES" : "NO"\);) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 152.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module checks the following:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 146.0236 cm
Q
q
1 0 0 1 57.02362 134.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (HFS.MFG_MODE) Tj ( ) Tj (BDF:) Tj ( ) Tj (0:22:0) Tj ( ) Tj (offset) Tj ( ) Tj (0x40) Tj ( ) Tj (-) Tj ( ) Tj (Bit) Tj ( ) Tj ([4]) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 134.0236 cm
Q
q
1 0 0 1 57.02362 118.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 103.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.me_mfg_mode) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 87.02362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (64 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1188 0 obj
<<
/Length 7564
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 733.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 454.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.me_mfg_mode) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 715.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The module returns the following results:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 709.6236 cm
Q
q
1 0 0 1 57.02362 679.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (FAILED : HFS.MFG_MODE is set) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PASSED : HFS.MFG_MODE is not set.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 679.6236 cm
Q
q
1 0 0 1 57.02362 663.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Hardware registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 642.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (HFS.MFG_MODE) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 593.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (memconfig module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 563.0236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (This module verifies memory map secure configuration, that memory map registers are correctly configured) Tj T* (and locked down.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 547.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 532.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.memconfig) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 516.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Example:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 496.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.memconfig) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 484.6236 cm
Q
q
1 0 0 1 57.02362 427.8236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module will only run on Core \(client\) platforms.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 421.8236 cm
Q
q
1 0 0 1 57.02362 372.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (memlock module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 354.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (This module checks if memory configuration is locked to protect SMM) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 338.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 299.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://github.com/coreboot/coreboot/blob/master/src/cpu/intel/model_206ax/finalize.c) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://github.com/coreboot/coreboot/blob/master/src/soc/intel/broadwell/include/soc/msr.h) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 281.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module checks the following: - MSR_LT_LOCK_MEMORY MSR \(0x2E7\) - Bit [0]) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 265.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (The module returns the following results:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 208.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 44 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 0 0 rg (FAILED) Tj /F1 10 Tf ( : MSR_LT_LOCK_MEMORY[0] is not set) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 0 0 rg (PASSED) Tj /F1 10 Tf ( : MSR_LT_LOCK_MEMORY[0] is set) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 0 0 rg (ERROR) Tj /F1 10 Tf ( : Problem reading MSR_LT_LOCK_MEMORY values) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 192.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 177.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.memlock) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 161.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Example:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 141.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.memlock) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 125.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 104.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MSR_LT_LOCK_MEMORY) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 92.82362 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (65 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1189 0 obj
<<
/Length 7541
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 696.2236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module will not run on Atom based platforms.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 690.2236 cm
Q
q
1 0 0 1 57.02362 640.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (remap module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 622.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Check Memory Remapping Configuration) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 606.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 585.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Preventing & Detecting Xen Hypervisor Subversions) Tj 0 0 0 rg ( by Joanna Rutkowska & Rafal Wojtczuk) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 569.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 554.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.remap) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 538.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Example:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 519.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.remap) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 503.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 410.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 80 Tm  T* ET
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PCI0.0.0_REMAPBASE) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PCI0.0.0_REMAPLIMIT) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PCI0.0.0_TOUUD) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PCI0.0.0_TOLUD) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PCI0.0.0_TSEGMB) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 398.2236 cm
Q
q
1 0 0 1 57.02362 341.4236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module will only run on Core platforms.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 335.4236 cm
Q
q
1 0 0 1 57.02362 285.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (rtclock module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 255.8236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Checks for RTC memory locks. Since we do not know what RTC memory will be used for on a specific) Tj T* (platform, we return WARNING \(rather than FAILED\) if the memory is not locked.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 239.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 206.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 20 Tm  T* ET
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.rtclock) Tj ( ) Tj ([-a) Tj ( ) Tj (modify]) Tj T* ET
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (-a) Tj ( ) Tj (modify) Tj /F1 10 Tf (: Attempt to modify CMOS values) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 190.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 161.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.rtclock) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.rtclock -a modify) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 145.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 106.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (RC.LL) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (RC.UL) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 94.82362 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (66 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1190 0 obj
<<
/Length 8830
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 696.2236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module will only run on Core platforms) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 690.2236 cm
Q
q
1 0 0 1 57.02362 640.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (sgx_check module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 622.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Check SGX related configuration) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 606.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 585.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SGX BWG, CDI/IBP#: 565432) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 569.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 554.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.sgx_check) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 538.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 519.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.sgx_check) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 503.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 122.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 368 Tm  T* ET
q
1 0 0 1 20 372 cm
Q
q
1 0 0 1 20 372 cm
Q
q
1 0 0 1 20 360 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_FEATURE_CONTROL.SGX_GLOBAL_EN) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 354 cm
Q
q
1 0 0 1 20 342 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_FEATURE_CONTROL.LOCK) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 336 cm
Q
q
1 0 0 1 20 324 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_DEBUG_INTERFACE.ENABLE) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 318 cm
Q
q
1 0 0 1 20 306 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_DEBUG_INTERFACE.LOCK) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 300 cm
Q
q
1 0 0 1 20 288 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MTRRCAP.PRMRR) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 282 cm
Q
q
1 0 0 1 20 270 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRMRR_VALID_CONFIG) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 264 cm
Q
q
1 0 0 1 20 252 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRMRR_PHYBASE.PRMRR_base_address_fields) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 246 cm
Q
q
1 0 0 1 20 234 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRMRR_PHYBASE.PRMRR_MEMTYPE) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 228 cm
Q
q
1 0 0 1 20 216 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRMRR_MASK.PRMRR_mask_bits) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 210 cm
Q
q
1 0 0 1 20 198 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRMRR_MASK.PRMRR_VLD) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 192 cm
Q
q
1 0 0 1 20 180 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRMRR_MASK.PRMRR_LOCK) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 174 cm
Q
q
1 0 0 1 20 162 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRMRR_UNCORE_PHYBASE.PRMRR_base_address_fields) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 156 cm
Q
q
1 0 0 1 20 144 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRMRR_UNCORE_MASK.PRMRR_mask_bits) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 138 cm
Q
q
1 0 0 1 20 126 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRMRR_UNCORE_MASK.PRMRR_VLD) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 120 cm
Q
q
1 0 0 1 20 108 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PRMRR_UNCORE_MASK.PRMRR_LOCK) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 90 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (BIOS_SE_SVN.PFAT_SE_SVN) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (BIOS_SE_SVN.ANC_SE_SVN) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (BIOS_SE_SVN.SCLEAN_SE_SVN) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (BIOS_SE_SVN.SINIT_SE_SVN) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (BIOS_SE_SVN_STATUS.LOCK) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SGX_DEBUG_MODE.SGX_DEBUG_MODE_STATUS_BIT) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 110.2236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (67 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1191 0 obj
<<
/Length 6778
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 696.2236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Will not run within the EFI Shell) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 690.2236 cm
Q
q
1 0 0 1 57.02362 640.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (smm module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 610.6236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Compatible SMM memory \(SMRAM\) Protection check module This CHIPSEC module simply reads) Tj T* (SMRAMC and checks that D_LCK is set.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 568.6236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (Reference: In 2006, ) Tj 0 .4 .6 rg (Security Issues Related to Pentium System Management Mode) Tj 0 0 0 rg ( outlined a configuration) Tj T* (issue where compatibility SMRAM was not locked on some platforms. This means that ring 0 software was) Tj T* (able to modify System Management Mode \(SMM\) code and data that should have been protected.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 514.6236 cm
q
BT 1 0 0 1 0 38 Tm 12 TL /F1 10 Tf 0 0 0 rg (In Compatability SMRAM \(CSEG\), access to memory is defined by the SMRAMC register. When) Tj T* (SMRAMC[D_LCK] is not set by the BIOS, SMRAM can be accessed even when the CPU is not in SMM.) Tj T* (Such attacks were also described in ) Tj 0 .4 .6 rg (Using CPU SMM to Circumvent OS Security Functions) Tj 0 0 0 rg ( and ) Tj 0 .4 .6 rg (Using SMM) Tj T* (for Other Purposes) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 498.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 483.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.smm) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 467.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 448.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.smm) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 430.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module will only run on client \(core\) platforms that have PCI0.0.0_SMRAMC defined.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 380.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (smm_code_chk module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 362.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (SMM_Code_Chk_En \(SMM Call-Out\) Protection check) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 296.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (SMM_Code_Chk_En is a bit found in the MSR_SMM_FEATURE_CONTROL register. Once set to \2211\222, any) Tj T* (CPU that attempts to execute SMM code not within the ranges defined by the SMRR will assert an) Tj T* (unrecoverable MCE. As such, enabling and locking this bit is an important step in mitigating SMM call-out) Tj T* (vulnerabilities. This CHIPSEC module simply reads the register and checks that SMM_Code_Chk_En is set) Tj T* (and locked.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 280.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 238.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 29 Tm  T* ET
q
1 0 0 1 20 33 cm
Q
q
1 0 0 1 20 33 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Intel 64 and IA-32 Architectures Software Developer Manual \(SDM\)) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 222.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 207.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.smm_code_chk) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 191.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 172.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.smm_code_chk) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 156.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 117.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MSR_SMM_FEATURE_CONTROL.LOCK) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MSR_SMM_FEATURE_CONTROL.SMM_Code_Chk_En) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 105.2236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (68 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1192 0 obj
<<
/Length 7679
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 696.2236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MSR_SMM_FEATURE_CONTROL may not be defined or readable on all platforms.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 690.2236 cm
Q
q
1 0 0 1 57.02362 640.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (smm_dma module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 622.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (SMM TSEG Range Configuration Checks) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 592.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This module examines the configuration and locking of SMRAM range configuration protecting from DMA) Tj T* (attacks. If it fails, then DMA protection may not be securely configured to protect SMRAM.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 526.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (Just like SMRAM needs to be protected from software executing on the CPU, it also needs to be protected) Tj T* (from devices that have direct access to DRAM \(DMA\). Protection from DMA is configured through proper) Tj T* -0.079444 Tw (programming of SMRAM memory range. If BIOS does not correctly configure and lock the configuration, then) Tj T* 0 Tw (malware could reprogram configuration and open SMRAM area to DMA access, allowing manipulation of) Tj T* (memory that should have been protected.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 510.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (References:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 471.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (System Management Mode Design and Security Issues) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Summary of Attack against BIOS and Secure Boot) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 455.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 440.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (smm_dma) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 424.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 405.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m smm_dma) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 389.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 260.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 116 Tm  T* ET
q
1 0 0 1 20 120 cm
Q
q
1 0 0 1 20 120 cm
Q
q
1 0 0 1 20 108 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TSEGBaseLock \(control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 90 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TSEGLimitLock \(control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MSR_BIOS_DONE.IA_UNTRUSTED) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PCI0.0.0_TSEGMB.TSEGMB) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PCI0.0.0_BGSM.BGSM) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_SMRR_PHYSBASE.PhysBase) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_SMRR_PHYSMASK.PhysMask) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 244.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Supported Platforms:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 223.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Core \(client\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 173.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (smrr module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 155.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (CPU SMM Cache Poisoning / System Management Range Registers check) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 137.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module checks to see that SMRRs are enabled and configured.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 121.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 77.54291 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 31.08071 Tm  T* ET
q
1 0 0 1 20 5.080709 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (Researchers demonstrated a way to use CPU cache to effectively change values in SMRAM in) Tj T* 0 .4 .6 rg (Attacking SMM Memory via Intel CPU Cache Poisoning) Tj 0 0 0 rg ( and ) Tj 0 .4 .6 rg (Getting into the SMRAM: SMM Reloaded) Tj 0 0 0 rg ( .) Tj T* (If ring 0 software can make SMRAM cacheable and then populate cache lines at SMBASE with exploit) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (69 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1193 0 obj
<<
/Length 7567
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 714.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (code, then when an SMI is triggered, the CPU could execute the exploit code from cache. System) Tj T* (Management Mode Range Registers \(SMRRs\) force non-cachable behavior and block access to) Tj T* (SMRAM when the CPU is not in SMM. These registers need to be enabled/configured by the BIOS.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 698.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 665.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 20 Tm  T* ET
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.smrr) Tj ( ) Tj ([-a) Tj ( ) Tj (modify]) Tj T* ET
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (-a) Tj ( ) Tj (modify) Tj /F1 10 Tf (: Attempt to modify memory at SMRR base) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 649.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 620.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.smrr) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.smrr -a modify) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 604.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 529.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 62 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_SMRR_PHYSBASE.PhysBase) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_SMRR_PHYSBASE.Type) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_SMRR_PHYSMASK.PhysMask) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_SMRR_PHYSMASK.Valid) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 479.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spd_wd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 461.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (This module checks that SPD Write Disable bit in SMBus controller has been set) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 445.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (References:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 418.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 14 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Intel 8 Series/C220 Series Chipset Family Platform Controller Hub datasheet Intel 300 Series Chipset) Tj T* (Families Platform Controller Hub datasheet) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 400.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module checks the following:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 394.4236 cm
Q
q
1 0 0 1 57.02362 382.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SMBUS_HCFG.SPD_WD) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 382.4236 cm
Q
q
1 0 0 1 57.02362 364.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The module returns the following results:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 358.4236 cm
Q
q
1 0 0 1 57.02362 310.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 36 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PASSED : SMBUS_HCFG.SPD_WD is set) Tj T* ET
Q
Q
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (FAILED : SMBUS_HCFG.SPD_WD is not set and SPDs were detected) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (INFORMATION: SMBUS_HCFG.SPD_WD is not set, but no SPDs were detected) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 310.4236 cm
Q
q
1 0 0 1 57.02362 292.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Hardware registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 286.4236 cm
Q
q
1 0 0 1 57.02362 274.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SMBUS_HCFG) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 274.4236 cm
Q
q
1 0 0 1 57.02362 258.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 243.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.spd_wd) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 227.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 208.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.spd_wd) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 196.0236 cm
Q
q
1 0 0 1 57.02362 102.2236 cm
.933333 .933333 .933333 rg
n 0 93.8 481.2283 -93.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 75.8 Tm  T* ET
q
1 0 0 1 8 69 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 47 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (This module will only run if:) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SMBUS device is enabled) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SMBUS_HCFG.SPD_WD is defined for the platform) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 93.8 m 481.2283 93.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 93.8 l S
n 481.2283 0 m 481.2283 93.8 l S
Q
Q
q
1 0 0 1 57.02362 96.22362 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (70 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1194 0 obj
<<
/Length 7026
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spi_access module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 725.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (SPI Flash Region Access Control) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 707.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Checks SPI Flash Region Access Permissions programmed in the Flash Descriptor) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 691.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 676.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.spi_access) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 660.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 641.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.spi_access) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 625.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 586.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (HSFS.FDV) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (FRAP.BRWA) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 574.0236 cm
Q
q
1 0 0 1 57.02362 505.2236 cm
.933333 1 .8 rg
n 0 68.8 481.2283 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 32 cm
Q
q
1 0 0 1 8 32 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.099358 Tw (Some platforms may use alternate means of protecting these regions. Consider this when assessing) Tj T* 0 Tw (results.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 68.8 m 481.2283 68.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 68.8 l S
n 481.2283 0 m 481.2283 68.8 l S
Q
Q
q
1 0 0 1 57.02362 499.2236 cm
Q
q
1 0 0 1 57.02362 449.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spi_desc module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 395.6236 cm
q
BT 1 0 0 1 0 38 Tm -0.04011 Tw 12 TL /F1 10 Tf 0 0 0 rg (The SPI Flash Descriptor indicates read/write permissions for devices to access regions of the flash memory.) Tj T* 0 Tw (This module simply reads the Flash Descriptor and checks that software cannot modify the Flash Descriptor) Tj T* (itself. If software can write to the Flash Descriptor, then software could bypass any protection defined by it.) Tj T* (While often used for debugging, this should not be the case on production systems.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 377.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module checks that software cannot write to the flash descriptor.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 361.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 346.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.spi_desc) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 330.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 311.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.spi_desc) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 295.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 256.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (FRAP.BRRA) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (FRAP.BRWA) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 206.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spi_fdopss module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 176.6236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Checks for SPI Controller Flash Descriptor Security Override Pin Strap \(FDOPSS\). On some systems, this) Tj T* (may be routed to a jumper on the motherboard.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 160.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 145.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.spi_fdopss) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 129.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 110.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.spi_fdopss) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 94.22362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 287.6378 79.22362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 6 cm
Q
q
1 0 0 1 20 6 cm
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (71 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1195 0 obj
<<
/Length 5297
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 738.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (HSFS.FDOPSS) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 688.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (spi_lock module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 646.4236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (The configuration of the SPI controller, including protected ranges \(PR0-PR4\), is locked by) Tj T* (HSFS[FLOCKDN] until reset. If not locked, the controller configuration may be bypassed by reprogramming) Tj T* (these registers.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 616.4236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (This vulnerability \(not setting FLOCKDN\) is also checked by other tools, including ) Tj 0 .4 .6 rg (flashrom) Tj 0 0 0 rg ( and Copernicus) Tj T* (by MITRE.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 598.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module checks that the SPI Flash Controller configuration is locked.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 582.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 543.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (flashrom) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Copernicus: Question Your Assumptions about BIOS Security) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 527.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 512.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.spi_lock) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 496.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 477.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.spi_lock) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 461.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 422.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (FlashLockDown \(control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (SpiWriteStatusDis \(control\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 372.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (hsw package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 322.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (ivb package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 273.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (snb package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 223.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (tools package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 174.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 1.6 Tm /F1 8 Tf 9.6 TL (cpu package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 124.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (sinkhole module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 106.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (This module checks if CPU is affected by \221The SMM memory sinkhole\222 vulnerability) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 90.42362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (References:) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (72 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1196 0 obj
<<
/Length 8335
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 714.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Memory Sinkhole presentation by Christopher Domas) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (Memory Sinkhole whitepaper) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 698.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 683.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (tools.cpu.sinkhole) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 667.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 647.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.cpu.sinkhole) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 631.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 574.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 44 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_APIC_BASE.APICBase) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_SMRR_PHYSBASE.PhysBase) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_SMRR_PHYSMASK) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 562.6236 cm
Q
q
1 0 0 1 57.02362 505.8236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Supported OS: Windows or Linux) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 499.8236 cm
Q
q
1 0 0 1 57.02362 487.8236 cm
Q
q
1 0 0 1 57.02362 401.0236 cm
1 .894118 .894118 rg
n 0 86.8 481.2283 -86.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 68.8 Tm  T* ET
q
1 0 0 1 8 62 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Warning) Tj T* ET
Q
Q
q
1 0 0 1 8 50 cm
Q
q
1 0 0 1 8 50 cm
Q
q
1 0 0 1 8 38 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The system may hang when running this test.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 32 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (In that case, the mitigation to this issue is likely working but we may not be handling the exception) Tj T* (generated.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
1 .4 .4 RG
.5 w
n 0 86.8 m 481.2283 86.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 86.8 l S
n 481.2283 0 m 481.2283 86.8 l S
Q
Q
q
1 0 0 1 57.02362 395.0236 cm
Q
q
1 0 0 1 57.02362 345.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (secureboot package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 295.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (te module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 265.8236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Tool to test for \221TE Header\222 vulnerability in Secure Boot implementations as described in ) Tj 0 .4 .6 rg (All Your Boot Are) Tj T* (Belong To Us) Tj  T* ET
Q
Q
q
1 0 0 1 57.02362 249.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 93.82362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 143 Tm  T* ET
q
1 0 0 1 20 141 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-m) Tj ( ) Tj (tools.secureboot.te) Tj ( ) Tj ([-a) Tj ( ) Tj (<) Tj (mode) Tj (>) Tj (,) Tj (<) Tj (cfg_file) Tj (>) Tj (,) Tj (<) Tj (efi_file) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 128 Tm  T* ET
q
1 0 0 1 20 132 cm
Q
q
1 0 0 1 20 132 cm
Q
q
1 0 0 1 20 48 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 69 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 69 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (mode) Tj (>) Tj T* ET
Q
Q
q
1 0 0 1 23 63 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 60 cm
Q
q
1 0 0 1 20 60 cm
Q
q
1 0 0 1 20 48 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (generate_te) Tj /F1 10 Tf ( \(default\) convert PE EFI binary ) Tj /F3 10 Tf (<) Tj (efi_file) Tj (>) Tj /F1 10 Tf ( to TE binary) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (replace_bootloader) Tj /F1 10 Tf ( replace bootloader files listed in ) Tj /F3 10 Tf (<) Tj (cfg_file) Tj (>) Tj /F1 10 Tf ( on ESP with) Tj T* (modified ) Tj /F3 10 Tf (<) Tj (efi_file) Tj (>) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (restore_bootloader) Tj /F1 10 Tf ( restore original bootloader files from ) Tj /F3 10 Tf (.bak) Tj /F1 10 Tf ( files) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 30 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (cfg_file) Tj (>) Tj /F1 10 Tf ( path to config file listing paths to bootloader files to replace) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (efi_file) Tj (>) Tj /F1 10 Tf ( path to EFI binary to convert to TE binary. If no file path is provided, the tool will) Tj T* (look for Shell.efi) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (73 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1197 0 obj
<<
/Length 6134
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 723.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Convert Shell.efi PE/COFF EFI executable to TE executable:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 717.0236 cm
Q
q
1 0 0 1 57.02362 705.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-m) Tj ( ) Tj (tools.secureboot.te) Tj ( ) Tj (-a) Tj ( ) Tj (generate_te,Shell.efi) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 705.0236 cm
Q
q
1 0 0 1 57.02362 687.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Replace bootloaders listed in te.cfg file with TE version of Shell.efi executable:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 681.0236 cm
Q
q
1 0 0 1 56.6378 669.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-m) Tj ( ) Tj (tools.secureboot.te) Tj ( ) Tj (-a) Tj ( ) Tj (replace_bootloader,te.cfg,Shell.efi) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 669.0236 cm
Q
q
1 0 0 1 57.02362 651.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Restore bootloaders listed in te.cfg file:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 645.0236 cm
Q
q
1 0 0 1 57.02362 633.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-m) Tj ( ) Tj (tools.secureboot.te) Tj ( ) Tj (-a) Tj ( ) Tj (restore_bootloader,te.cfg) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 633.0236 cm
Q
q
1 0 0 1 57.02362 583.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (smm package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 533.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (rogue_mmio_bar module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 503.8236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Experimental module that may help checking SMM firmware for MMIO BAR hijacking vulnerabilities) Tj T* (described in the following presentation:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 473.8236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (BARing the System: New vulnerabilities in Coreboot & UEFI based systems) Tj 0 0 0 rg ( by Intel Advanced Threat) Tj T* (Research team at RECon Brussels 2017) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 457.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 406.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 38 Tm  T* ET
q
1 0 0 1 20 36 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (tools.smm.rogue_mmio_bar) Tj ( ) Tj ([-a) Tj ( ) Tj (<) Tj (smi_start:smi_end) Tj (>) Tj (,) Tj (<) Tj (b:d.f) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (smi_start:smi_end) Tj /F1 10 Tf (: range of SMI codes \(written to IO port 0xB2\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (b:d.f) Tj /F1 10 Tf (: PCIe bus/device/function in b:d.f format \(in hex\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 390.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Example:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 361.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.smm.rogue_mmio_bar -a 0x00:0x80) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.smm.rogue_mmio_bar -a 0x00:0xFF,0:1C.0) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 349.8236 cm
Q
q
1 0 0 1 57.02362 293.0236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Look for \221changes found\222 messages for items that should be further investigated.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 287.0236 cm
Q
q
1 0 0 1 57.02362 275.0236 cm
Q
q
1 0 0 1 57.02362 206.2236 cm
1 .894118 .894118 rg
n 0 68.8 481.2283 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Warning) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (When running this test, system may freeze, reboot, etc. This is not unexpected behavior and not) Tj T* (generally considered a failure.) Tj T* ET
Q
Q
q
1 J
1 j
1 .4 .4 RG
.5 w
n 0 68.8 m 481.2283 68.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 68.8 l S
n 481.2283 0 m 481.2283 68.8 l S
Q
Q
q
1 0 0 1 57.02362 200.2236 cm
Q
q
1 0 0 1 57.02362 150.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (smm_ptr module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 132.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (A tool to test SMI handlers for pointer validation vulnerabilities) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 116.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (74 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1198 0 obj
<<
/Length 8608
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 711.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 29 Tm  T* ET
q
1 0 0 1 20 33 cm
Q
q
1 0 0 1 20 33 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Presented in CanSecWest 2015:) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (c7zero.info: ) Tj 0 .4 .6 rg (A New Class of Vulnerability in SMI Handlers of BIOS/UEFI Firmware) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 681.0236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Usage: ) Tj /F3 10 Tf (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (tools.smm.smm_ptr) Tj ( ) Tj (-l) Tj ( ) Tj (log.txt) Tj ( ) Tj (\\) Tj /F1 10 Tf  T* /F3 10 Tf ([-a) Tj ( ) Tj (<) Tj (mode) Tj (>) Tj (,) Tj (<) Tj (config_file) Tj (>) Tj (|) Tj (<) Tj (smic_start:smic_end) Tj (>) Tj (,) Tj (<) Tj (size) Tj (>) Tj (,) Tj (<) Tj (address) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 675.0236 cm
Q
q
1 0 0 1 57.02362 675.0236 cm
Q
q
1 0 0 1 57.02362 603.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 57 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 57 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (mode) Tj /F1 10 Tf (: SMI fuzzing mode) Tj T* ET
Q
Q
q
1 0 0 1 23 51 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (config) Tj /F1 10 Tf ( = use SMI configuration file <) Tj (config_file) Tj (>) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (fuzz) Tj /F1 10 Tf ( = fuzz all SMI handlers with code in the range <) Tj (smic_start:smic_end) Tj (>) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (fuzzmore) Tj /F1 10 Tf ( = fuzz mode + pass 2nd-order pointers within buffer to SMI handlers) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 597.0236 cm
Q
q
1 0 0 1 57.02362 585.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (size) Tj /F1 10 Tf (: size of the memory buffer \(in Hex\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 579.0236 cm
Q
q
1 0 0 1 57.02362 543.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 21 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (address) Tj /F1 10 Tf (: physical address of memory buffer to pass in GP regs to SMI handlers \(in Hex\)) Tj T* ET
Q
Q
q
1 0 0 1 23 15 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (smram) Tj /F1 10 Tf ( = option passes address of SMRAM base \(system may hang in this mode!\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 543.0236 cm
Q
q
1 0 0 1 57.02362 525.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (In ) Tj /F3 10 Tf (config) Tj /F1 10 Tf ( mode, SMI configuration file should have the following format) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 393.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 130.8 re B*
Q
q
BT 1 0 0 1 0 116.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (SMI_code=) Tj (<) Tj (SMI code) Tj (>) Tj ( or *) Tj T* (SMI_data=) Tj (<) Tj (SMI data) Tj (>) Tj ( or *) Tj T* (RAX=) Tj (<) Tj (value of RAX) Tj (>) Tj ( or * or PTR or VAL) Tj T* (RBX=) Tj (<) Tj (value of RBX) Tj (>) Tj ( or * or PTR or VAL) Tj T* (RCX=) Tj (<) Tj (value of RCX) Tj (>) Tj ( or * or PTR or VAL) Tj T* (RDX=) Tj (<) Tj (value of RDX) Tj (>) Tj ( or * or PTR or VAL) Tj T* (RSI=) Tj (<) Tj (value of RSI) Tj (>) Tj ( or * or PTR or VAL) Tj T* (RDI=) Tj (<) Tj (value of RDI) Tj (>) Tj ( or * or PTR or VAL) Tj T* ([PTR_OFFSET=) Tj (<) Tj (offset to pointer in the buffer) Tj (>) Tj (]) Tj T* ([SIG=) Tj (<) Tj (signature) Tj (>) Tj (]) Tj T* ([SIG_OFFSET=) Tj (<) Tj (offset to signature in the buffer) Tj (>) Tj (]) Tj T* ([Name=) Tj (<) Tj (SMI name) Tj (>) Tj (]) Tj T* ([Desc=) Tj (<) Tj (SMI description) Tj (>) Tj (]) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 373.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Where:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 367.4236 cm
Q
q
1 0 0 1 57.02362 271.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 78 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg ([]) Tj /F1 10 Tf (: optional line) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 72 cm
Q
q
1 0 0 1 20 60 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (*) Tj /F1 10 Tf (: Don\222t Care \(the module will replace * with 0x0\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 54 cm
Q
q
1 0 0 1 20 30 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (PTR) Tj /F1 10 Tf (: Physical address SMI handler will write to \(the module will replace PTR with physical address) Tj T* (provided as a command-line argument\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (VAL) Tj /F1 10 Tf (: Value SMI handler will write to PTR address \(the module will replace VAL with hardcoded) Tj T* (_FILL_VALUE_xx\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 271.4236 cm
Q
q
1 0 0 1 57.02362 253.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 227.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.smm.smm_ptr) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.smm.smm_ptr -a fuzzmore,0x0:0xFF -l smm.log) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 207.4236 cm
Q
q
1 0 0 1 57.02362 150.6236 cm
1 .894118 .894118 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Warning) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This is a potentially destructive test) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
1 .4 .4 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 144.6236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (75 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1199 0 obj
<<
/Length 6582
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (uefi package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 693.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (reputation module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 639.8236 cm
q
BT 1 0 0 1 0 38 Tm -0.036353 Tw 12 TL /F1 10 Tf 0 0 0 rg (This module checks current contents of UEFI firmware ROM or specified firmware image for bad EFI binaries) Tj T* 0 Tw (as per the VirusTotal API. These can be EFI firmware volumes, EFI executable binaries \(PEI modules, DXE) Tj T* (drivers..\) or EFI sections. The module can find EFI binaries by their UI names, EFI GUIDs,) Tj T* (MD5/SHA-1/SHA-256 hashes or contents matching specified regular expressions.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 621.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Important! This module can only detect bad or vulnerable EFI modules based on the file\222s reputation on VT.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 605.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 474.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 118 Tm  T* ET
q
1 0 0 1 20 116 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 0 0 rg (chipsec_main.py -i -m tools.uefi.reputation -a <) Tj (vt_api_key) Tj (>) Tj ([,) Tj (<) Tj (vt_threshold) Tj (>) Tj (,) Tj (<) Tj (fw_image) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 103 Tm  T* ET
q
1 0 0 1 20 89 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F2 10 Tf 0 0 0 rg (vt_api_key : ) Tj /F4 10 Tf (API key to VirusTotal. Can be obtained by visting) Tj T* 0 .4 .6 rg (https://www.virustotal.com/gui/join-us) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 20 74 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This argument must be specified.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 46 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F2 10 Tf 0 0 0 rg (vt_threshold : ) Tj /F4 10 Tf (The minimal number of different AV vendors on VT which must claim an EFI module) Tj T* (is malicious) Tj T* ET
Q
Q
q
1 0 0 1 20 31 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (before failing the test. Defaults to 10.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 15 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 0 0 rg (fw_image : ) Tj /F4 10 Tf (Full file path to UEFI firmware image) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (If not specified, the module will dump firmware image directly from ROM) Tj T* ET
Q
Q
q
Q
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 462.8236 cm
Q
q
1 0 0 1 57.02362 406.0236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Requires virustotal-api) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 400.0236 cm
Q
q
1 0 0 1 57.02362 350.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (s3script_modify module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 320.4236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (This module will attempt to modify the S3 Boot Script on the platform. Doing this could cause the platform to) Tj T* (malfunction. Use with care!) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 304.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 134.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 156.8 Tm  T* ET
q
1 0 0 1 20 154.8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Replacing existing opcode:) Tj T* ET
Q
Q
q
1 0 0 1 20 71.2 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 82.8 re B*
Q
q
BT 1 0 0 1 0 68.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (chipsec_main.py -m tools.uefi.s3script_modify -a replace_op,) Tj (<) Tj (reg_opcode) Tj (>) Tj (,) Tj (<) Tj (address) Tj (>) Tj (,) Tj (<) Tj (value) Tj (>) Tj  T* (    ) Tj (<) Tj (reg_opcode) Tj (>) Tj ( = pci_wr|mmio_wr|io_wr|pci_rw|mmio_rw|io_rw) Tj T*  T* (chipsec_main.py -m tools.uefi.s3script_modify -a replace_op,mem[,) Tj (<) Tj (address) Tj (>) Tj (,) Tj (<) Tj (value) Tj (>) Tj (]) Tj T*  T* (chipsec_main.py -m tools.uefi.s3script_modify -a replace_op,dispatch``) Tj T*  T* (chipsec_main.py -m tools.uefi.s3script_modify -a replace_op,dispatch_ep``) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 20 45.2 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Adding new opcode:) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (chipsec_main.py -m tools.uefi.s3script_modify -a add_op,) Tj (<) Tj (reg_opcode) Tj (>) Tj (,) Tj (<) Tj (address) Tj (>) Tj (,) Tj (<) Tj (value) Tj (>) Tj (,) Tj (<) Tj (width) Tj (>) Tj  T* (    ) Tj (<) Tj (reg_opcode) Tj (>) Tj ( = pci_wr|mmio_wr|io_wr) Tj T*  T* (chipsec_main.py -m tools.uefi.s3script_modify -a add_op,dispatch[,) Tj (<) Tj (entrypoint) Tj (>) Tj (]) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 116.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 90.62362 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.uefi.s3script_modify -a replace_op,) Tj (<) Tj (reg_opcode) Tj (>) Tj (,) Tj (<) Tj (address) Tj (>) Tj (,) Tj (<) Tj (value) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj (   ) Tj (<) Tj (reg_opcode) Tj (>) Tj ( = pci_wr|mmio_wr|io_wr|pci_rw|mmio_rw|io_rw) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (76 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1200 0 obj
<<
/Length 7408
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 729.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (The option will look for a script opcode that writes to PCI config, MMIO or I/O registers and modify the) Tj T* (opcode to write the given value to the register with the given address.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 699.0236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (After executing this, if the system is vulnerable to boot script modification, the hardware configuration will) Tj T* (have changed according to given <) Tj (reg_opcode) Tj (>) Tj (.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 682.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.uefi.s3script_modify -a replace_op,mem) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 650.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (The option will look for a script opcode that writes to memory and modify the opcode to write the given value) Tj T* (to the given address.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 632.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (By default this test will allocate memory and write write ) Tj /F3 10 Tf (0xB007B007) Tj /F1 10 Tf ( that location.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 602.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (After executing this, if the system is vulnerable to boot script modification, you should find the given value in) Tj T* (the allocated memory location.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 586.2236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.uefi.s3script_modify -a replace_op,dispatch) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 554.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (The option will look for a dispatch opcode in the script and modify the opcode to point to a different entry) Tj T* (point. The new entry point will contain a HLT instruction.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 524.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.103627 Tw (After executing this, if the system is vulnerable to boot script modification, the system should hang on resume) Tj T* 0 Tw (from S3.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 507.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.uefi.s3script_modify -a replace_op,dispatch_ep) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 475.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (The option will look for a dispatch opcode in the script and will modify memory at the entry point for that) Tj T* (opcode. The modified instructions will contain a HLT instruction.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 445.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (After executing this, if the system is vulnerable to dispatch opcode entry point modification, the system) Tj T* (should hang on resume from S3.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 419.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.uefi.s3script_modify -a add_op,) Tj (<) Tj (reg_opcode) Tj (>) Tj (,) Tj (<) Tj (address) Tj (>) Tj (,) Tj (<) Tj (value) Tj (>) Tj (,) Tj (<) Tj (width) Tj (>) Tj  T* (>) Tj (>) Tj (>) Tj (   ) Tj (<) Tj (reg_opcode) Tj (>) Tj ( = pci_wr|mmio_wr|io_wr) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 399.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The option will add a new opcode which writes to PCI config, MMIO or I/O registers with specified values.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 383.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.uefi.s3script_modify -a add_op,dispatch) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 351.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (The option will add a new DISPATCH opcode to the script with entry point to either existing or newly) Tj T* (allocated memory.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 301.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (scan_blocked module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 247.8236 cm
q
BT 1 0 0 1 0 38 Tm 12 TL /F1 10 Tf 0 0 0 rg (This module checks current contents of UEFI firmware ROM or specified firmware image for blocked EFI) Tj T* (binaries which can be EFI firmware volumes, EFI executable binaries \(PEI modules, DXE drivers..\) or EFI) Tj T* (sections. The module can find EFI binaries by their UI names, EFI GUIDs, MD5/SHA-1/SHA-256 hashes or) Tj T* (contents matching specified regular expressions.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 217.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.088083 Tw (Important! This module can only detect what it knows about from its config file. If a bad or vulnerable binary is) Tj T* 0 Tw (not detected then its \221signature\222 needs to be added to the config.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 201.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 123.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 65 Tm  T* ET
q
1 0 0 1 20 63 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.uefi.scan_blocked) Tj ( ) Tj ([-a) Tj ( ) Tj (<) Tj (fw_image) Tj (>) Tj (,) Tj (<) Tj (blockedlist) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 50 Tm  T* ET
q
1 0 0 1 20 54 cm
Q
q
1 0 0 1 20 54 cm
Q
q
1 0 0 1 20 30 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (fw_image) Tj /F1 10 Tf ( Full file path to UEFI firmware image. If not specified, the module will dump) Tj T* (firmware image directly from ROM) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (blockedlist) Tj /F1 10 Tf ( JSON file with configuration of blocked EFI binaries \(default =) Tj T* /F3 10 Tf (blockedlist.json) Tj /F1 10 Tf (\). Config file should be located in the same directory as this module) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 105.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 89.42362 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.uefi.scan_blocked) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (77 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1201 0 obj
<<
/Length 7943
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 729.0236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Dumps UEFI firmware image from flash memory device, decodes it and checks for blocked EFI modules) Tj T* (defined in the default config ) Tj /F3 10 Tf (blockedlist.json) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 712.6236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i --no_driver -m tools.uefi.scan_blocked -a uefi.rom,blockedlist.json) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 680.6236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Decodes ) Tj /F3 10 Tf (uefi.rom) Tj /F1 10 Tf ( binary with UEFI firmware image and checks for blocked EFI modules defined in) Tj T* /F3 10 Tf (blockedlist.json) Tj /F1 10 Tf ( config) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 668.6236 cm
Q
q
1 0 0 1 57.02362 599.8236 cm
.933333 .933333 .933333 rg
n 0 68.8 481.2283 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 32 cm
Q
q
1 0 0 1 8 32 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm -0.124215 Tw 12 TL /F3 10 Tf 0 0 0 rg (-i) Tj /F1 10 Tf ( and ) Tj /F3 10 Tf (--no_driver) Tj /F1 10 Tf ( arguments can be used in this case because the test does not depend on the) Tj T* 0 Tw (platform and no kernel driver is required when firmware image is specified) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 481.2283 68.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 68.8 l S
n 481.2283 0 m 481.2283 68.8 l S
Q
Q
q
1 0 0 1 57.02362 593.8236 cm
Q
q
1 0 0 1 57.02362 544.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (scan_image module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 514.2236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (The module can generate a list of EFI executables from \(U\)EFI firmware file or extracted from flash ROM,) Tj T* (and then later check firmware image in flash ROM or file against this list of expected executables) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 498.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 348.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 137 Tm  T* ET
q
1 0 0 1 20 135 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (tools.uefi.scan_image) Tj ( ) Tj ([-a) Tj ( ) Tj (generate|check,) Tj (<) Tj (json) Tj (>) Tj (,) Tj (<) Tj (fw_image) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 122 Tm  T* ET
q
1 0 0 1 20 126 cm
Q
q
1 0 0 1 20 126 cm
Q
q
1 0 0 1 20 99 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 12 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 12 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (generate) Tj /F2 10 Tf ( Generates a list of EFI executable binaries from the UEFI) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (firmware image \(default\)) Tj T* ET
Q
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 93 cm
Q
q
1 0 0 1 20 66 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 12 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 12 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (check) Tj /F2 10 Tf ( Decodes UEFI firmware image and checks all EFI executable) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (binaries against a specified list) Tj T* ET
Q
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 60 cm
Q
q
1 0 0 1 20 33 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 12 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 12 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (json) Tj /F2 10 Tf ( JSON file with configuration of allowed list EFI) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (executables \(default = ) Tj /F3 10 Tf (efilist.json) Tj /F1 10 Tf (\)) Tj T* ET
Q
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 27 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 12 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 12 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (fw_image) Tj /F2 10 Tf ( Full file path to UEFI firmware image. If not specified,) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (the module will dump firmware image directly from ROM) Tj T* ET
Q
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 330.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 313.8236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main -m tools.uefi.scan_image) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 293.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Creates a list of EFI executable binaries in ) Tj /F3 10 Tf (efilist.json) Tj /F1 10 Tf ( from the firmware image extracted from ROM) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 277.4236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main -i -n -m tools.uefi.scan_image -a generate,efilist.json,uefi.rom) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 257.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Creates a list of EFI executable binaries in ) Tj /F3 10 Tf (efilist.json) Tj /F1 10 Tf ( from ) Tj /F3 10 Tf (uefi.rom) Tj /F1 10 Tf ( firmware binary) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 241.0236 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 480.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main -i -n -m tools.uefi.scan_image -a check,efilist.json,uefi.rom) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 57.02362 209.0236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Decodes ) Tj /F3 10 Tf (uefi.rom) Tj /F1 10 Tf ( UEFI firmware image binary and checks all EFI executables in it against a list defined in) Tj T* /F3 10 Tf (efilist.json) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 197.0236 cm
Q
q
1 0 0 1 57.02362 128.2236 cm
.933333 .933333 .933333 rg
n 0 68.8 481.2283 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 32 cm
Q
q
1 0 0 1 8 32 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (-i) Tj /F1 10 Tf ( and ) Tj /F3 10 Tf (-n) Tj /F1 10 Tf ( arguments can be used when specifying firmware file because the module doesn\222t) Tj T* (depend on the platform and doesn\222t need kernel driver) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 481.2283 68.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 68.8 l S
n 481.2283 0 m 481.2283 68.8 l S
Q
Q
q
1 0 0 1 57.02362 122.2236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (78 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1202 0 obj
<<
/Length 7508
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (uefivar_fuzz module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 725.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The module is fuzzing UEFI Variable interface.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 695.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (The module is using UEFI SetVariable interface to write new UEFI variables to SPI flash NVRAM with) Tj T* (randomized name/attributes/GUID/data/size.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 679.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 664.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (tools.uefi.uefivar_fuzz) Tj ( ) Tj ([-a) Tj ( ) Tj (<) Tj (options) Tj (>) Tj (]) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 646.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Options:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 640.4236 cm
Q
q
1 0 0 1 57.02362 532.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 96 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg ([-a) Tj ( ) Tj (<) Tj (test) Tj (>) Tj (,) Tj (<) Tj (iterations) Tj (>) Tj (,) Tj (<) Tj (seed) Tj (>) Tj (,) Tj (<) Tj (test_case) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (test) Tj /F1 10 Tf ( : UEFI variable interface to fuzz \(all, name, guid, attrib, data, size\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (iterations) Tj /F1 10 Tf ( : Number of tests to perform \(default = 1000\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (seed) Tj /F1 10 Tf ( : RNG seed to use) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (test_case) Tj /F1 10 Tf ( : Test case # to skip to \(combined with seed, can be used to skip to failing test\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 20 18 cm
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (All module arguments are optional) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 532.4236 cm
Q
q
1 0 0 1 57.02362 516.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples::) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 468.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 35.2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 44.4 re B*
Q
q
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.uefi.uefivar_fuzz) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.uefi.uefivar_fuzz -a all,100000) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.uefi.uefivar_fuzz -a data,1000,123456789) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m tools.uefi.uefivar_fuzz -a name,1,123456789,94) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 456.2236 cm
Q
q
1 0 0 1 57.02362 381.4236 cm
.933333 .933333 .933333 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module returns a WARNING by default to indicate that a manual review is needed.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Writes may generate \221ERROR\222s, this can be expected behavior if the environment rejects them.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 375.4236 cm
Q
q
1 0 0 1 57.02362 363.4236 cm
Q
q
1 0 0 1 57.02362 276.6236 cm
1 .894118 .894118 rg
n 0 86.8 481.2283 -86.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 68.8 Tm  T* ET
q
1 0 0 1 8 62 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Warning) Tj T* ET
Q
Q
q
1 0 0 1 8 50 cm
Q
q
1 0 0 1 8 50 cm
Q
q
1 0 0 1 8 38 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module modifies contents of non-volatile SPI flash memory \(UEFI Variable NVRAM\).) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 32 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (This may render system UNBOOTABLE if firmware doesn\222t properly handle variable update/delete) Tj T* (operations.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
1 .4 .4 RG
.5 w
n 0 86.8 m 481.2283 86.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 86.8 l S
n 481.2283 0 m 481.2283 86.8 l S
Q
Q
q
1 0 0 1 57.02362 270.6236 cm
Q
q
1 0 0 1 57.02362 258.6236 cm
Q
q
1 0 0 1 57.02362 183.8236 cm
.933333 1 .8 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Evaluate the platform for expected behavior to determine PASS/FAIL.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior can include platform stability and retaining protections.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 177.8236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (79 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1203 0 obj
<<
/Length 6344
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (vmm package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 693.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (hv package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 644.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (define module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 626.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Hyper-V specific defines) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 576.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (hypercall module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 558.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Hyper-V specific hypercall functionality) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 509.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (hypercallfuzz module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 491.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Hyper-V hypercall fuzzer) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 475.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 20.6378 322.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 140 Tm  T* ET
q
1 0 0 1 20 138 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.hv.hypercall) Tj ( ) Tj (-a) Tj ( ) Tj (<) Tj (mode) Tj (>) Tj ([,) Tj (<) Tj (vector) Tj (>) Tj (,) Tj (<) Tj (iterations) Tj (>) Tj (]) Tj ( ) Tj (-l) Tj ( ) Tj (log.txt) Tj T* ET
Q
Q
q
1 0 0 1 20 132 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 126 cm
Q
q
1 0 0 1 20 126 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 75 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 75 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (mode) Tj /F1 10 Tf ( fuzzing mode) Tj T* ET
Q
Q
q
1 0 0 1 23 69 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (=) Tj ( ) Tj (status-fuzzing) Tj /F1 10 Tf ( finding parameters with hypercall success status) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (=) Tj ( ) Tj (params-info) Tj /F1 10 Tf ( shows input parameters valid ranges) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (=) Tj ( ) Tj (params-fuzzing) Tj /F1 10 Tf ( parameters fuzzing based on their valid ranges) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (=) Tj ( ) Tj (custom-fuzzing) Tj /F1 10 Tf ( fuzzing of known hypercalls) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (vector) Tj /F1 10 Tf ( hypercall vector) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (iterations) Tj /F1 10 Tf ( number of hypercall iterations) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 304.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Note: the fuzzer is incompatible with native VMBus driver \() Tj /F3 10 Tf (vmbus.sys) Tj /F1 10 Tf (\). To use it, remove ) Tj /F3 10 Tf (vmbus.sys) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 254.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (synth_dev module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 236.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Hyper-V VMBus synthetic device generic fuzzer) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 218.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 212.4236 cm
Q
q
1 0 0 1 57.02362 146.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 54 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Print channel offers:) Tj T* ET
Q
Q
q
1 0 0 1 20 36 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.hv.synth_dev) Tj ( ) Tj (-a) Tj ( ) Tj (info) Tj T* ET
Q
Q
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Fuzzing device with specified relid:) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.hv.synth_dev) Tj ( ) Tj (-a) Tj ( ) Tj (fuzz,) Tj (<) Tj (relid) Tj (>) Tj ( ) Tj (-l) Tj ( ) Tj (log.txt) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 146.4236 cm
Q
q
1 0 0 1 57.02362 128.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Note: the fuzzer is incompatible with native VMBus driver \() Tj /F3 10 Tf (vmbus.sys) Tj /F1 10 Tf (\). To use it, remove ) Tj /F3 10 Tf (vmbus.sys) Tj T* ET
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (80 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1204 0 obj
<<
/Length 6751
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (synth_kbd module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 725.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Hyper-V VMBus synthetic keyboard fuzzer. Fuzzes inbound ring buffer in VMBus virtual keyboard device.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 709.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 694.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.hv.synth_kbd) Tj ( ) Tj (-a) Tj ( ) Tj (fuzz) Tj ( ) Tj (-l) Tj ( ) Tj (log.txt) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 676.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Note: the fuzzer is incompatible with native VMBus driver \() Tj /F3 10 Tf (vmbus.sys) Tj /F1 10 Tf (\). To use it, remove ) Tj /F3 10 Tf (vmbus.sys) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 626.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (vmbus module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 608.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Hyper-V VMBus functionality) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 559.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (vmbusfuzz module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 541.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Hyper-V VMBus generic fuzzer) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 525.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 420.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 92 Tm  T* ET
q
1 0 0 1 20 90 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.hv.vmbusfuzz) Tj ( ) Tj (-a) Tj ( ) Tj (fuzz,) Tj (<) Tj (parameters) Tj (>) Tj T* ET
Q
Q
q
1 0 0 1 20 72 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Parameters:) Tj T* ET
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (all) Tj /F1 10 Tf ( : Fuzzing all bytes) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (hv) Tj /F1 10 Tf ( : Fuzzing HyperV message header) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (vmbus) Tj /F1 10 Tf ( : Fuzzing HyperV message body / VMBUS message) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (pos) Tj (>) Tj (,) Tj (<) Tj (size) Tj (>) Tj /F1 10 Tf ( : Fuzzing number of bytes at specific position) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 404.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 384.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.hv.vmbusfuzz -a fuzz,all -l log.txt) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 372.8236 cm
Q
q
1 0 0 1 57.02362 280.0236 cm
.933333 .933333 .933333 rg
n 0 92.8 481.2283 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 56 cm
Q
q
1 0 0 1 8 56 cm
Q
q
1 0 0 1 8 44 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The fuzzer is incompatible with native VMBus driver \() Tj /F3 10 Tf (vmbus.sys) Tj /F1 10 Tf (\). To use it, remove ) Tj /F3 10 Tf (vmbus.sys) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Returns a Warning by default) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (System may be in an unknown state, further evaluation may be needed) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 481.2283 92.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 92.8 l S
n 481.2283 0 m 481.2283 92.8 l S
Q
Q
q
1 0 0 1 57.02362 274.0236 cm
Q
q
1 0 0 1 57.02362 262.0236 cm
Q
q
1 0 0 1 57.02362 187.2236 cm
.933333 1 .8 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module is designed to run in a VM environment) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior on physical HW is undefined) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 181.2236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (81 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1205 0 obj
<<
/Length 6454
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 743.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (vbox package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 693.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (vbox_crash_apicbase module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 675.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Oracle VirtualBox CVE-2015-0377 check) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 659.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 608.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 38 Tm  T* ET
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (PoC test for Host OS Crash when writing to IA32_APIC_BASE MSR \(Oracle VirtualBox) Tj T* (CVE-2015-0377\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 .4 .6 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (http://www.oracle.com/technetwork/topics/security/cpujan2015-1972971.html) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 592.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 577.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.vbox_crash_apicbase) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 561.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 542.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.vbox_crash_apicbase) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 526.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Registers used:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 505.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IA32_APIC_BASE) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 493.4236 cm
Q
q
1 0 0 1 57.02362 436.6236 cm
1 .894118 .894118 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Warning) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Module can cause VMM/Host OS to crash; if so, this is a FAILURE) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
1 .4 .4 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 430.6236 cm
Q
q
1 0 0 1 57.02362 381.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (xen package) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 331.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (define module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 313.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Xen specific defines) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 263.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (hypercall module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 245.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Xen specific hypercall functionality) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 196.2236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (hypercallfuzz module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 178.2236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Xen hypercall fuzzer) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 162.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 38.6378 77.54291 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 71.68071 Tm  T* ET
q
1 0 0 1 20 69.68071 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.xen.hypercallfuzz) Tj ( ) Tj (-a) Tj ( ) Tj (<) Tj (mode) Tj (>) Tj ([,) Tj (<) Tj (vector) Tj (>) Tj (,) Tj (<) Tj (iter) Tj (ations) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 63.68071 cm
Q
q
1 0 0 1 20 63.68071 cm
Q
q
1 0 0 1 20 9 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 39.68071 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 39.68071 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (mode) Tj /F1 10 Tf ( : fuzzing mode) Tj T* ET
Q
Q
q
1 0 0 1 23 33.68071 cm
Q
q
1 0 0 1 23 -2.319291 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (help) Tj /F1 10 Tf ( : Prints this help) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (info) Tj /F1 10 Tf ( : Hypervisor information) Tj T* ET
Q
Q
q
Q
Q
q
Q
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (82 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1206 0 obj
<<
/Length 8556
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 660.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 80 Tm  T* ET
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 41 Tm  T* ET
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (fuzzing) Tj /F1 10 Tf ( : Fuzzing specified hypercall) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (fuzzing-all) Tj /F1 10 Tf ( : Fuzzing all hypercalls) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (fuzzing-all-randomly) Tj /F1 10 Tf ( : Fuzzing random hypercalls) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (vector) Tj (>) Tj /F1 10 Tf ( : Code or name of a hypercall to be fuzzed \(use info\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (iterations) Tj (>) Tj /F1 10 Tf ( : Number of fuzzing iterations) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 644.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 607.8122 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 23.21143 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
.932905 0 0 .932905 0 0 cm
q
1 0 0 1 4.4 .428768 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 493.6 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.xen.hypercallfuzz -a fuzzing,10 -l log.txt) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.xen.hypercallfuzz -a fuzzing-all,50 -l log.txt) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.xen.hypercallfuzz -a fuzzing-all-randomly,10,0x10000000 -l log.txt) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 595.8122 cm
Q
q
1 0 0 1 57.02362 521.0122 cm
.933333 .933333 .933333 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Returns a Warning by default) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (System may be in an unknown state, further evaluation may be needed) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 515.0122 cm
Q
q
1 0 0 1 57.02362 503.0122 cm
Q
q
1 0 0 1 57.02362 428.2122 cm
.933333 1 .8 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module is designed to run in a VM environment) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior on physical HW is undefined) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 422.2122 cm
Q
q
1 0 0 1 57.02362 372.6122 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (xsa188 module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 354.6122 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (This module triggers host crash on vulnerable Xen 4.4) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 338.6122 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 278.6122 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 47 Tm  T* ET
q
1 0 0 1 20 51 cm
Q
q
1 0 0 1 20 51 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 36 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 36 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 .4 .6 rg (Proof-of-concept module for Xen XSA-188) Tj  T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CVE-2016-7154: \223use after free in FIFO event channel code\224) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Discovered by Mikhail Gorobets) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 262.6122 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 247.6122 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.xen.xsa188) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 231.6122 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 212.2122 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.xen.xsa188) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 200.2122 cm
Q
q
1 0 0 1 57.02362 125.4122 cm
.933333 .933333 .933333 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Returns a Warning by default) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (System may be in an unknown state, further evaluation may be needed) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 119.4122 cm
Q
q
1 0 0 1 57.02362 107.4122 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (83 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1207 0 obj
<<
/Length 8213
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 678.2236 cm
.933333 1 .8 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module is designed to run in a VM environment) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior on physical HW is undefined) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 672.2236 cm
Q
q
1 0 0 1 57.02362 622.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (common module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 604.6236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Common functionality for VMM related modules/tools) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 555.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (cpuid_fuzz module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 537.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Simple CPUID VMM emulation fuzzer) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 521.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 488.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 20 Tm  T* ET
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.cpuid_fuzz) Tj ( ) Tj ([-a) Tj ( ) Tj (random]) Tj T* ET
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (random) Tj /F1 10 Tf ( : Fuzz in random order \(default is sequential\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 472.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Where:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 451.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg ([]) Tj /F1 10 Tf (: optional line) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 435.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 396.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 25.6 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.cpuid_fuzz) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.cpuid_fuzz -l log.txt) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.cpuid_fuzz -a random) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 380.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Additional options set within the module:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 233.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 134 Tm  T* ET
q
1 0 0 1 20 138 cm
Q
q
1 0 0 1 20 138 cm
Q
q
1 0 0 1 20 126 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_NO_EAX_TO_FUZZ) Tj /F1 10 Tf ( : No of EAX values to fuzz within each step) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 120 cm
Q
q
1 0 0 1 20 108 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_EAX_FUZZ_STEP) Tj /F1 10 Tf ( : Step to fuzz range of EAX values) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 90 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_NO_ITERATIONS_TO_FUZZ) Tj /F1 10 Tf ( : Number of iterations if ) Tj /F4 10 Tf (random) Tj /F1 10 Tf ( chosen) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_FUZZ_ECX_RANDOM) Tj /F1 10 Tf ( : Fuzz ECX with random values?) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_MAX_ECX) Tj /F1 10 Tf ( : Max ECX value) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_EXCLUDE_CPUID) Tj /F1 10 Tf ( : Exclude the following EAX values from fuzzing) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_FLUSH_LOG_EACH_ITER) Tj /F1 10 Tf ( : Flush log file after each iteration) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_LOG_OUT_RESULTS) Tj /F1 10 Tf ( : Log output results) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 221.4236 cm
Q
q
1 0 0 1 57.02362 146.6236 cm
.933333 .933333 .933333 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Returns a Warning by default) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (System may be in an unknown state, further evaluation may be needed) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 140.6236 cm
Q
q
1 0 0 1 57.02362 128.6236 cm
Q
q
1 0 0 1 57.02362 83.82362 cm
.933333 1 .8 rg
n 0 44.8 481.2283 -44.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 26.8 Tm  T* ET
q
1 0 0 1 8 20 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 44.8 m 481.2283 44.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 44.8 l S
n 481.2283 0 m 481.2283 44.8 l S
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (84 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1208 0 obj
<<
/Length 9124
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 707.0236 cm
.933333 1 .8 rg
n 0 46 481.2283 -46 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 28 Tm  T* ET
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module is designed to run in a VM environment) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior on physical HW is undefined) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 46 m 481.2283 46 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 46 l S
n 481.2283 0 m 481.2283 46 l S
Q
Q
q
1 0 0 1 57.02362 701.0236 cm
Q
q
1 0 0 1 57.02362 651.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (ept_finder module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 633.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Extended Page Table \(EPT\) Finder) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 617.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 20.6378 524.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 80 Tm  T* ET
q
1 0 0 1 20 78 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.ept_finder) Tj ( ) Tj ([-a) Tj ( ) Tj (dump,) Tj (<) Tj (file_name) Tj (>) Tj (|file,) Tj (<) Tj (file_name) Tj (>) Tj (,) Tj (<) Tj (revision_id) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 72 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (dump) Tj /F1 10 Tf ( : Dump contents) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (file) Tj /F1 10 Tf ( : Load contents from file) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (file_name) Tj (>) Tj /F1 10 Tf ( : File name to read from or dump to) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (revision_id) Tj (>) Tj /F1 10 Tf ( : Revision ID \(hex\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 508.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Where:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 487.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg ([]) Tj /F1 10 Tf (: optional line) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 471.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 432.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 25.6 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.ept_finder) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.ept_finder -a dump,my_file.bin) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.ept_finder -a file,my_file.bin,0x0) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 420.8236 cm
Q
q
1 0 0 1 57.02362 346.0236 cm
.933333 1 .8 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module is designed to run in a VM environment) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior on physical HW is undefined) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 340.0236 cm
Q
q
1 0 0 1 57.02362 290.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (hypercallfuzz module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 272.4236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Pretty simple VMM hypercall fuzzer) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 256.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 11.6378 130.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 113 Tm  T* ET
q
1 0 0 1 20 111 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.hypercallfuzz) Tj ( ) Tj ([-a) Tj ( ) Tj (<) Tj (mode) Tj (>) Tj (,) Tj (<) Tj (vector_reg) Tj (>) Tj (,) Tj (<) Tj (maxval) Tj (>) Tj (,) Tj (<) Tj (iterations) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 105 cm
Q
q
1 0 0 1 20 105 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 36 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 36 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (mode) Tj /F2 10 Tf ( : ) Tj /F4 10 Tf (Hypercall fuzzing mode) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (exhaustive) Tj /F1 10 Tf ( : Fuzz all arguments exhaustively in range ) Tj /F3 10 Tf ([0:) Tj (<) Tj (maxval) Tj (>) Tj (]) Tj /F1 10 Tf ( \(default\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (random) Tj /F1 10 Tf ( : Send random values in all registers in range ) Tj /F3 10 Tf ([0:) Tj (<) Tj (maxval) Tj (>) Tj (]) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (vector_reg) Tj /F1 10 Tf ( : Hypercall vector register) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (maxval) Tj /F1 10 Tf ( : Maximum value of each register) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (iterations) Tj /F1 10 Tf ( : Number of iterations in random mode) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 114.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Where:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 93.42362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg ([]) Tj /F1 10 Tf (: optional line) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (85 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1209 0 obj
<<
/Length 9466
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 712.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.hypercallfuzz) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.hypercallfuzz -a random,22,0xFFFF,1000) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 696.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Additional options set within the module:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 585.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 98 Tm  T* ET
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 90 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (DEFAULT_VECTOR_MAXVAL) Tj /F1 10 Tf ( : Default maximum value) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (DEFAULT_MAXVAL_EXHAUSTIVE) Tj /F1 10 Tf ( : Default maximum value for exhaustive testing) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (DEFAULT_MAXVAL_RANDOM) Tj /F1 10 Tf ( : Default maximum value for random testing) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (DEFAULT_RANDOM_ITERATIONS) Tj /F1 10 Tf ( : Default iterations for random testing) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_FLUSH_LOG_EACH_ITER) Tj /F1 10 Tf ( : Set to flush log after each iteration) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_LOG_ALL_GPRS) Tj /F1 10 Tf ( : Display log of each iteration values) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 573.0236 cm
Q
q
1 0 0 1 57.02362 498.2236 cm
.933333 .933333 .933333 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Returns a Warning by default) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (System may be in an unknown state, further evaluation may be needed) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 492.2236 cm
Q
q
1 0 0 1 57.02362 480.2236 cm
Q
q
1 0 0 1 57.02362 405.4236 cm
.933333 1 .8 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module is designed to run in a VM environment) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior on physical HW is undefined) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 399.4236 cm
Q
q
1 0 0 1 57.02362 349.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (iofuzz module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 331.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Simple port I/O VMM emulation fuzzer) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 315.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 207.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 95 Tm  T* ET
q
1 0 0 1 20 93 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.iofuzz) Tj ( ) Tj ([-a) Tj ( ) Tj (<) Tj (mode) Tj (>) Tj (,) Tj (<) Tj (count) Tj (>) Tj (,) Tj (<) Tj (iterations) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 87 cm
Q
q
1 0 0 1 20 87 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 36 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 36 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (mode) Tj (>) Tj /F2 10 Tf ( : ) Tj /F4 10 Tf (SMI handlers testing mode) Tj T* ET
Q
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (exhaustive) Tj /F1 10 Tf ( : Fuzz all I/O ports exhaustively \(default\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (random) Tj /F1 10 Tf ( : Fuzz randomly chosen I/O ports) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (count) Tj (>) Tj /F1 10 Tf ( : Number of times to write to each port \(default = 1000\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (iterations) Tj (>) Tj /F1 10 Tf ( : Number of I/O ports to fuzz \(default = 1000000 in random mode\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 191.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Where:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 170.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg ([]) Tj /F1 10 Tf (: optional line) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 154.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 125.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.iofuzz) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.iofuzz -a random,9000,4000000) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 109.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Additional options set within the module:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 82.82362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 14 Tm  T* ET
q
1 0 0 1 20 18 cm
Q
q
1 0 0 1 20 18 cm
Q
q
1 0 0 1 20 6 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (MAX_PORTS) Tj /F1 10 Tf ( : Maximum ports) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (86 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1210 0 obj
<<
/Length 9222
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 648.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 92 Tm  T* ET
q
1 0 0 1 20 90 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (MAX_PORT_VALUE) Tj /F1 10 Tf ( : Maximum port value to use) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (DEFAULT_PORT_WRITE_COUNT) Tj /F1 10 Tf ( : Default port write count if not specified with switches) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (DEFAULT_RANDOM_ITERATIONS) Tj /F1 10 Tf ( : Default port write iterations if not specified with switches) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_FLUSH_LOG_EACH_ITER) Tj /F1 10 Tf ( : Flush log after each iteration) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_FUZZ_SPECIAL_VALUES) Tj /F1 10 Tf ( : Specify to use 1-2-4 byte values) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_EXCLUDE_PORTS) Tj /F1 10 Tf ( : Ports to exclude \(list\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 636.0236 cm
Q
q
1 0 0 1 57.02362 561.2236 cm
.933333 .933333 .933333 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Returns a Warning by default) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (System may be in an unknown state, further evaluation may be needed) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 555.2236 cm
Q
q
1 0 0 1 57.02362 543.2236 cm
Q
q
1 0 0 1 57.02362 468.4236 cm
.933333 1 .8 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module is designed to run in a VM environment) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior on physical HW is undefined) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 462.4236 cm
Q
q
1 0 0 1 57.02362 412.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (msr_fuzz module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 394.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Simple CPU Module Specific Register \(MSR\) VMM emulation fuzzer) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 378.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 345.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 20 Tm  T* ET
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.msr_fuzz) Tj ( ) Tj ([-a) Tj ( ) Tj (random]) Tj T* ET
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (-a) Tj /F1 10 Tf ( : random = use random values \(default = sequential numbering\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 329.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Where:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 308.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg ([]) Tj /F1 10 Tf (: optional line) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 292.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 263.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 16 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 25.2 re B*
Q
q
BT 1 0 0 1 0 11.2 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.msr_fuzz) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.msr_fuzz -a random) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 247.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Additional options set within the module:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 118.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 116 Tm  T* ET
q
1 0 0 1 20 120 cm
Q
q
1 0 0 1 20 120 cm
Q
q
1 0 0 1 20 108 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_NO_ITERATIONS_TO_FUZZ) Tj /F1 10 Tf ( : Number of iterations to fuzz randomly) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 90 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_READ_MSR) Tj /F1 10 Tf ( : Specify to read MSR when fuzzing it) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_FLUSH_LOG_EACH_MSR) Tj /F1 10 Tf ( : Flush log file before each MSR) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_FUZZ_VALUE_0_all1s) Tj /F1 10 Tf ( : Try all 0 & all 1 values to be written to each MSR) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_FUZZ_VALUE_5A) Tj /F1 10 Tf ( : Try 0x5A values to be written to each MSR) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_FUZZ_VALUE_RND) Tj /F1 10 Tf ( : Try random values to be written to each MSR) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_EXCLUDE_MSR) Tj /F1 10 Tf ( : MSR values to exclude \(list\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 106.8236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (87 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1211 0 obj
<<
/Length 8561
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 678.2236 cm
.933333 .933333 .933333 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Returns a Warning by default) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (System may be in an unknown state, further evaluation may be needed) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 672.2236 cm
Q
q
1 0 0 1 57.02362 660.2236 cm
Q
q
1 0 0 1 57.02362 585.4236 cm
.933333 1 .8 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module is designed to run in a VM environment) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior on physical HW is undefined) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 579.4236 cm
Q
q
1 0 0 1 57.02362 529.8236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (pcie_fuzz module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 511.8236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Simple PCIe device Memory-Mapped I/O \(MMIO\) and I/O ranges VMM emulation fuzzer) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 495.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 426.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 56 Tm  T* ET
q
1 0 0 1 20 54 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.pcie_fuzz) Tj ( ) Tj ([-a) Tj ( ) Tj (<) Tj (bus) Tj (>) Tj ( ) Tj (<) Tj (dev) Tj (>) Tj ( ) Tj (<) Tj (fun) Tj (>) Tj (]) Tj T* ET
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (bus) Tj (>) Tj /F1 10 Tf ( : Bus # to fuzz \(in hex\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (dev) Tj (>) Tj /F1 10 Tf ( : Device # to fuzz \(in hex\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (<) Tj (fun) Tj (>) Tj /F1 10 Tf ( : Function # to fuzz \(in hex\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 410.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Where:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 389.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 8 Tm  T* ET
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg ([]) Tj /F1 10 Tf (: optional line) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 373.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 335.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 25.6 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 34.8 re B*
Q
q
BT 1 0 0 1 0 20.8 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.pcie_fuzz) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.pcie_fuzz -l log.txt) Tj T* (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.pcie_fuzz -a 0 1f 0) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 319.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Additional options set within the module:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 208.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 98 Tm  T* ET
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 90 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (IO_FUZZ) Tj /F1 10 Tf ( : Set to fuzz IO BARs) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (CALC_BAR_SIZE) Tj /F1 10 Tf ( : Set to calculate BAR sizes) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (TIMEOUT) Tj /F1 10 Tf ( : Timeout between memory writes \(seconds\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (ACTIVE_RANGE) Tj /F1 10 Tf ( : Set to fuzz MMIO BAR in Active range) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (BIT_FLIP) Tj /F1 10 Tf ( : Set to fuzz using bit flips) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_EXCLUDE_BAR) Tj /F1 10 Tf ( : BARs to exclude \(list\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 196.2236 cm
Q
q
1 0 0 1 57.02362 121.4236 cm
.933333 .933333 .933333 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Returns a Warning by default) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (System may be in an unknown state, further evaluation may be needed) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 115.4236 cm
Q
q
1 0 0 1 57.02362 103.4236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (88 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1212 0 obj
<<
/Length 8096
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 678.2236 cm
.933333 1 .8 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module is designed to run in a VM environment) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior on physical HW is undefined) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 672.2236 cm
Q
q
1 0 0 1 57.02362 622.6236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (pcie_overlap_fuzz module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 592.6236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (PCIe device Memory-Mapped I/O \(MMIO\) ranges VMM emulation fuzzer which first overlaps MMIO BARs of) Tj T* (all available PCIe devices then fuzzes them by writing garbage if corresponding option is enabled) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 576.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 561.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.pcie_overlap_fuzz) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 545.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 526.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.pcie_overlap_fuzz -l log.txt) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 510.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Additional options set within the module:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 417.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 80 Tm  T* ET
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 72 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (OVERLAP_MODE) Tj /F1 10 Tf ( : Set overlap direction) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (FUZZ_OVERLAP) Tj /F1 10 Tf ( : Set for fuzz overlaps) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (FUZZ_RANDOM) Tj /F1 10 Tf ( : Set to fuzz in random mode) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_EXCLUDE_MMIO_BAR1) Tj /F1 10 Tf ( : List 1 of MMIO bars to exclude) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (_EXCLUDE_MMIO_BAR2) Tj /F1 10 Tf ( : List 2 of MMIO bars to exclude) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 405.2236 cm
Q
q
1 0 0 1 57.02362 330.4236 cm
.933333 .933333 .933333 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Returns a Warning by default) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (System may be in an unknown state, further evaluation may be needed) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 324.4236 cm
Q
q
1 0 0 1 57.02362 312.4236 cm
Q
q
1 0 0 1 57.02362 237.6236 cm
.933333 1 .8 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module is designed to run in a VM environment) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior on physical HW is undefined) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 231.6236 cm
Q
q
1 0 0 1 57.02362 182.0236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (venom module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 164.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (QEMU VENOM vulnerability DoS PoC test) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 148.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 109.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 26 Tm  T* ET
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Module is based on ) Tj 0 .4 .6 rg (PoC by Marcus Meissner) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (VENOM: QEMU vulnerability \(CVE-2015-3456\)) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 93.02362 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 78.02362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main.py) Tj ( ) Tj (-i) Tj ( ) Tj (-m) Tj ( ) Tj (tools.vmm.venom) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (89 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1213 0 obj
<<
/Length 7074
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 741.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 721.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -i -m tools.vmm.venom) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 705.6236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Additional options set within the module:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 630.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 62 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (ITER_COUNT) Tj /F1 10 Tf ( : Iteration count) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (FDC_PORT_DATA_FIFO) Tj /F1 10 Tf ( : FDC DATA FIFO port) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (FDC_CMD_WRVAL) Tj /F1 10 Tf ( : FDC Command write value) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (FD_CMD) Tj /F1 10 Tf ( : FD Command) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 618.6236 cm
Q
q
1 0 0 1 57.02362 543.8236 cm
.933333 .933333 .933333 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Returns a Warning by default) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (System may be in an unknown state, further evaluation may be needed) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 537.8236 cm
Q
q
1 0 0 1 57.02362 525.8236 cm
Q
q
1 0 0 1 57.02362 451.0236 cm
.933333 1 .8 rg
n 0 74.8 481.2283 -74.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 56.8 Tm  T* ET
q
1 0 0 1 8 50 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Important) Tj T* ET
Q
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 38 cm
Q
q
1 0 0 1 8 26 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This module is designed to run in a VM environment) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Behavior on physical HW is undefined) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.666667 .8 .6 RG
.5 w
n 0 74.8 m 481.2283 74.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 74.8 l S
n 481.2283 0 m 481.2283 74.8 l S
Q
Q
q
1 0 0 1 57.02362 445.0236 cm
Q
q
1 0 0 1 57.02362 395.4236 cm
q
1 1 1 RG
.3 w
.439216 .521569 .254902 rg
n -10 0 491.2283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F1 8 Tf 1 1 1 rg (wsmt module) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 353.4236 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (The Windows SMM Security Mitigation Table \(WSMT\) is an ACPI table defined by Microsoft that allows) Tj T* (system firmware to confirm to the operating system that certain security best practices have been) Tj T* (implemented in System Management Mode \(SMM\) software.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 337.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Reference:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 292.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 32 Tm  T* ET
q
1 0 0 1 20 36 cm
Q
q
1 0 0 1 20 36 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 26 Tm 12 TL /F1 10 Tf 0 0 0 rg (See) Tj T* (<) Tj 0 .4 .6 rg (https://docs.microsoft.com/en-us/windows-hardware/design/device-experiences/oem-uefi-wsmt) Tj 0 0 0 rg (>) Tj T* (for more details.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 276.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Usage:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 261.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (chipsec_main) Tj ( ) Tj (-m) Tj ( ) Tj (common.wsmt) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 245.4236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Examples:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 226.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 6.4 Tm  T* ET
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 460.4283 15.6 re B*
Q
q
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F3 8 Tf 0 0 0 rg (>) Tj (>) Tj (>) Tj ( chipsec_main.py -m common.wsmt) Tj T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 214.0236 cm
Q
q
1 0 0 1 57.02362 157.2236 cm
.933333 .933333 .933333 rg
n 0 56.8 481.2283 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F1 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 20 cm
Q
q
1 0 0 1 8 8 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Analysis is only necessary if Windows is the primary OS) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 8 8 cm
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 481.2283 56.8 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 56.8 l S
n 481.2283 0 m 481.2283 56.8 l S
Q
Q
q
1 0 0 1 57.02362 151.2236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (90 - Module & Command Development) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1214 0 obj
<<
/Length 8074
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 733.8236 cm
q
1 1 1 RG
.3 w
0 .290196 .52549 rg
n -10 0 491.2283 25.2 re B*
Q
q
BT 1 0 0 1 0 3.2 Tm 19.2 TL /F1 16 Tf 1 1 1 rg (Contribution and Style Guides) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 677.0236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Python Version) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 659.0236 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (All Python code, and PEP support, must to be limited to the features supported by ) Tj /F2 10 Tf (Python 3.6.8) Tj /F1 10 Tf (.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 641.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This is earliest version of Python utilized by CHIPSEC, the version of the EFI Shell Python.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 584.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Python Coding Style Guide) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 554.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (CHIPSEC mostly follows the PEP8 with some exceptions. This attempts to highlight those as well as clarify) Tj T* (others.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 536.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Consistency and readability are the goal but not at the expense of readability or functionality.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 518.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (If in doubt, follow the existing code style and formatting.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 512.2236 cm
Q
q
1 0 0 1 57.02362 512.2236 cm
Q
q
1 0 0 1 57.02362 464.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (1.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PEP8) Tj T* ET
Q
Q
q
1 0 0 1 23 27 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (PEP 8 is a set of recommended code style guidelines \(conventions\) for Python.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 8) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 458.2236 cm
Q
q
1 0 0 1 57.02362 410.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (2.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Linting tools) Tj T* ET
Q
Q
q
1 0 0 1 23 27 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC includes a Flake8 configuration file) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (CHIPSEC flake8 config) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 404.2236 cm
Q
q
1 0 0 1 57.02362 356.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (3.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Zen of Python) Tj T* ET
Q
Q
q
1 0 0 1 23 27 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Great philosophy around Python building principles.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 20) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 350.2236 cm
Q
q
1 0 0 1 57.02362 285.8236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 49.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (4.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 49.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Headers and Comments) Tj T* ET
Q
Q
q
1 0 0 1 23 43.4 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 34.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Use single line comments, a single hash/number sign/octothorpe \221#\222.) Tj T* ET
Q
Q
q
1 0 0 1 20 16.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Should contain a space immediately after the \221#\222.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 437.4283 15.6 re B*
Q
q
.933333 1 .8 rg
n 0 0 100.8 9.6 re f*
.933333 1 .8 rg
n 100.8 0 0 9.6 re f*
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F6 8 Tf .501961 .501961 .501961 rg (# Good header comment) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 279.8236 cm
Q
q
1 0 0 1 57.02362 186.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 78.2 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (5.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 78.2 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Single vs Double Quotes) Tj T* ET
Q
Q
q
1 0 0 1 23 72.2 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 63.2 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Single quotes are encouraged but can vary with use case.) Tj T* ET
Q
Q
q
1 0 0 1 20 45.2 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Avoid using backslashes \221\\\222 in strings.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 437.4283 44.4 re B*
Q
q
1 .941176 .941176 rg
n 0 28.8 148.8 9.6 re f*
.933333 1 .8 rg
n 148.8 28.8 0 9.6 re f*
1 .941176 .941176 rg
n 0 19.2 144 9.6 re f*
.933333 1 .8 rg
n 144 19.2 0 9.6 re f*
.933333 1 .8 rg
n 0 9.6 0 9.6 re f*
1 .941176 .941176 rg
n 0 0 91.2 9.6 re f*
1 .941176 .941176 rg
n 91.2 0 5.064 9.6 re f*
1 .941176 .941176 rg
n 96.264 0 28.8 9.6 re f*
1 .941176 .941176 rg
n 125.064 0 5.064 9.6 re f*
1 .941176 .941176 rg
n 130.128 0 9.6 9.6 re f*
.933333 1 .8 rg
n 139.728 0 0 9.6 re f*
BT 1 0 0 1 0 30.4 Tm 9.6 TL /F3 8 Tf .729412 .129412 .129412 rg ('This is a preferred "string".') Tj .733333 .733333 .733333 rg  T* .729412 .129412 .129412 rg ("Also an acceptable 'string'.") Tj .733333 .733333 .733333 rg  T*  T* .729412 .129412 .129412 rg ("Avoid making this ) Tj /F1 8 Tf .376471 .376471 .376471 rg (\\") Tj /F3 8 Tf .729412 .129412 .129412 rg (string) Tj /F1 8 Tf .376471 .376471 .376471 rg (\\") Tj /F3 8 Tf .729412 .129412 .129412 rg (.") Tj .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 180.6236 cm
Q
q
1 0 0 1 57.02362 77.54291 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 88.08071 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (6.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 88.08071 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Imports) Tj T* ET
Q
Q
q
1 0 0 1 23 82.08071 cm
Q
q
1 0 0 1 23 13.08071 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 57 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (Import order:) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 44 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (1.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Python standard library) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (2.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Third-party imports) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (3.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC and local application imports) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (91 - Contribution and Style Guides) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1215 0 obj
<<
/Length 10325
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 619.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 120.6 Tm  T* ET
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 121.6 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Avoid using ) Tj /F3 10 Tf (import) Tj ( ) Tj (*) Tj /F1 10 Tf ( or ) Tj /F3 10 Tf (from) Tj ( ) Tj (import) Tj ( ) Tj (*) Tj /F1 10 Tf (. This could pollute the namespace.) Tj T* ET
Q
Q
q
1 0 0 1 20 38 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 434.4283 82.8 re B*
Q
q
.933333 1 .8 rg
n 0 67.2 28.8 9.6 re f*
.933333 1 .8 rg
n 28.8 67.2 0 9.6 re f*
.933333 1 .8 rg
n 0 57.6 22.224 9.6 re f*
.933333 1 .8 rg
n 27.024 57.6 12 9.6 re f*
.933333 1 .8 rg
n 39.024 57.6 0 9.6 re f*
.933333 1 .8 rg
n 0 48 16 9.6 re f*
.933333 1 .8 rg
n 20.8 48 90.696 9.6 re f*
.933333 1 .8 rg
n 116.296 48 22.224 9.6 re f*
.933333 1 .8 rg
n 143.32 48 48 9.6 re f*
.933333 1 .8 rg
n 191.32 48 4.8 9.6 re f*
.933333 1 .8 rg
n 200.92 48 57.6 9.6 re f*
.933333 1 .8 rg
n 258.52 48 0 9.6 re f*
.933333 1 .8 rg
n 0 38.4 0 9.6 re f*
.933333 1 .8 rg
n 0 28.8 264 9.6 re f*
.933333 1 .8 rg
n 264 28.8 0 9.6 re f*
.933333 1 .8 rg
n 0 19.2 22.224 9.6 re f*
.933333 1 .8 rg
n 27.024 19.2 4.8 9.6 re f*
.933333 1 .8 rg
n 31.824 19.2 0 9.6 re f*
.933333 1 .8 rg
n 0 9.6 16 9.6 re f*
.933333 1 .8 rg
n 20.8 9.6 90.696 9.6 re f*
.933333 1 .8 rg
n 116.296 9.6 22.224 9.6 re f*
.933333 1 .8 rg
n 143.32 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 148.12 9.6 0 9.6 re f*
.933333 1 .8 rg
n 0 0 22.224 9.6 re f*
.933333 1 .8 rg
n 27.024 0 12 9.6 re f*
.933333 1 .8 rg
n 39.024 0 0 9.6 re f*
BT 1 0 0 1 0 68.8 Tm 9.6 TL /F6 8 Tf .501961 .501961 .501961 rg (# Good) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F1 8 Tf 0 .501961 0 rg (import) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf .054902 .517647 .709804 rg (sys) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F1 8 Tf 0 .501961 0 rg (from) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf .054902 .517647 .709804 rg (chipsec.module_common) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (import) Tj /F3 8 Tf 0 0 0 rg ( ) Tj (BaseModule) Tj (,) Tj ( ) Tj (ModuleResult) Tj .733333 .733333 .733333 rg  T*  T* /F6 8 Tf .501961 .501961 .501961 rg (# Bad - using '*' and importing sys after local imports) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F1 8 Tf 0 .501961 0 rg (import) Tj /F3 8 Tf 0 0 0 rg ( ) Tj .188235 .188235 .188235 rg (*) Tj .733333 .733333 .733333 rg  T* /F1 8 Tf 0 .501961 0 rg (from) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf .054902 .517647 .709804 rg (chipsec.module_common) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (import) Tj /F3 8 Tf 0 0 0 rg ( ) Tj .188235 .188235 .188235 rg (*) Tj .733333 .733333 .733333 rg  T* /F1 8 Tf 0 .501961 0 rg (import) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf .054902 .517647 .709804 rg (sys) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Avoid using ) Tj /F3 10 Tf (from) Tj ( ) Tj (__future__) Tj ( ) Tj (imports) Tj /F1 10 Tf (. These may not work on older or all interpreter) Tj T* (versions required in all supported environments.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 613.4236 cm
Q
q
1 0 0 1 57.02362 535.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 63 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (7.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 63 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Line Length) Tj T* ET
Q
Q
q
1 0 0 1 23 57 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Maximum line length should be 120 characters.) Tj T* ET
Q
Q
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (If at or near this limit, consider rewriting \(eg simplifying\) the line instead of breaking it into multiple) Tj T* (lines.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Long lines can be an indication that too many things are happening at once and/or difficult to read.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 529.4236 cm
Q
q
1 0 0 1 57.02362 469.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (8.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Class Names) Tj T* ET
Q
Q
q
1 0 0 1 23 39 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F3 10 Tf 0 0 0 rg (HAL) Tj /F1 10 Tf ( and ) Tj /F3 10 Tf (utilcmd) Tj /F1 10 Tf ( ) Tj /F2 10 Tf (classes) Tj /F1 10 Tf ( should use ) Tj /F2 10 Tf (UpperCamelCase) Tj /F1 10 Tf ( \() Tj /F2 10 Tf (PascalCase) Tj /F1 10 Tf (\) Words and acronyms are) Tj T* (capitalized with no spaces or underscores.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Test ) Tj /F2 10 Tf (module) Tj /F1 10 Tf ( class names MUST match the module name which are typically ) Tj /F2 10 Tf (snake_case) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 463.4236 cm
Q
q
1 0 0 1 57.02362 433.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 2 0 Td (9.) Tj T* -2 0 Td ET
Q
Q
q
1 0 0 1 23 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Constants) Tj T* ET
Q
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Constants should use ) Tj /F2 10 Tf (CAPITALIZATION_WITH_UNDERSCORES) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 427.4236 cm
Q
q
1 0 0 1 57.02362 379.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F3 10 Tf 12 TL 2 0 Td (10) Tj T* 6 0 Td (.) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Variable Names) Tj T* ET
Q
Q
q
1 0 0 1 23 27 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Variable names should use ) Tj /F2 10 Tf (snake_case) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Lower-case text with underscores between words.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 373.4236 cm
Q
q
1 0 0 1 57.02362 325.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F3 10 Tf 12 TL 2 0 Td (11) Tj T* 6 0 Td (.) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Local Variable Names \(private\)) Tj T* ET
Q
Q
q
1 0 0 1 23 27 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Prefixed with an underscore, ) Tj /F2 10 Tf (_private_variable) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Not a hard rule but will help minimize any variable name collisions with upstream namespace.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 319.4236 cm
Q
q
1 0 0 1 57.02362 259.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F3 10 Tf 12 TL 2 0 Td (12) Tj T* 6 0 Td (.) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Dunder \(double underscore\)) Tj T* ET
Q
Q
q
1 0 0 1 23 39 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Avoid using ) Tj /F3 10 Tf (__dunders__) Tj /F1 10 Tf ( when naming variables. Should be used for functions that overwrite or) Tj T* (add to classes and only as needed.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Dunders utilize double \(two\) underscore characters before and after the name.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 253.4236 cm
Q
q
1 0 0 1 57.02362 139.4236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 87 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F3 10 Tf 12 TL 2 0 Td (13) Tj T* 6 0 Td (.) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 99 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Code Indents) Tj T* ET
Q
Q
q
1 0 0 1 23 93 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 84 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CHIPSEC uses 4 space \221tabbed\222 indents.) Tj T* ET
Q
Q
q
1 0 0 1 20 66 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No mixing spaces and tabs.) Tj T* ET
Q
Q
q
1 0 0 1 20 60 cm
Q
q
1 0 0 1 20 60 cm
Q
q
1 0 0 1 20 48 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (1 indent = 4 spaces) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 30 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F3 10 Tf 12 TL 8 0 Td (\177) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No tabs) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Recommend updating any IDE used to use 4 space indents by default to help avoid mixing tabs) Tj T* (with spaces in the code.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 133.4236 cm
Q
q
1 0 0 1 57.02362 77.54291 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 28.88071 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F3 10 Tf 12 TL 2 0 Td (14) Tj T* 6 0 Td (.) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 40.88071 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Operator Precedence, Comparisons, and Parentheses) Tj T* ET
Q
Q
q
1 0 0 1 23 34.88071 cm
Q
q
1 0 0 1 23 10.88071 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (If in doubt, wrap evaluated operators into logical sections if using multiple operators or improves) Tj T* (readability.) Tj T* ET
Q
Q
q
Q
Q
q
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (92 - Contribution and Style Guides) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1216 0 obj
<<
/Length 10373
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 655.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 85 Tm  T* ET
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 74 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (While not needed in most cases, it can improve readability and limit the possibility of \221left-to-right) Tj T* (chaining\222 issues.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 434.4283 73.2 re B*
Q
q
.933333 1 .8 rg
n 0 57.6 52.8 9.6 re f*
.933333 1 .8 rg
n 52.8 57.6 0 9.6 re f*
.933333 1 .8 rg
n 0 48 4 9.6 re f*
.933333 1 .8 rg
n 8.8 48 4.8 9.6 re f*
.933333 1 .8 rg
n 13.6 48 24 9.6 re f*
.933333 1 .8 rg
n 42.4 48 9.6 9.6 re f*
.933333 1 .8 rg
n 56.8 48 16.448 9.6 re f*
.933333 1 .8 rg
n 73.248 48 4.8 9.6 re f*
.933333 1 .8 rg
n 82.848 48 7.112 9.6 re f*
.933333 1 .8 rg
n 94.76 48 4.8 9.6 re f*
.933333 1 .8 rg
n 99.56 48 24 9.6 re f*
.933333 1 .8 rg
n 128.36 48 6.224 9.6 re f*
.933333 1 .8 rg
n 139.384 48 43.2 9.6 re f*
.933333 1 .8 rg
n 182.584 48 9.6 9.6 re f*
.933333 1 .8 rg
n 192.184 48 0 9.6 re f*
.933333 1 .8 rg
n 19.2 38.4 20.896 9.6 re f*
.933333 1 .8 rg
n 44.896 38.4 16.448 9.6 re f*
.933333 1 .8 rg
n 61.344 38.4 0 9.6 re f*
.933333 1 .8 rg
n 0 28.8 0 9.6 re f*
.933333 1 .8 rg
n 0 19.2 288 9.6 re f*
.933333 1 .8 rg
n 288 19.2 0 9.6 re f*
.933333 1 .8 rg
n 0 9.6 4 9.6 re f*
.933333 1 .8 rg
n 8.8 9.6 16.448 9.6 re f*
.933333 1 .8 rg
n 30.048 9.6 5.776 9.6 re f*
.933333 1 .8 rg
n 40.624 9.6 19.56 9.6 re f*
.933333 1 .8 rg
n 64.984 9.6 9.6 9.6 re f*
.933333 1 .8 rg
n 79.384 9.6 19.56 9.6 re f*
.933333 1 .8 rg
n 98.944 9.6 4.8 9.6 re f*
.933333 1 .8 rg
n 103.744 9.6 0 9.6 re f*
.933333 1 .8 rg
n 19.2 0 20.896 9.6 re f*
.933333 1 .8 rg
n 44.896 0 19.56 9.6 re f*
.933333 1 .8 rg
n 64.456 0 0 9.6 re f*
BT 1 0 0 1 0 59.2 Tm 9.6 TL /F6 8 Tf .501961 .501961 .501961 rg (# Preferred) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F1 8 Tf 0 .501961 0 rg (if) Tj /F3 8 Tf 0 0 0 rg ( ) Tj (\() Tj (test1) Tj ( ) Tj .188235 .188235 .188235 rg (==) Tj 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (True) Tj /F3 8 Tf 0 0 0 rg (\)) Tj ( ) Tj /F1 8 Tf (or) Tj /F3 8 Tf ( ) Tj (\() Tj (test2) Tj ( ) Tj /F1 8 Tf (in) Tj /F3 8 Tf ( ) Tj (data_list) Tj (\):) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (    ) Tj /F1 8 Tf 0 .501961 0 rg (return) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (True) Tj /F3 8 Tf .733333 .733333 .733333 rg  T*  T* /F6 8 Tf .501961 .501961 .501961 rg (# Avoid.  Legal but behavior may not be immediately evident.) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* /F1 8 Tf 0 .501961 0 rg (if) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (True) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf (is) Tj /F3 8 Tf ( ) Tj /F1 8 Tf 0 .501961 0 rg (False) Tj /F3 8 Tf 0 0 0 rg ( ) Tj .188235 .188235 .188235 rg (==) Tj 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (False) Tj /F3 8 Tf 0 0 0 rg (:) Tj .733333 .733333 .733333 rg  T* 0 0 0 rg (    ) Tj /F1 8 Tf 0 .501961 0 rg (return) Tj /F3 8 Tf 0 0 0 rg ( ) Tj /F1 8 Tf 0 .501961 0 rg (False) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 649.0236 cm
Q
q
1 0 0 1 57.02362 535.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 87 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F3 10 Tf 12 TL 2 0 Td (15) Tj T* 6 0 Td (.) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 99 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Whitespace) Tj T* ET
Q
Q
q
1 0 0 1 23 93 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 84 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No whitespace inside parentheses, brackets, or braces.) Tj T* ET
Q
Q
q
1 0 0 1 20 66 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No whitespace before a comma, colon, or semicolons.) Tj T* ET
Q
Q
q
1 0 0 1 20 48 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Use whitespace after a comma, colon, or semicolon.) Tj T* ET
Q
Q
q
1 0 0 1 20 18 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F1 10 Tf 0 0 0 rg (Use whitespace around operators: +, -, *, **, /, //, %, =, ==, <) Tj (, >) Tj (, <) Tj (=, >) Tj (=, <) Tj (>) Tj (, !=, is, in, is not, not in,) Tj T* (<) Tj (<) Tj (, >) Tj (>) Tj (, &) Tj (, |, ^) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No trailing whitespace.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 529.0236 cm
Q
q
1 0 0 1 57.02362 444.6236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 57.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F3 10 Tf 12 TL 2 0 Td (16) Tj T* 6 0 Td (.) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 69.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Non-ASCII Characters) Tj T* ET
Q
Q
q
1 0 0 1 23 63.4 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 42.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (If including any non-ASCII characters anywhere in a python file, include the python encoding) Tj T* (comment at the beginning of the file.) Tj T* ET
Q
Q
q
1 0 0 1 20 26 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 437.4283 15.6 re B*
Q
q
.933333 1 .8 rg
n 0 0 110.4 9.6 re f*
.933333 1 .8 rg
n 110.4 0 0 9.6 re f*
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F6 8 Tf .501961 .501961 .501961 rg (# -*- coding: utf-8 -*-) Tj /F3 8 Tf .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No non-ASCII class, function, or variable names.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 438.6236 cm
Q
q
1 0 0 1 57.02362 392.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 19.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F3 10 Tf 12 TL 2 0 Td (17) Tj T* 6 0 Td (.) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 31.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Docstrings) Tj T* ET
Q
Q
q
1 0 0 1 23 25.4 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 16.4 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Use three double-quotes for all docstrings.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
q
1 0 0 1 0 0 cm
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 437.4283 15.6 re B*
Q
q
.933333 1 .8 rg
n 0 0 168 9.6 re f*
.933333 1 .8 rg
n 168 0 0 9.6 re f*
BT 1 0 0 1 0 1.6 Tm 9.6 TL /F6 8 Tf .815686 .25098 .12549 rg ("""String description docstring.""") Tj /F3 8 Tf .733333 .733333 .733333 rg  T* ET
Q
Q
Q
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 386.2236 cm
Q
q
1 0 0 1 57.02362 356.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F3 10 Tf 12 TL 2 0 Td (18) Tj T* 6 0 Td (.) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Semicolons) Tj T* ET
Q
Q
q
1 0 0 1 23 9 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Do not use semicolons.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 350.2236 cm
Q
q
1 0 0 1 57.02362 302.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F3 10 Tf 12 TL 2 0 Td (19) Tj T* 6 0 Td (.) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Try Except) Tj T* ET
Q
Q
q
1 0 0 1 23 27 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Avoid using nested try-except.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The routine you are calling, may already be using one.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 296.2236 cm
Q
q
1 0 0 1 57.02362 248.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F3 10 Tf 12 TL 2 0 Td (20) Tj T* 6 0 Td (.) Tj T* -8 0 Td ET
Q
Q
q
1 0 0 1 23 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Avoid for-else and while-else loops) Tj T* ET
Q
Q
q
1 0 0 1 23 27 cm
Q
q
1 0 0 1 23 -3 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 18 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The loop behavior for these can be counterintuitive.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (If they have to be used, make sure to properly document the expected behavior / work-flow.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 23 -3 cm
Q
q
Q
Q
q
1 0 0 1 57.02362 248.2236 cm
Q
q
1 0 0 1 57.02362 191.4236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (f-Strings) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 179.4236 cm
Q
q
1 0 0 1 57.02362 125.0236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL 139.9102 0 Td (PEP versions supported by CHIPSEC) Tj T* -139.9102 0 Td ET
Q
Q
q
1 0 0 1 57.02362 93.02362 cm
1 1 1 rg
n 0 26 481.2283 -26 re f*
1 1 1 rg
n 0 26 481.2283 -26 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 3 cm
q
1 1 1 rg
n 0 0 56.74691 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 5.033453 0 Td (PEP / bpo) Tj T* -5.033453 0 Td ET
Q
Q
q
1 0 0 1 74.74691 3 cm
q
1 1 1 rg
n 0 0 119.7649 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 49.60245 0 Td (Title) Tj T* -49.60245 0 Td ET
Q
Q
q
1 0 0 1 206.5118 3 cm
q
1 1 1 rg
n 0 0 131.2227 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 42.82636 0 Td (Summary) Tj T* -42.82636 0 Td ET
Q
Q
q
1 0 0 1 349.7345 3 cm
q
1 1 1 rg
n 0 0 56.74691 20 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 10 Tm /F2 10 Tf 10 TL 11.42845 0 Td (Python) Tj T* -1.394997 0 Td (Version) Tj T* -10.03345 0 Td ET
Q
Q
q
1 0 0 1 418.4814 3 cm
q
1 1 1 rg
n 0 0 56.74691 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 3.373453 0 Td (Supported) Tj T* -3.373453 0 Td ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 0 m 481.2283 0 l S
n 68.74691 0 m 68.74691 26 l S
n 200.5118 0 m 200.5118 26 l S
n 343.7345 0 m 343.7345 26 l S
n 412.4814 0 m 412.4814 26 l S
n 0 26 m 481.2283 26 l S
n 0 0 m 0 26 l S
n 481.2283 0 m 481.2283 26 l S
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (93 - Contribution and Style Guides) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1217 0 obj
<<
/Length 9255
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 669.0236 cm
1 1 1 rg
n 0 84 481.2283 -42 re f*
.878431 .878431 .878431 rg
n 0 42 481.2283 -42 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 69 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 498) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 69 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Literal String Interpolation) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Adds a new string formatting) Tj T* (mechanism: Literal String) Tj T* (Interpolation, f-strings) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 69 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.6) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 69 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Yes) Tj T* ET
Q
Q
q
1 0 0 1 6 27 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (bpo 36817) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.113019 Tw (Add = to f-strings for easier) Tj T* 0 Tw (debugging) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (f-strings support = for) Tj T* (self-documenting) Tj T* (expressions) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 27 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.8) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 27 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 84 m 481.2283 84 l S
n 0 42 m 481.2283 42 l S
n 68.74691 0 m 68.74691 84 l S
n 200.5118 0 m 200.5118 84 l S
n 343.7345 0 m 343.7345 84 l S
n 412.4814 0 m 412.4814 84 l S
n 0 0 m 0 84 l S
n 481.2283 0 m 481.2283 84 l S
n 0 0 m 481.2283 0 l S
Q
Q
q
1 0 0 1 57.02362 669.0236 cm
Q
q
1 0 0 1 57.02362 612.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Type Hints) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 594.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (For more information on Python Type Hints:) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 579.2236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 483 - The Theory of Type Hints) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 57.02362 561.2236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This table lists which Type Hint PEPs are in scope for CHIPSEC.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 555.2236 cm
Q
q
1 0 0 1 57.02362 500.8236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL 139.9102 0 Td (PEP versions supported by CHIPSEC) Tj T* -139.9102 0 Td ET
Q
Q
q
1 0 0 1 57.02362 120.8236 cm
1 1 1 rg
n 0 374 481.2283 -26 re f*
.878431 .878431 .878431 rg
n 0 348 481.2283 -42 re f*
1 1 1 rg
n 0 306 481.2283 -42 re f*
.878431 .878431 .878431 rg
n 0 264 481.2283 -30 re f*
1 1 1 rg
n 0 234 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 204 481.2283 -42 re f*
1 1 1 rg
n 0 162 481.2283 -66 re f*
.878431 .878431 .878431 rg
n 0 96 481.2283 -42 re f*
1 1 1 rg
n 0 54 481.2283 -54 re f*
1 1 1 rg
n 0 374 481.2283 -26 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 351 cm
q
1 1 1 rg
n 0 0 56.74691 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 18.36845 0 Td (PEP) Tj T* -18.36845 0 Td ET
Q
Q
q
1 0 0 1 74.74691 351 cm
q
1 1 1 rg
n 0 0 119.7649 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 49.60245 0 Td (Title) Tj T* -49.60245 0 Td ET
Q
Q
q
1 0 0 1 206.5118 351 cm
q
1 1 1 rg
n 0 0 131.2227 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 42.82636 0 Td (Summary) Tj T* -42.82636 0 Td ET
Q
Q
q
1 0 0 1 349.7345 351 cm
q
1 1 1 rg
n 0 0 56.74691 20 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 10 Tm /F2 10 Tf 10 TL 11.42845 0 Td (Python) Tj T* -1.394997 0 Td (Version) Tj T* -10.03345 0 Td ET
Q
Q
q
1 0 0 1 418.4814 351 cm
q
1 1 1 rg
n 0 0 56.74691 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 3.373453 0 Td (Supported) Tj T* -3.373453 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 333 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 3107) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 333 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Function Annotations) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 309 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Syntax for adding arbitrary) Tj T* (metadata annotations to) Tj T* (Python functions) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 333 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.0) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 333 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Yes) Tj T* ET
Q
Q
q
1 0 0 1 6 291 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 362) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 291 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Function Signature Object) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 267 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Contains all necessary) Tj T* (information about a function) Tj T* (and its parameters) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 291 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.3) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 291 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Yes) Tj T* ET
Q
Q
q
1 0 0 1 6 249 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 484) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 249 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Type Hints) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 237 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Standard syntax for type) Tj T* (annotations) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 249 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.5) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 249 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Yes) Tj T* ET
Q
Q
q
1 0 0 1 6 219 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 526) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 207 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Syntax for Variable) Tj T* (Annotations) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 207 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Adds syntax for annotating) Tj T* (the types of variables) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 219 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.6) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 219 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Yes) Tj T* ET
Q
Q
q
1 0 0 1 6 189 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 544) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 165 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Protocols: Structural) Tj T* (subtyping \(static duck) Tj T* (typing\)) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 165 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Specify type metadata for) Tj T* (static type checkers and) Tj T* (other third-party tools) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 189 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.8) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 189 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 147 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 585) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 135 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Type Hinting Generics In) Tj T* (Standard Collections) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 99 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (Enable support for the) Tj T* (generics syntax in all) Tj T* (standard collections currently) Tj T* (available in the typing) Tj T* (module) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 147 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.9) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 147 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 81 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 586) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 81 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Literal Types) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 57 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Literal types indicate that) Tj T* (some expression has literally) Tj T* (a specific value\(s\).) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 81 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.8) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 81 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 39 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 589) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 15 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (TypedDict: Type Hints for) Tj T* (Dictionaries with a Fixed) Tj T* (Set of Keys) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (Support dictionary object with) Tj T* (a specific set of string keys,) Tj T* (each with a value of a) Tj T* (specific type) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 39 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.8) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 39 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 0 m 481.2283 0 l S
n 0 348 m 481.2283 348 l S
n 0 306 m 481.2283 306 l S
n 0 264 m 481.2283 264 l S
n 0 234 m 481.2283 234 l S
n 0 204 m 481.2283 204 l S
n 0 162 m 481.2283 162 l S
n 0 96 m 481.2283 96 l S
n 0 54 m 481.2283 54 l S
n 68.74691 0 m 68.74691 374 l S
n 200.5118 0 m 200.5118 374 l S
n 343.7345 0 m 343.7345 374 l S
n 412.4814 0 m 412.4814 374 l S
n 0 374 m 481.2283 374 l S
n 0 0 m 0 374 l S
n 481.2283 0 m 481.2283 374 l S
Q
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (94 - Contribution and Style Guides) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1218 0 obj
<<
/Length 8462
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 171.0236 cm
1 1 1 rg
n 0 582 481.2283 -54 re f*
.878431 .878431 .878431 rg
n 0 528 481.2283 -42 re f*
1 1 1 rg
n 0 486 481.2283 -66 re f*
.878431 .878431 .878431 rg
n 0 420 481.2283 -42 re f*
1 1 1 rg
n 0 378 481.2283 -54 re f*
.878431 .878431 .878431 rg
n 0 324 481.2283 -66 re f*
1 1 1 rg
n 0 258 481.2283 -66 re f*
.878431 .878431 .878431 rg
n 0 192 481.2283 -30 re f*
1 1 1 rg
n 0 162 481.2283 -30 re f*
.878431 .878431 .878431 rg
n 0 132 481.2283 -78 re f*
1 1 1 rg
n 0 54 481.2283 -54 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 567 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 593) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 555 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Flexible function and) Tj T* (variable annotations) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 531 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (Adds an Annotated type to) Tj T* (the typing module to) Tj T* (decorate existing types with) Tj T* (context-specific metadata.) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 567 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.9) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 567 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 513 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 604) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 501 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Allow writing union types) Tj T* (as X | Y) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 489 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Overload the | operator on) Tj T* (types to allow writing) Tj T* (Union[X, Y] as X | Y) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 513 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.10) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 513 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 471 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 612) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 459 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Parameter Specification) Tj T* (Variables) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 423 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (Proposes typing.ParamSpec) Tj T* (and typing.Concatenate to) Tj T* (support forwarding parameter) Tj T* (types of one callable over to) Tj T* (another callable) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 471 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.10) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 471 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 405 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 613) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 405 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Explicit Type Aliases) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 381 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Formalizes a way to explicitly) Tj T* (declare an assignment as a) Tj T* (type alias) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 405 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.10) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 405 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 363 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 646) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 363 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Variadic Generics) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 327 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (Introduce TypeVarTuple,) Tj T* (enabling parameterisation) Tj T* (with an arbitrary number of) Tj T* (types) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 363 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.11) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 363 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 309 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 647) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 309 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (User-Defined Type Guards) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 261 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (Specifies a way for programs) Tj T* (to influence conditional type) Tj T* (narrowing employed by a) Tj T* (type checker based on) Tj T* (runtime checks) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 309 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.11) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 309 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 243 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 655) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 207 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (Marking individual) Tj T* (TypedDict items as) Tj T* (required or) Tj T* (potentially-missing) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 195 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (Two new notations:) Tj T* (Required[], which can be) Tj T* (used on individual items of a) Tj T* (TypedDict to mark them as) Tj T* (required, and NotRequired[]) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 243 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.11) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 243 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 177 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 673) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 177 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Self Type) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 165 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Methods that return an) Tj T* (instance of their class) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 177 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.10) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 177 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 147 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 675) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 135 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Arbitrary Literal String) Tj T* (Type) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 135 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Introduces supertype of literal) Tj T* (string types: LiteralString) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 147 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.11) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 147 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 117 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 681) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 117 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Data Class Transforms) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 57 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL (Provides a way for third-party) Tj T* (libraries to indicate that) Tj T* (certain decorator functions,) Tj T* (classes, and metaclasses) Tj T* (provide behaviors similar to) Tj T* (dataclasses) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 117 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.11) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 117 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 0 0 1 6 39 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 692) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 27 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Using TypedDict for more) Tj T* (precise kwargs typing) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL (A new syntax for specifying) Tj T* (kwargs type as a TypedDict) Tj T* (without breaking current) Tj T* (behavior) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 39 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.12) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 39 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 582 m 481.2283 582 l S
n 0 528 m 481.2283 528 l S
n 0 486 m 481.2283 486 l S
n 0 420 m 481.2283 420 l S
n 0 378 m 481.2283 378 l S
n 0 324 m 481.2283 324 l S
n 0 258 m 481.2283 258 l S
n 0 192 m 481.2283 192 l S
n 0 162 m 481.2283 162 l S
n 0 132 m 481.2283 132 l S
n 0 54 m 481.2283 54 l S
n 68.74691 0 m 68.74691 582 l S
n 200.5118 0 m 200.5118 582 l S
n 343.7345 0 m 343.7345 582 l S
n 412.4814 0 m 412.4814 582 l S
n 0 0 m 0 582 l S
n 481.2283 0 m 481.2283 582 l S
n 0 0 m 481.2283 0 l S
Q
Q
q
1 0 0 1 57.02362 171.0236 cm
Q
q
1 0 0 1 57.02362 114.2236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Underscores in Numeric Literals) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 84.22362 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Underscores in Numeric Literals are supported, even encouraged, but not required. For consistency, follow) Tj T* (the grouping examples presented in the PEP abstract.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 78.22362 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (95 - Contribution and Style Guides) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1219 0 obj
<<
/Length 5091
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 57.02362 738.6236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL 139.9102 0 Td (PEP versions supported by CHIPSEC) Tj T* -139.9102 0 Td ET
Q
Q
q
1 0 0 1 57.02362 640.6236 cm
1 1 1 rg
n 0 92 481.2283 -26 re f*
.878431 .878431 .878431 rg
n 0 66 481.2283 -66 re f*
1 1 1 rg
n 0 92 481.2283 -26 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 69 cm
q
1 1 1 rg
n 0 0 56.74691 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 18.36845 0 Td (PEP) Tj T* -18.36845 0 Td ET
Q
Q
q
1 0 0 1 74.74691 69 cm
q
1 1 1 rg
n 0 0 119.7649 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 49.60245 0 Td (Title) Tj T* -49.60245 0 Td ET
Q
Q
q
1 0 0 1 206.5118 69 cm
q
1 1 1 rg
n 0 0 131.2227 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 42.82636 0 Td (Summary) Tj T* -42.82636 0 Td ET
Q
Q
q
1 0 0 1 349.7345 69 cm
q
1 1 1 rg
n 0 0 56.74691 20 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 10 Tm /F2 10 Tf 10 TL 11.42845 0 Td (Python) Tj T* -1.394997 0 Td (Version) Tj T* -10.03345 0 Td ET
Q
Q
q
1 0 0 1 418.4814 69 cm
q
1 1 1 rg
n 0 0 56.74691 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 3.373453 0 Td (Supported) Tj T* -3.373453 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 51 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 515) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 39 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL (Underscores in Numeric) Tj T* (Literals) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL (Extends Python\222s syntax so) Tj T* (that underscores can be) Tj T* (used as visual separators for) Tj T* (grouping purposes in) Tj T* (numerical literals) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 51 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.6) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 51 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Yes) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 66 m 481.2283 66 l S
n 68.74691 0 m 68.74691 92 l S
n 200.5118 0 m 200.5118 92 l S
n 343.7345 0 m 343.7345 92 l S
n 412.4814 0 m 412.4814 92 l S
n 0 92 m 481.2283 92 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 92 l S
n 481.2283 0 m 481.2283 92 l S
Q
Q
q
1 0 0 1 57.02362 640.6236 cm
Q
q
1 0 0 1 57.02362 583.8236 cm
q
1 1 1 RG
.3 w
0 .356863 .521569 rg
n -10 0 491.2283 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F1 14 Tf 1 1 1 rg (Walrus Operator \(:=\)) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 565.8236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (At this time, Assignment Expressions \(Walrus operator\) are not supported.) Tj T* ET
Q
Q
q
1 0 0 1 57.02362 559.8236 cm
Q
q
1 0 0 1 57.02362 505.4236 cm
q
1 1 1 RG
.3 w
0 .584314 .792157 rg
n -10 0 491.2283 20.4 re B*
Q
q
1 1 1 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL 139.9102 0 Td (PEP versions supported by CHIPSEC) Tj T* -139.9102 0 Td ET
Q
Q
q
1 0 0 1 57.02362 431.4236 cm
1 1 1 rg
n 0 68 481.2283 -26 re f*
.878431 .878431 .878431 rg
n 0 42 481.2283 -42 re f*
1 1 1 rg
n 0 68 481.2283 -26 re f*
0 .443137 .772549 rg
BT /F2 10 Tf 10 TL ET
q
1 0 0 1 6 45 cm
q
1 1 1 rg
n 0 0 56.74691 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 18.36845 0 Td (PEP) Tj T* -18.36845 0 Td ET
Q
Q
q
1 0 0 1 74.74691 45 cm
q
1 1 1 rg
n 0 0 119.7649 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 49.60245 0 Td (Title) Tj T* -49.60245 0 Td ET
Q
Q
q
1 0 0 1 206.5118 45 cm
q
1 1 1 rg
n 0 0 131.2227 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 42.82636 0 Td (Summary) Tj T* -42.82636 0 Td ET
Q
Q
q
1 0 0 1 349.7345 45 cm
q
1 1 1 rg
n 0 0 56.74691 20 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 10 Tm /F2 10 Tf 10 TL 11.42845 0 Td (Python) Tj T* -1.394997 0 Td (Version) Tj T* -10.03345 0 Td ET
Q
Q
q
1 0 0 1 418.4814 45 cm
q
1 1 1 rg
n 0 0 56.74691 10 re f*
Q
q
0 .443137 .772549 rg
BT 1 0 0 1 0 0 Tm /F2 10 Tf 10 TL 3.373453 0 Td (Supported) Tj T* -3.373453 0 Td ET
Q
Q
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 27 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 .4 .6 rg (PEP 572) Tj  T* ET
Q
Q
q
1 0 0 1 74.74691 27 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Assignment Expressions) Tj T* ET
Q
Q
q
1 0 0 1 206.5118 3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL (Adds a way to assign to) Tj T* (variables within an) Tj T* (expression) Tj T* ET
Q
Q
q
1 0 0 1 349.7345 27 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3.8) Tj T* ET
Q
Q
q
1 0 0 1 418.4814 27 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (No) Tj T* ET
Q
Q
q
1 J
1 j
0 0 0 RG
.25 w
n 0 42 m 481.2283 42 l S
n 68.74691 0 m 68.74691 68 l S
n 200.5118 0 m 200.5118 68 l S
n 343.7345 0 m 343.7345 68 l S
n 412.4814 0 m 412.4814 68 l S
n 0 68 m 481.2283 68 l S
n 0 0 m 481.2283 0 l S
n 0 0 m 0 68 l S
n 481.2283 0 m 481.2283 68 l S
Q
Q
q
1 0 0 1 57.02362 431.4236 cm
Q
q
1 0 0 1 51.02362 773.1969 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (96 - Contribution and Style Guides) Tj T* ET
Q
Q
q
1 0 0 1 264.3378 42.51969 cm
q
66.6 0 0 14.85 0 0 cm
/FormXob.da1b55d98a81fa4d4c9983927baf05e0 Do
Q
Q
 
endstream
endobj
1220 0 obj
<<
/Nums [ 0 1221 0 R 1 1222 0 R 2 1223 0 R 3 1224 0 R 4 1225 0 R 
  5 1226 0 R 6 1227 0 R 7 1228 0 R 8 1229 0 R 9 1230 0 R 
  10 1231 0 R 11 1232 0 R 12 1233 0 R 13 1234 0 R 14 1235 0 R 
  15 1236 0 R 16 1237 0 R 17 1238 0 R 18 1239 0 R 19 1240 0 R 
  20 1241 0 R 21 1242 0 R 22 1243 0 R 23 1244 0 R 24 1245 0 R 
  25 1246 0 R 26 1247 0 R 27 1248 0 R 28 1249 0 R 29 1250 0 R 
  30 1251 0 R 31 1252 0 R 32 1253 0 R 33 1254 0 R 34 1255 0 R 
  35 1256 0 R 36 1257 0 R 37 1258 0 R 38 1259 0 R 39 1260 0 R 
  40 1261 0 R 41 1262 0 R 42 1263 0 R 43 1264 0 R 44 1265 0 R 
  45 1266 0 R 46 1267 0 R 47 1268 0 R 48 1269 0 R 49 1270 0 R 
  50 1271 0 R 51 1272 0 R 52 1273 0 R 53 1274 0 R 54 1275 0 R 
  55 1276 0 R 56 1277 0 R 57 1278 0 R 58 1279 0 R 59 1280 0 R 
  60 1281 0 R 61 1282 0 R 62 1283 0 R 63 1284 0 R 64 1285 0 R 
  65 1286 0 R 66 1287 0 R 67 1288 0 R 68 1289 0 R 69 1290 0 R 
  70 1291 0 R 71 1292 0 R 72 1293 0 R 73 1294 0 R 74 1295 0 R 
  75 1296 0 R 76 1297 0 R 77 1298 0 R 78 1299 0 R 79 1300 0 R 
  80 1301 0 R 81 1302 0 R 82 1303 0 R 83 1304 0 R 84 1305 0 R 
  85 1306 0 R 86 1307 0 R 87 1308 0 R 88 1309 0 R 89 1310 0 R 
  90 1311 0 R 91 1312 0 R 92 1313 0 R 93 1314 0 R 94 1315 0 R 
  95 1316 0 R 96 1317 0 R 97 1318 0 R 98 1319 0 R 99 1320 0 R 
  100 1321 0 R 101 1322 0 R 102 1323 0 R 103 1324 0 R ]
>>
endobj
1221 0 obj
<<
/S /D /St 1
>>
endobj
1222 0 obj
<<
/S /r /St 1
>>
endobj
1223 0 obj
<<
/S /r /St 2
>>
endobj
1224 0 obj
<<
/S /r /St 3
>>
endobj
1225 0 obj
<<
/S /r /St 4
>>
endobj
1226 0 obj
<<
/S /r /St 5
>>
endobj
1227 0 obj
<<
/S /r /St 6
>>
endobj
1228 0 obj
<<
/S /r /St 7
>>
endobj
1229 0 obj
<<
/S /D /St 1
>>
endobj
1230 0 obj
<<
/S /D /St 2
>>
endobj
1231 0 obj
<<
/S /D /St 3
>>
endobj
1232 0 obj
<<
/S /D /St 4
>>
endobj
1233 0 obj
<<
/S /D /St 5
>>
endobj
1234 0 obj
<<
/S /D /St 6
>>
endobj
1235 0 obj
<<
/S /D /St 7
>>
endobj
1236 0 obj
<<
/S /D /St 8
>>
endobj
1237 0 obj
<<
/S /D /St 9
>>
endobj
1238 0 obj
<<
/S /D /St 10
>>
endobj
1239 0 obj
<<
/S /D /St 11
>>
endobj
1240 0 obj
<<
/S /D /St 12
>>
endobj
1241 0 obj
<<
/S /D /St 13
>>
endobj
1242 0 obj
<<
/S /D /St 14
>>
endobj
1243 0 obj
<<
/S /D /St 15
>>
endobj
1244 0 obj
<<
/S /D /St 16
>>
endobj
1245 0 obj
<<
/S /D /St 17
>>
endobj
1246 0 obj
<<
/S /D /St 18
>>
endobj
1247 0 obj
<<
/S /D /St 19
>>
endobj
1248 0 obj
<<
/S /D /St 20
>>
endobj
1249 0 obj
<<
/S /D /St 21
>>
endobj
1250 0 obj
<<
/S /D /St 22
>>
endobj
1251 0 obj
<<
/S /D /St 23
>>
endobj
1252 0 obj
<<
/S /D /St 24
>>
endobj
1253 0 obj
<<
/S /D /St 25
>>
endobj
1254 0 obj
<<
/S /D /St 26
>>
endobj
1255 0 obj
<<
/S /D /St 27
>>
endobj
1256 0 obj
<<
/S /D /St 28
>>
endobj
1257 0 obj
<<
/S /D /St 29
>>
endobj
1258 0 obj
<<
/S /D /St 30
>>
endobj
1259 0 obj
<<
/S /D /St 31
>>
endobj
1260 0 obj
<<
/S /D /St 32
>>
endobj
1261 0 obj
<<
/S /D /St 33
>>
endobj
1262 0 obj
<<
/S /D /St 34
>>
endobj
1263 0 obj
<<
/S /D /St 35
>>
endobj
1264 0 obj
<<
/S /D /St 36
>>
endobj
1265 0 obj
<<
/S /D /St 37
>>
endobj
1266 0 obj
<<
/S /D /St 38
>>
endobj
1267 0 obj
<<
/S /D /St 39
>>
endobj
1268 0 obj
<<
/S /D /St 40
>>
endobj
1269 0 obj
<<
/S /D /St 41
>>
endobj
1270 0 obj
<<
/S /D /St 42
>>
endobj
1271 0 obj
<<
/S /D /St 43
>>
endobj
1272 0 obj
<<
/S /D /St 44
>>
endobj
1273 0 obj
<<
/S /D /St 45
>>
endobj
1274 0 obj
<<
/S /D /St 46
>>
endobj
1275 0 obj
<<
/S /D /St 47
>>
endobj
1276 0 obj
<<
/S /D /St 48
>>
endobj
1277 0 obj
<<
/S /D /St 49
>>
endobj
1278 0 obj
<<
/S /D /St 50
>>
endobj
1279 0 obj
<<
/S /D /St 51
>>
endobj
1280 0 obj
<<
/S /D /St 52
>>
endobj
1281 0 obj
<<
/S /D /St 53
>>
endobj
1282 0 obj
<<
/S /D /St 54
>>
endobj
1283 0 obj
<<
/S /D /St 55
>>
endobj
1284 0 obj
<<
/S /D /St 56
>>
endobj
1285 0 obj
<<
/S /D /St 57
>>
endobj
1286 0 obj
<<
/S /D /St 58
>>
endobj
1287 0 obj
<<
/S /D /St 59
>>
endobj
1288 0 obj
<<
/S /D /St 60
>>
endobj
1289 0 obj
<<
/S /D /St 61
>>
endobj
1290 0 obj
<<
/S /D /St 62
>>
endobj
1291 0 obj
<<
/S /D /St 63
>>
endobj
1292 0 obj
<<
/S /D /St 64
>>
endobj
1293 0 obj
<<
/S /D /St 65
>>
endobj
1294 0 obj
<<
/S /D /St 66
>>
endobj
1295 0 obj
<<
/S /D /St 67
>>
endobj
1296 0 obj
<<
/S /D /St 68
>>
endobj
1297 0 obj
<<
/S /D /St 69
>>
endobj
1298 0 obj
<<
/S /D /St 70
>>
endobj
1299 0 obj
<<
/S /D /St 71
>>
endobj
1300 0 obj
<<
/S /D /St 72
>>
endobj
1301 0 obj
<<
/S /D /St 73
>>
endobj
1302 0 obj
<<
/S /D /St 74
>>
endobj
1303 0 obj
<<
/S /D /St 75
>>
endobj
1304 0 obj
<<
/S /D /St 76
>>
endobj
1305 0 obj
<<
/S /D /St 77
>>
endobj
1306 0 obj
<<
/S /D /St 78
>>
endobj
1307 0 obj
<<
/S /D /St 79
>>
endobj
1308 0 obj
<<
/S /D /St 80
>>
endobj
1309 0 obj
<<
/S /D /St 81
>>
endobj
1310 0 obj
<<
/S /D /St 82
>>
endobj
1311 0 obj
<<
/S /D /St 83
>>
endobj
1312 0 obj
<<
/S /D /St 84
>>
endobj
1313 0 obj
<<
/S /D /St 85
>>
endobj
1314 0 obj
<<
/S /D /St 86
>>
endobj
1315 0 obj
<<
/S /D /St 87
>>
endobj
1316 0 obj
<<
/S /D /St 88
>>
endobj
1317 0 obj
<<
/S /D /St 89
>>
endobj
1318 0 obj
<<
/S /D /St 90
>>
endobj
1319 0 obj
<<
/S /D /St 91
>>
endobj
1320 0 obj
<<
/S /D /St 92
>>
endobj
1321 0 obj
<<
/S /D /St 93
>>
endobj
1322 0 obj
<<
/S /D /St 94
>>
endobj
1323 0 obj
<<
/S /D /St 95
>>
endobj
1324 0 obj
<<
/S /D /St 96
>>
endobj
xref
0 1325
0000000000 65535 f 
0000000073 00000 n 
0000000162 00000 n 
0000000269 00000 n 
0000012294 00000 n 
0000013408 00000 n 
0000013649 00000 n 
0000013969 00000 n 
0000014081 00000 n 
0000014250 00000 n 
0000014417 00000 n 
0000014587 00000 n 
0000014755 00000 n 
0000014925 00000 n 
0000015093 00000 n 
0000015263 00000 n 
0000015431 00000 n 
0000015601 00000 n 
0000015769 00000 n 
0000015939 00000 n 
0000016107 00000 n 
0000016277 00000 n 
0000016445 00000 n 
0000016615 00000 n 
0000016783 00000 n 
0000016953 00000 n 
0000017121 00000 n 
0000017291 00000 n 
0000017459 00000 n 
0000017629 00000 n 
0000017797 00000 n 
0000017967 00000 n 
0000018135 00000 n 
0000018305 00000 n 
0000018473 00000 n 
0000018643 00000 n 
0000018811 00000 n 
0000018981 00000 n 
0000019149 00000 n 
0000019319 00000 n 
0000019487 00000 n 
0000019657 00000 n 
0000019825 00000 n 
0000019995 00000 n 
0000020163 00000 n 
0000020333 00000 n 
0000020501 00000 n 
0000020671 00000 n 
0000020839 00000 n 
0000021009 00000 n 
0000021177 00000 n 
0000021347 00000 n 
0000021515 00000 n 
0000021685 00000 n 
0000021853 00000 n 
0000022023 00000 n 
0000022191 00000 n 
0000022361 00000 n 
0000022529 00000 n 
0000022699 00000 n 
0000022867 00000 n 
0000023037 00000 n 
0000023205 00000 n 
0000023375 00000 n 
0000023543 00000 n 
0000023713 00000 n 
0000023881 00000 n 
0000024051 00000 n 
0000024219 00000 n 
0000024389 00000 n 
0000024555 00000 n 
0000024725 00000 n 
0000024891 00000 n 
0000025061 00000 n 
0000025227 00000 n 
0000025397 00000 n 
0000025563 00000 n 
0000025733 00000 n 
0000025899 00000 n 
0000026069 00000 n 
0000026235 00000 n 
0000026405 00000 n 
0000026571 00000 n 
0000026741 00000 n 
0000026907 00000 n 
0000027077 00000 n 
0000027243 00000 n 
0000028093 00000 n 
0000028263 00000 n 
0000028429 00000 n 
0000028599 00000 n 
0000028765 00000 n 
0000028935 00000 n 
0000029101 00000 n 
0000029271 00000 n 
0000029437 00000 n 
0000029607 00000 n 
0000029773 00000 n 
0000029943 00000 n 
0000030109 00000 n 
0000030279 00000 n 
0000030446 00000 n 
0000030617 00000 n 
0000030784 00000 n 
0000030955 00000 n 
0000031122 00000 n 
0000031293 00000 n 
0000031460 00000 n 
0000031631 00000 n 
0000031798 00000 n 
0000031969 00000 n 
0000032136 00000 n 
0000032307 00000 n 
0000032474 00000 n 
0000032645 00000 n 
0000032812 00000 n 
0000032983 00000 n 
0000033150 00000 n 
0000033321 00000 n 
0000033488 00000 n 
0000033659 00000 n 
0000033826 00000 n 
0000033997 00000 n 
0000034164 00000 n 
0000034335 00000 n 
0000034502 00000 n 
0000034673 00000 n 
0000034840 00000 n 
0000035011 00000 n 
0000035178 00000 n 
0000035349 00000 n 
0000035516 00000 n 
0000035687 00000 n 
0000035854 00000 n 
0000036025 00000 n 
0000036192 00000 n 
0000036363 00000 n 
0000036530 00000 n 
0000036701 00000 n 
0000036868 00000 n 
0000037039 00000 n 
0000037206 00000 n 
0000037377 00000 n 
0000037544 00000 n 
0000037715 00000 n 
0000037882 00000 n 
0000038053 00000 n 
0000038220 00000 n 
0000038391 00000 n 
0000038558 00000 n 
0000038729 00000 n 
0000038896 00000 n 
0000039067 00000 n 
0000039234 00000 n 
0000039405 00000 n 
0000039572 00000 n 
0000039743 00000 n 
0000039910 00000 n 
0000040081 00000 n 
0000040248 00000 n 
0000040419 00000 n 
0000040586 00000 n 
0000040757 00000 n 
0000040924 00000 n 
0000041095 00000 n 
0000041262 00000 n 
0000041432 00000 n 
0000041598 00000 n 
0000041769 00000 n 
0000041936 00000 n 
0000042889 00000 n 
0000043060 00000 n 
0000043227 00000 n 
0000043398 00000 n 
0000043565 00000 n 
0000043736 00000 n 
0000043903 00000 n 
0000044074 00000 n 
0000044241 00000 n 
0000044412 00000 n 
0000044579 00000 n 
0000044750 00000 n 
0000044917 00000 n 
0000045088 00000 n 
0000045255 00000 n 
0000045426 00000 n 
0000045593 00000 n 
0000045764 00000 n 
0000045931 00000 n 
0000046102 00000 n 
0000046269 00000 n 
0000046440 00000 n 
0000046607 00000 n 
0000046778 00000 n 
0000046945 00000 n 
0000047116 00000 n 
0000047283 00000 n 
0000047454 00000 n 
0000047621 00000 n 
0000047792 00000 n 
0000047959 00000 n 
0000048130 00000 n 
0000048297 00000 n 
0000048468 00000 n 
0000048635 00000 n 
0000048806 00000 n 
0000048973 00000 n 
0000049144 00000 n 
0000049311 00000 n 
0000049482 00000 n 
0000049649 00000 n 
0000049820 00000 n 
0000049987 00000 n 
0000050158 00000 n 
0000050325 00000 n 
0000050496 00000 n 
0000050663 00000 n 
0000050834 00000 n 
0000051001 00000 n 
0000051172 00000 n 
0000051339 00000 n 
0000051510 00000 n 
0000051677 00000 n 
0000051848 00000 n 
0000052015 00000 n 
0000052186 00000 n 
0000052353 00000 n 
0000052524 00000 n 
0000052691 00000 n 
0000052862 00000 n 
0000053029 00000 n 
0000053200 00000 n 
0000053367 00000 n 
0000053538 00000 n 
0000053705 00000 n 
0000053876 00000 n 
0000054043 00000 n 
0000054214 00000 n 
0000054381 00000 n 
0000054552 00000 n 
0000054719 00000 n 
0000054890 00000 n 
0000055057 00000 n 
0000055228 00000 n 
0000055395 00000 n 
0000055566 00000 n 
0000055733 00000 n 
0000055904 00000 n 
0000056071 00000 n 
0000056242 00000 n 
0000056409 00000 n 
0000056580 00000 n 
0000056747 00000 n 
0000057713 00000 n 
0000057884 00000 n 
0000058051 00000 n 
0000058222 00000 n 
0000058389 00000 n 
0000058560 00000 n 
0000058727 00000 n 
0000058898 00000 n 
0000059065 00000 n 
0000059236 00000 n 
0000059403 00000 n 
0000059574 00000 n 
0000059741 00000 n 
0000059912 00000 n 
0000060079 00000 n 
0000060250 00000 n 
0000060417 00000 n 
0000060588 00000 n 
0000060755 00000 n 
0000060926 00000 n 
0000061093 00000 n 
0000061264 00000 n 
0000061431 00000 n 
0000061602 00000 n 
0000061769 00000 n 
0000061940 00000 n 
0000062107 00000 n 
0000062278 00000 n 
0000062445 00000 n 
0000062616 00000 n 
0000062783 00000 n 
0000062954 00000 n 
0000063121 00000 n 
0000063292 00000 n 
0000063459 00000 n 
0000063630 00000 n 
0000063797 00000 n 
0000063968 00000 n 
0000064135 00000 n 
0000064306 00000 n 
0000064473 00000 n 
0000064644 00000 n 
0000064811 00000 n 
0000064982 00000 n 
0000065149 00000 n 
0000065320 00000 n 
0000065487 00000 n 
0000065658 00000 n 
0000065825 00000 n 
0000065996 00000 n 
0000066163 00000 n 
0000066334 00000 n 
0000066501 00000 n 
0000066672 00000 n 
0000066839 00000 n 
0000067010 00000 n 
0000067177 00000 n 
0000067348 00000 n 
0000067515 00000 n 
0000067686 00000 n 
0000067853 00000 n 
0000068024 00000 n 
0000068191 00000 n 
0000068362 00000 n 
0000068529 00000 n 
0000068700 00000 n 
0000068867 00000 n 
0000069038 00000 n 
0000069205 00000 n 
0000069376 00000 n 
0000069543 00000 n 
0000069714 00000 n 
0000069881 00000 n 
0000070052 00000 n 
0000070219 00000 n 
0000070326 00000 n 
0000070497 00000 n 
0000070664 00000 n 
0000070835 00000 n 
0000071002 00000 n 
0000071173 00000 n 
0000071340 00000 n 
0000071511 00000 n 
0000071678 00000 n 
0000072644 00000 n 
0000072815 00000 n 
0000072982 00000 n 
0000073153 00000 n 
0000073320 00000 n 
0000073491 00000 n 
0000073658 00000 n 
0000073829 00000 n 
0000073996 00000 n 
0000074167 00000 n 
0000074334 00000 n 
0000074505 00000 n 
0000074672 00000 n 
0000074843 00000 n 
0000075010 00000 n 
0000075181 00000 n 
0000075348 00000 n 
0000075519 00000 n 
0000075686 00000 n 
0000075857 00000 n 
0000076024 00000 n 
0000076195 00000 n 
0000076362 00000 n 
0000076533 00000 n 
0000076700 00000 n 
0000076871 00000 n 
0000077038 00000 n 
0000077209 00000 n 
0000077376 00000 n 
0000077547 00000 n 
0000077714 00000 n 
0000077885 00000 n 
0000078052 00000 n 
0000078223 00000 n 
0000078390 00000 n 
0000078561 00000 n 
0000078728 00000 n 
0000078899 00000 n 
0000079066 00000 n 
0000079237 00000 n 
0000079404 00000 n 
0000079575 00000 n 
0000079742 00000 n 
0000079913 00000 n 
0000080080 00000 n 
0000080251 00000 n 
0000080418 00000 n 
0000080589 00000 n 
0000080756 00000 n 
0000080927 00000 n 
0000081094 00000 n 
0000081265 00000 n 
0000081432 00000 n 
0000081603 00000 n 
0000081770 00000 n 
0000081941 00000 n 
0000082108 00000 n 
0000082279 00000 n 
0000082446 00000 n 
0000082617 00000 n 
0000082784 00000 n 
0000082955 00000 n 
0000083122 00000 n 
0000083293 00000 n 
0000083460 00000 n 
0000083631 00000 n 
0000083798 00000 n 
0000083969 00000 n 
0000084136 00000 n 
0000084307 00000 n 
0000084474 00000 n 
0000084645 00000 n 
0000084812 00000 n 
0000084983 00000 n 
0000085150 00000 n 
0000085321 00000 n 
0000085488 00000 n 
0000085659 00000 n 
0000085826 00000 n 
0000085997 00000 n 
0000086164 00000 n 
0000086335 00000 n 
0000086502 00000 n 
0000087468 00000 n 
0000087639 00000 n 
0000087806 00000 n 
0000087977 00000 n 
0000088144 00000 n 
0000088315 00000 n 
0000088482 00000 n 
0000088653 00000 n 
0000088820 00000 n 
0000088991 00000 n 
0000089158 00000 n 
0000089329 00000 n 
0000089496 00000 n 
0000089667 00000 n 
0000089834 00000 n 
0000090005 00000 n 
0000090172 00000 n 
0000090343 00000 n 
0000090510 00000 n 
0000090681 00000 n 
0000090848 00000 n 
0000091019 00000 n 
0000091186 00000 n 
0000091357 00000 n 
0000091524 00000 n 
0000091695 00000 n 
0000091862 00000 n 
0000092033 00000 n 
0000092200 00000 n 
0000092371 00000 n 
0000092538 00000 n 
0000092709 00000 n 
0000092876 00000 n 
0000093047 00000 n 
0000093214 00000 n 
0000093385 00000 n 
0000093552 00000 n 
0000093723 00000 n 
0000093890 00000 n 
0000094061 00000 n 
0000094228 00000 n 
0000094399 00000 n 
0000094566 00000 n 
0000094737 00000 n 
0000094904 00000 n 
0000095075 00000 n 
0000095242 00000 n 
0000095413 00000 n 
0000095580 00000 n 
0000095751 00000 n 
0000095918 00000 n 
0000096089 00000 n 
0000096256 00000 n 
0000096427 00000 n 
0000096594 00000 n 
0000096765 00000 n 
0000096932 00000 n 
0000097103 00000 n 
0000097270 00000 n 
0000097441 00000 n 
0000097608 00000 n 
0000097779 00000 n 
0000097946 00000 n 
0000098117 00000 n 
0000098284 00000 n 
0000098455 00000 n 
0000098622 00000 n 
0000098793 00000 n 
0000098960 00000 n 
0000099131 00000 n 
0000099298 00000 n 
0000099469 00000 n 
0000099636 00000 n 
0000099807 00000 n 
0000099974 00000 n 
0000100145 00000 n 
0000100312 00000 n 
0000100483 00000 n 
0000100650 00000 n 
0000100821 00000 n 
0000100988 00000 n 
0000101159 00000 n 
0000101326 00000 n 
0000102292 00000 n 
0000102463 00000 n 
0000102630 00000 n 
0000102801 00000 n 
0000102968 00000 n 
0000103139 00000 n 
0000103306 00000 n 
0000103477 00000 n 
0000103644 00000 n 
0000103994 00000 n 
0000104111 00000 n 
0000104289 00000 n 
0000104484 00000 n 
0000104678 00000 n 
0000104856 00000 n 
0000105043 00000 n 
0000105232 00000 n 
0000105429 00000 n 
0000105611 00000 n 
0000105792 00000 n 
0000106150 00000 n 
0000106338 00000 n 
0000106526 00000 n 
0000109770 00000 n 
0000111225 00000 n 
0000111429 00000 n 
0000114436 00000 n 
0000114974 00000 n 
0000115171 00000 n 
0000115342 00000 n 
0000115513 00000 n 
0000115700 00000 n 
0000116142 00000 n 
0000116333 00000 n 
0000116518 00000 n 
0000116695 00000 n 
0000116885 00000 n 
0000117071 00000 n 
0000117256 00000 n 
0000117430 00000 n 
0000117615 00000 n 
0000117808 00000 n 
0000117995 00000 n 
0000118361 00000 n 
0000118532 00000 n 
0000118703 00000 n 
0000119005 00000 n 
0000119192 00000 n 
0000119406 00000 n 
0000119746 00000 n 
0000119917 00000 n 
0000120235 00000 n 
0000120422 00000 n 
0000120615 00000 n 
0000120815 00000 n 
0000120989 00000 n 
0000121168 00000 n 
0000121355 00000 n 
0000121689 00000 n 
0000121882 00000 n 
0000122072 00000 n 
0000122259 00000 n 
0000122487 00000 n 
0000122661 00000 n 
0000122987 00000 n 
0000123261 00000 n 
0000123497 00000 n 
0000123791 00000 n 
0000123962 00000 n 
0000124222 00000 n 
0000124409 00000 n 
0000124601 00000 n 
0000124828 00000 n 
0000125068 00000 n 
0000125303 00000 n 
0000125645 00000 n 
0000125919 00000 n 
0000126193 00000 n 
0000126467 00000 n 
0000126741 00000 n 
0000127015 00000 n 
0000202093 00000 n 
0000202417 00000 n 
0000202691 00000 n 
0000202965 00000 n 
0000203239 00000 n 
0000203513 00000 n 
0000203787 00000 n 
0000204061 00000 n 
0000204335 00000 n 
0000204609 00000 n 
0000204883 00000 n 
0000205157 00000 n 
0000205431 00000 n 
0000205705 00000 n 
0000205979 00000 n 
0000206216 00000 n 
0000206510 00000 n 
0000206698 00000 n 
0000206912 00000 n 
0000207129 00000 n 
0000207346 00000 n 
0000207564 00000 n 
0000207772 00000 n 
0000207980 00000 n 
0000208188 00000 n 
0000208393 00000 n 
0000208751 00000 n 
0000208938 00000 n 
0000209232 00000 n 
0000209475 00000 n 
0000209722 00000 n 
0000209977 00000 n 
0000210246 00000 n 
0000210564 00000 n 
0000210735 00000 n 
0000210906 00000 n 
0000211077 00000 n 
0000211387 00000 n 
0000211558 00000 n 
0000211729 00000 n 
0000211900 00000 n 
0000212210 00000 n 
0000212322 00000 n 
0000212500 00000 n 
0000212709 00000 n 
0000213011 00000 n 
0000213226 00000 n 
0000213419 00000 n 
0000213657 00000 n 
0000213967 00000 n 
0000214207 00000 n 
0000214475 00000 n 
0000214653 00000 n 
0000214963 00000 n 
0000215141 00000 n 
0000215401 00000 n 
0000215661 00000 n 
0000215932 00000 n 
0000216203 00000 n 
0000216529 00000 n 
0000216707 00000 n 
0000216945 00000 n 
0000217247 00000 n 
0000217425 00000 n 
0000217603 00000 n 
0000217905 00000 n 
0000218203 00000 n 
0000218501 00000 n 
0000218731 00000 n 
0000218909 00000 n 
0000219212 00000 n 
0000219515 00000 n 
0000219849 00000 n 
0000220088 00000 n 
0000220381 00000 n 
0000220633 00000 n 
0000220879 00000 n 
0000221137 00000 n 
0000221376 00000 n 
0000221710 00000 n 
0000221888 00000 n 
0000222066 00000 n 
0000222290 00000 n 
0000222600 00000 n 
0000222838 00000 n 
0000223097 00000 n 
0000223321 00000 n 
0000223499 00000 n 
0000223737 00000 n 
0000224063 00000 n 
0000224302 00000 n 
0000224480 00000 n 
0000224782 00000 n 
0000225021 00000 n 
0000225315 00000 n 
0000225589 00000 n 
0000225863 00000 n 
0000226137 00000 n 
0000226252 00000 n 
0000226526 00000 n 
0000226800 00000 n 
0000227074 00000 n 
0000227348 00000 n 
0000227622 00000 n 
0000227896 00000 n 
0000228133 00000 n 
0000228427 00000 n 
0000228701 00000 n 
0000228942 00000 n 
0000229133 00000 n 
0000229326 00000 n 
0000229597 00000 n 
0000229797 00000 n 
0000229967 00000 n 
0000230301 00000 n 
0000230471 00000 n 
0000230663 00000 n 
0000230909 00000 n 
0000231165 00000 n 
0000231389 00000 n 
0000231608 00000 n 
0000231942 00000 n 
0000232189 00000 n 
0000232436 00000 n 
0000232729 00000 n 
0000233066 00000 n 
0000233384 00000 n 
0000233585 00000 n 
0000233824 00000 n 
0000234052 00000 n 
0000234291 00000 n 
0000234519 00000 n 
0000234845 00000 n 
0000235082 00000 n 
0000235376 00000 n 
0000235606 00000 n 
0000235847 00000 n 
0000236080 00000 n 
0000236312 00000 n 
0000236543 00000 n 
0000236781 00000 n 
0000237115 00000 n 
0000237354 00000 n 
0000237598 00000 n 
0000237900 00000 n 
0000238117 00000 n 
0000238411 00000 n 
0000238685 00000 n 
0000238920 00000 n 
0000239127 00000 n 
0000239315 00000 n 
0000239503 00000 n 
0000239740 00000 n 
0000240066 00000 n 
0000240284 00000 n 
0000240621 00000 n 
0000240843 00000 n 
0000241041 00000 n 
0000241359 00000 n 
0000241633 00000 n 
0000241907 00000 n 
0000242085 00000 n 
0000242263 00000 n 
0000242535 00000 n 
0000242845 00000 n 
0000243150 00000 n 
0000243458 00000 n 
0000243674 00000 n 
0000243890 00000 n 
0000244208 00000 n 
0000244468 00000 n 
0000244762 00000 n 
0000244985 00000 n 
0000245279 00000 n 
0000245471 00000 n 
0000245765 00000 n 
0000246039 00000 n 
0000246313 00000 n 
0000246587 00000 n 
0000246861 00000 n 
0000247135 00000 n 
0000247362 00000 n 
0000247656 00000 n 
0000247855 00000 n 
0000248149 00000 n 
0000248423 00000 n 
0000248697 00000 n 
0000248971 00000 n 
0000249245 00000 n 
0000249519 00000 n 
0000249728 00000 n 
0000249924 00000 n 
0000250226 00000 n 
0000250469 00000 n 
0000250763 00000 n 
0000250958 00000 n 
0000251166 00000 n 
0000251361 00000 n 
0000251671 00000 n 
0000251945 00000 n 
0000252219 00000 n 
0000252414 00000 n 
0000252614 00000 n 
0000252801 00000 n 
0000252996 00000 n 
0000253191 00000 n 
0000253386 00000 n 
0000253581 00000 n 
0000253776 00000 n 
0000253971 00000 n 
0000254166 00000 n 
0000254361 00000 n 
0000254738 00000 n 
0000254933 00000 n 
0000255128 00000 n 
0000255323 00000 n 
0000255518 00000 n 
0000255713 00000 n 
0000255908 00000 n 
0000256103 00000 n 
0000256298 00000 n 
0000256493 00000 n 
0000256688 00000 n 
0000256883 00000 n 
0000257260 00000 n 
0000257447 00000 n 
0000257634 00000 n 
0000257936 00000 n 
0000258048 00000 n 
0000258307 00000 n 
0000258386 00000 n 
0000258533 00000 n 
0000258646 00000 n 
0000258823 00000 n 
0000258946 00000 n 
0000259074 00000 n 
0000259186 00000 n 
0000259360 00000 n 
0000259525 00000 n 
0000259658 00000 n 
0000259799 00000 n 
0000259932 00000 n 
0000260070 00000 n 
0000260206 00000 n 
0000260323 00000 n 
0000260502 00000 n 
0000260636 00000 n 
0000260772 00000 n 
0000260903 00000 n 
0000261038 00000 n 
0000261156 00000 n 
0000261341 00000 n 
0000261460 00000 n 
0000261574 00000 n 
0000261755 00000 n 
0000261889 00000 n 
0000262017 00000 n 
0000262176 00000 n 
0000262305 00000 n 
0000262505 00000 n 
0000262629 00000 n 
0000262774 00000 n 
0000262942 00000 n 
0000263116 00000 n 
0000263283 00000 n 
0000263396 00000 n 
0000263531 00000 n 
0000263642 00000 n 
0000263804 00000 n 
0000263926 00000 n 
0000264071 00000 n 
0000264211 00000 n 
0000264337 00000 n 
0000264530 00000 n 
0000264699 00000 n 
0000264820 00000 n 
0000264990 00000 n 
0000265136 00000 n 
0000265257 00000 n 
0000265395 00000 n 
0000265530 00000 n 
0000265667 00000 n 
0000265801 00000 n 
0000265938 00000 n 
0000266075 00000 n 
0000266210 00000 n 
0000266343 00000 n 
0000266477 00000 n 
0000266618 00000 n 
0000266751 00000 n 
0000266887 00000 n 
0000267028 00000 n 
0000267162 00000 n 
0000267303 00000 n 
0000267439 00000 n 
0000267574 00000 n 
0000267711 00000 n 
0000267845 00000 n 
0000267979 00000 n 
0000268113 00000 n 
0000268250 00000 n 
0000268386 00000 n 
0000268520 00000 n 
0000268654 00000 n 
0000268792 00000 n 
0000268926 00000 n 
0000269060 00000 n 
0000269196 00000 n 
0000269331 00000 n 
0000269465 00000 n 
0000269585 00000 n 
0000269781 00000 n 
0000269923 00000 n 
0000270040 00000 n 
0000270178 00000 n 
0000270309 00000 n 
0000270439 00000 n 
0000270571 00000 n 
0000270700 00000 n 
0000270835 00000 n 
0000270965 00000 n 
0000271102 00000 n 
0000271231 00000 n 
0000271363 00000 n 
0000271495 00000 n 
0000271627 00000 n 
0000271758 00000 n 
0000271891 00000 n 
0000272021 00000 n 
0000272154 00000 n 
0000272284 00000 n 
0000272416 00000 n 
0000272550 00000 n 
0000272683 00000 n 
0000272815 00000 n 
0000272945 00000 n 
0000273075 00000 n 
0000273216 00000 n 
0000273356 00000 n 
0000273491 00000 n 
0000273621 00000 n 
0000273762 00000 n 
0000273901 00000 n 
0000274033 00000 n 
0000274164 00000 n 
0000274302 00000 n 
0000274445 00000 n 
0000274579 00000 n 
0000274719 00000 n 
0000274857 00000 n 
0000274991 00000 n 
0000275107 00000 n 
0000275275 00000 n 
0000275420 00000 n 
0000275529 00000 n 
0000275674 00000 n 
0000275819 00000 n 
0000275959 00000 n 
0000276089 00000 n 
0000276270 00000 n 
0000276402 00000 n 
0000276572 00000 n 
0000276681 00000 n 
0000276807 00000 n 
0000276930 00000 n 
0000277054 00000 n 
0000277184 00000 n 
0000277313 00000 n 
0000277436 00000 n 
0000277559 00000 n 
0000277682 00000 n 
0000277809 00000 n 
0000277932 00000 n 
0000278055 00000 n 
0000278183 00000 n 
0000278306 00000 n 
0000278432 00000 n 
0000278557 00000 n 
0000278680 00000 n 
0000278807 00000 n 
0000278930 00000 n 
0000279057 00000 n 
0000279186 00000 n 
0000279315 00000 n 
0000279438 00000 n 
0000279561 00000 n 
0000279689 00000 n 
0000279812 00000 n 
0000279936 00000 n 
0000280059 00000 n 
0000280182 00000 n 
0000280305 00000 n 
0000280432 00000 n 
0000280558 00000 n 
0000280681 00000 n 
0000280804 00000 n 
0000280933 00000 n 
0000281056 00000 n 
0000281179 00000 n 
0000281302 00000 n 
0000281425 00000 n 
0000281553 00000 n 
0000281676 00000 n 
0000281799 00000 n 
0000281923 00000 n 
0000282051 00000 n 
0000282179 00000 n 
0000282302 00000 n 
0000282427 00000 n 
0000282550 00000 n 
0000282678 00000 n 
0000282805 00000 n 
0000282928 00000 n 
0000283056 00000 n 
0000283165 00000 n 
0000283309 00000 n 
0000283496 00000 n 
0000283633 00000 n 
0000283786 00000 n 
0000283971 00000 n 
0000284072 00000 n 
0000284241 00000 n 
0000284390 00000 n 
0000284553 00000 n 
0000284663 00000 n 
0000284841 00000 n 
0000284951 00000 n 
0000285130 00000 n 
0000285241 00000 n 
0000285421 00000 n 
0000285542 00000 n 
0000285683 00000 n 
0000285810 00000 n 
0000285988 00000 n 
0000286098 00000 n 
0000286280 00000 n 
0000286394 00000 n 
0000286535 00000 n 
0000286673 00000 n 
0000286797 00000 n 
0000286992 00000 n 
0000287149 00000 n 
0000287319 00000 n 
0000287458 00000 n 
0000287608 00000 n 
0000287750 00000 n 
0000287917 00000 n 
0000288059 00000 n 
0000288209 00000 n 
0000288329 00000 n 
0000288464 00000 n 
0000288646 00000 n 
0000288809 00000 n 
0000288933 00000 n 
0000289076 00000 n 
0000289202 00000 n 
0000289387 00000 n 
0000289497 00000 n 
0000289676 00000 n 
0000289807 00000 n 
0000289935 00000 n 
0000290082 00000 n 
0000290221 00000 n 
0000290359 00000 n 
0000290497 00000 n 
0000290640 00000 n 
0000290778 00000 n 
0000290920 00000 n 
0000291060 00000 n 
0000291198 00000 n 
0000291334 00000 n 
0000291472 00000 n 
0000291612 00000 n 
0000291746 00000 n 
0000291889 00000 n 
0000292027 00000 n 
0000292162 00000 n 
0000292299 00000 n 
0000292440 00000 n 
0000292579 00000 n 
0000292720 00000 n 
0000292844 00000 n 
0000292979 00000 n 
0000293114 00000 n 
0000293249 00000 n 
0000293415 00000 n 
0000293578 00000 n 
0000293687 00000 n 
0000293872 00000 n 
0000293975 00000 n 
0000294153 00000 n 
0000294283 00000 n 
0000294406 00000 n 
0000294585 00000 n 
0000294711 00000 n 
0000294857 00000 n 
0000295000 00000 n 
0000295141 00000 n 
0000295269 00000 n 
0000295448 00000 n 
0000295610 00000 n 
0000295732 00000 n 
0000295872 00000 n 
0000296016 00000 n 
0000296156 00000 n 
0000296296 00000 n 
0000296432 00000 n 
0000296557 00000 n 
0000296736 00000 n 
0000296856 00000 n 
0000297034 00000 n 
0000297156 00000 n 
0000297296 00000 n 
0000297440 00000 n 
0000297562 00000 n 
0000297699 00000 n 
0000297840 00000 n 
0000297981 00000 n 
0000298125 00000 n 
0000298262 00000 n 
0000298401 00000 n 
0000298541 00000 n 
0000298689 00000 n 
0000298810 00000 n 
0000298930 00000 n 
0000299109 00000 n 
0000299232 00000 n 
0000299381 00000 n 
0000299514 00000 n 
0000299648 00000 n 
0000299803 00000 n 
0000299934 00000 n 
0000300851 00000 n 
0000302000 00000 n 
0000311474 00000 n 
0000321224 00000 n 
0000330888 00000 n 
0000340792 00000 n 
0000350475 00000 n 
0000360221 00000 n 
0000361529 00000 n 
0000368395 00000 n 
0000372288 00000 n 
0000379008 00000 n 
0000383892 00000 n 
0000388861 00000 n 
0000393911 00000 n 
0000400270 00000 n 
0000410120 00000 n 
0000417799 00000 n 
0000426082 00000 n 
0000431662 00000 n 
0000437417 00000 n 
0000443700 00000 n 
0000450001 00000 n 
0000456293 00000 n 
0000461293 00000 n 
0000467902 00000 n 
0000473396 00000 n 
0000479273 00000 n 
0000485626 00000 n 
0000491031 00000 n 
0000498142 00000 n 
0000504723 00000 n 
0000510675 00000 n 
0000516303 00000 n 
0000522842 00000 n 
0000528148 00000 n 
0000532756 00000 n 
0000537797 00000 n 
0000543394 00000 n 
0000548070 00000 n 
0000552948 00000 n 
0000557448 00000 n 
0000563196 00000 n 
0000569656 00000 n 
0000584111 00000 n 
0000588908 00000 n 
0000593835 00000 n 
0000597931 00000 n 
0000603938 00000 n 
0000608955 00000 n 
0000614080 00000 n 
0000620127 00000 n 
0000625281 00000 n 
0000631134 00000 n 
0000639419 00000 n 
0000649009 00000 n 
0000652611 00000 n 
0000655204 00000 n 
0000658608 00000 n 
0000681013 00000 n 
0000689412 00000 n 
0000697504 00000 n 
0000705609 00000 n 
0000713596 00000 n 
0000717952 00000 n 
0000723150 00000 n 
0000729949 00000 n 
0000738624 00000 n 
0000745654 00000 n 
0000752904 00000 n 
0000760737 00000 n 
0000768733 00000 n 
0000774907 00000 n 
0000782525 00000 n 
0000790120 00000 n 
0000799004 00000 n 
0000805836 00000 n 
0000813569 00000 n 
0000821190 00000 n 
0000828270 00000 n 
0000833621 00000 n 
0000842010 00000 n 
0000848198 00000 n 
0000856860 00000 n 
0000863496 00000 n 
0000870958 00000 n 
0000878955 00000 n 
0000886517 00000 n 
0000892915 00000 n 
0000899720 00000 n 
0000906228 00000 n 
0000914838 00000 n 
0000923105 00000 n 
0000932283 00000 n 
0000941803 00000 n 
0000951079 00000 n 
0000959694 00000 n 
0000967844 00000 n 
0000974972 00000 n 
0000983100 00000 n 
0000993480 00000 n 
0001003908 00000 n 
0001013217 00000 n 
0001021733 00000 n 
0001026878 00000 n 
0001028214 00000 n 
0001028250 00000 n 
0001028286 00000 n 
0001028322 00000 n 
0001028358 00000 n 
0001028394 00000 n 
0001028430 00000 n 
0001028466 00000 n 
0001028502 00000 n 
0001028538 00000 n 
0001028574 00000 n 
0001028610 00000 n 
0001028646 00000 n 
0001028682 00000 n 
0001028718 00000 n 
0001028754 00000 n 
0001028790 00000 n 
0001028826 00000 n 
0001028863 00000 n 
0001028900 00000 n 
0001028937 00000 n 
0001028974 00000 n 
0001029011 00000 n 
0001029048 00000 n 
0001029085 00000 n 
0001029122 00000 n 
0001029159 00000 n 
0001029196 00000 n 
0001029233 00000 n 
0001029270 00000 n 
0001029307 00000 n 
0001029344 00000 n 
0001029381 00000 n 
0001029418 00000 n 
0001029455 00000 n 
0001029492 00000 n 
0001029529 00000 n 
0001029566 00000 n 
0001029603 00000 n 
0001029640 00000 n 
0001029677 00000 n 
0001029714 00000 n 
0001029751 00000 n 
0001029788 00000 n 
0001029825 00000 n 
0001029862 00000 n 
0001029899 00000 n 
0001029936 00000 n 
0001029973 00000 n 
0001030010 00000 n 
0001030047 00000 n 
0001030084 00000 n 
0001030121 00000 n 
0001030158 00000 n 
0001030195 00000 n 
0001030232 00000 n 
0001030269 00000 n 
0001030306 00000 n 
0001030343 00000 n 
0001030380 00000 n 
0001030417 00000 n 
0001030454 00000 n 
0001030491 00000 n 
0001030528 00000 n 
0001030565 00000 n 
0001030602 00000 n 
0001030639 00000 n 
0001030676 00000 n 
0001030713 00000 n 
0001030750 00000 n 
0001030787 00000 n 
0001030824 00000 n 
0001030861 00000 n 
0001030898 00000 n 
0001030935 00000 n 
0001030972 00000 n 
0001031009 00000 n 
0001031046 00000 n 
0001031083 00000 n 
0001031120 00000 n 
0001031157 00000 n 
0001031194 00000 n 
0001031231 00000 n 
0001031268 00000 n 
0001031305 00000 n 
0001031342 00000 n 
0001031379 00000 n 
0001031416 00000 n 
0001031453 00000 n 
0001031490 00000 n 
0001031527 00000 n 
0001031564 00000 n 
0001031601 00000 n 
0001031638 00000 n 
0001031675 00000 n 
0001031712 00000 n 
0001031749 00000 n 
0001031786 00000 n 
0001031823 00000 n 
0001031860 00000 n 
0001031897 00000 n 
0001031934 00000 n 
0001031971 00000 n 
0001032008 00000 n 
trailer
<<
/ID 
[<03da0fd2c13dec73fe50e6a5b520c588><03da0fd2c13dec73fe50e6a5b520c588>]
% ReportLab generated PDF document -- digest (http://www.reportlab.com)

/Info 812 0 R
/Root 811 0 R
/Size 1325
>>
startxref
1032045
%%EOF
