### Custom WaveView ADV log file, revision V-2023.12-SP1 (build Mar 01, ) ###
### created at 21:58:57 on Thu Nov 13 2025 (Linux AMD64) ###
### Host Name: vlsi_super_server3   User ID: de016   PID: 9499   ###
wv_start_log
# (0) running in waveview only mode
# (0) SW_SX_PERL_LIB defined
# (0) SW_SX_TCL_LIB defined
# (0) HOME defined
#Creating design 'cx_design'...
#Design 'cx_design' cleared
#Map file '/home/de016/lab02/00_sub/nand/nand.sp' to logical library 'CX_WORK:SPICE'
#[Time Span : 1763089141s CPU Time : 0.67s]
##1 : Parsing design file 'nand.sp'
##1 : Parsing library file 'cic018.l' ('tt')
##1 : Parsing library file 'cic018.l' ('MOS_18')
##1 : Back to library file 'cic018.l' ('tt')
##1 : Parsing library file 'cic018.l' ('BJT')
##1 : Back to library file 'cic018.l' ('tt')
##1 : Parsing library file 'cic018.l' ('Diode')
##1 : Back to library file 'cic018.l' ('tt')
##1 : Parsing library file 'cic018.l' ('RES')
##1 : Back to library file 'cic018.l' ('tt')
##1 : Parsing library file 'cic018.l' ('CAP')
##1 : Back to library file 'cic018.l' ('tt')
##1 : Back to file 'nand.sp'
##2 : Parsing design file 'nand.sp'
##2 : Parsing library file 'cic018.l' ('tt')
##2 : Parsing library file 'cic018.l' ('MOS_18')
##2 : Back to library file 'cic018.l' ('tt')
##2 : Parsing library file 'cic018.l' ('BJT')
##2 : Back to library file 'cic018.l' ('tt')
##2 : Parsing library file 'cic018.l' ('Diode')
##2 : Back to library file 'cic018.l' ('tt')
##2 : Parsing library file 'cic018.l' ('RES')
##2 : Back to library file 'cic018.l' ('tt')
##2 : Parsing library file 'cic018.l' ('CAP')
##2 : Back to library file 'cic018.l' ('tt')
##2 : Back to file 'nand.sp'
#WARNING[SGP]: [nand.sp:12] Port 'gnd' in subckt 'nand' is global signal. It will be local in this subckt. 
#WARNING[SGP]: [nand.sp:12] Port 'vdd' in subckt 'nand' is global signal. It will be local in this subckt. 
#Compile Finished. [Time Span : 0s CPU Time : 0.04s]
#Elaboration Finished.(Pkg) [Time Span : 0s CPU Time : 0.00s]
#Total Error: 0, Warning: 2
#Elaboration Finished.(tmp) [Time Span : 0s CPU Time : 0.00s]
#Creating configuration 'nand.sp:topcell:default'
#Elaboration Finished.(UCFG) [Time Span : 0s CPU Time : 0.00s]
#Compile Finished. [Time Span : 0s CPU Time : 0.02s]
#Elaboration Finished.(Pkg) [Time Span : 0s CPU Time : 0.00s]
#Elaboration Finished.(tmp) [Time Span : 0s CPU Time : 0.00s]
#Elaboration Finished.(UCFG) [Time Span : 0s CPU Time : 0.00s]
wv_create_design nand.sp
wv_sim_type hspice
wv_sim_option nand.sp -spice nand.sp
wv_open_dv
wv_resize_browser {Custom WaveView} {} {WV.Browser} 250 257
wv_resize_browser {Custom WaveView} {} {designview 1:1} 540 253
wv_resize_browser {Custom WaveView} {} {designview 1:1} 540 231
wv_resize_browser {Custom WaveView} {} {WV.Browser} 250 318
wv_resize_browser {Custom WaveView} {} {designview 1(nand.sp):1} 540 292
wv_resize_window {Custom WaveView} 800 461
wv_select_window {Custom WaveView} 
wv_resize_browser {Custom WaveView} {} {WV.Browser} 250 650
wv_resize_browser {Custom WaveView} {} {designview 1(nand.sp):1} 1276 624
wv_move_window {Custom WaveView} {} 164 187
wv_move_window {Custom WaveView} {} 8 31
wv_select_list_item {Custom WaveView} {} {adv.sigelm.view.hier.list} {out} 10
wv_dclick_list_item {Custom WaveView} {} {adv.sigelm.view.hier.list} {out} 10
#Trace signal 'topcell.out' connection
wv_expand_browser_item {topcell}
wv_select_browser_item {topcell.xa1(nand)}
wv_double_click_browser_item {topcell.xa1(nand)}
wv_close_window {Custom WaveView} 
wv_select_dialog {Confirmation} 
#wv_press_button {Confirmation} {} {Ok} 
