{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631451001719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631451001730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 09:50:01 2021 " "Processing started: Sun Sep 12 09:50:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631451001730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631451001730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_exp1 -c circuito_exp1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_exp1 -c circuito_exp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631451001730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631451002454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631451002454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_exp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_exp1-rtl " "Found design unit 1: circuito_exp1-rtl" {  } { { "circuito_exp1.vhd" "" { Text "C:/Users/Gustavo/Documents/lab_dig_II/Exp1_Quartus/circuito_exp1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631451016954 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp1 " "Found entity 1: circuito_exp1" {  } { { "circuito_exp1.vhd" "" { Text "C:/Users/Gustavo/Documents/lab_dig_II/Exp1_Quartus/circuito_exp1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631451016954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631451016954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_exp1 " "Elaborating entity \"circuito_exp1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631451017003 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_largura circuito_exp1.vhd(28) " "VHDL Process Statement warning at circuito_exp1.vhd(28): signal \"s_largura\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "circuito_exp1.vhd" "" { Text "C:/Users/Gustavo/Documents/lab_dig_II/Exp1_Quartus/circuito_exp1.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631451017009 "|circuito_exp1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "largura_pwm\[10\] largura_pwm\[10\]~_emulated largura_pwm\[10\]~1 " "Register \"largura_pwm\[10\]\" is converted into an equivalent circuit using register \"largura_pwm\[10\]~_emulated\" and latch \"largura_pwm\[10\]~1\"" {  } { { "circuito_exp1.vhd" "" { Text "C:/Users/Gustavo/Documents/lab_dig_II/Exp1_Quartus/circuito_exp1.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631451017735 "|circuito_exp1|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "largura_pwm\[15\] largura_pwm\[15\]~_emulated largura_pwm\[15\]~5 " "Register \"largura_pwm\[15\]\" is converted into an equivalent circuit using register \"largura_pwm\[15\]~_emulated\" and latch \"largura_pwm\[15\]~5\"" {  } { { "circuito_exp1.vhd" "" { Text "C:/Users/Gustavo/Documents/lab_dig_II/Exp1_Quartus/circuito_exp1.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631451017735 "|circuito_exp1|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "largura_pwm\[14\] largura_pwm\[14\]~_emulated largura_pwm\[14\]~9 " "Register \"largura_pwm\[14\]\" is converted into an equivalent circuit using register \"largura_pwm\[14\]~_emulated\" and latch \"largura_pwm\[14\]~9\"" {  } { { "circuito_exp1.vhd" "" { Text "C:/Users/Gustavo/Documents/lab_dig_II/Exp1_Quartus/circuito_exp1.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631451017735 "|circuito_exp1|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "largura_pwm\[13\] largura_pwm\[13\]~_emulated largura_pwm\[13\]~13 " "Register \"largura_pwm\[13\]\" is converted into an equivalent circuit using register \"largura_pwm\[13\]~_emulated\" and latch \"largura_pwm\[13\]~13\"" {  } { { "circuito_exp1.vhd" "" { Text "C:/Users/Gustavo/Documents/lab_dig_II/Exp1_Quartus/circuito_exp1.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631451017735 "|circuito_exp1|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "largura_pwm\[4\] largura_pwm\[4\]~_emulated largura_pwm\[4\]~17 " "Register \"largura_pwm\[4\]\" is converted into an equivalent circuit using register \"largura_pwm\[4\]~_emulated\" and latch \"largura_pwm\[4\]~17\"" {  } { { "circuito_exp1.vhd" "" { Text "C:/Users/Gustavo/Documents/lab_dig_II/Exp1_Quartus/circuito_exp1.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631451017735 "|circuito_exp1|largura_pwm[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1631451017735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631451017888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631451018633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631451018633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631451019581 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631451019581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631451019581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631451019581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631451019597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 09:50:19 2021 " "Processing ended: Sun Sep 12 09:50:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631451019597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631451019597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631451019597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631451019597 ""}
