// Seed: 747485424
module module_0 (
    output wor id_0,
    output wor id_1,
    output supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    output tri1 id_5,
    output tri id_6,
    input tri0 id_7
);
  always @(posedge 1'b0) id_5 = (id_4);
  wire id_9, id_10;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input tri id_2,
    output uwire id_3,
    input wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri1 id_9
);
  tri0 id_11 = id_4;
  module_0(
      id_0, id_3, id_1, id_7, id_7, id_1, id_11, id_8
  );
endmodule
