read_verilog ascensor_cond.v
hierarchy -check -top ascensor_cond
proc; opt; fsm; opt; memory; opt
techmap; opt
abc -liberty cmos_cells.lib
show -lib cmos_cells_delay.v -prefix synth_delay -format eps
clean
write_verilog -noattr synth_delay.v
