#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan  6 17:49:07 2025
# Process ID: 24868
# Current directory: D:/Labs/semester_7/POCP/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14036 D:\Labs\semester_7\POCP\Lab3\Lab3.xpr
# Log file: D:/Labs/semester_7/POCP/Lab3/vivado.log
# Journal file: D:/Labs/semester_7/POCP/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Labs/semester_7/POCP/Lab3/Lab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 889.516 ; gain = 146.418
update_compile_order -fileset sources_1
set_property top RS_latch_behavioral [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Jan  6 18:55:02 2025] Launched synth_1...
Run output will be captured here: D:/Labs/semester_7/POCP/Lab3/Lab3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1352.938 ; gain = 399.406
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: RS_latch_behavioral
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1910.102 ; gain = 106.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RS_latch_behavioral' [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/sources_1/new/RS_latch_behavioral.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'RS_latch_behavioral' (1#1) [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/sources_1/new/RS_latch_behavioral.vhd:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.625 ; gain = 147.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1950.625 ; gain = 147.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1950.625 ; gain = 147.141
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2052.375 ; gain = 248.891
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 19:17:55 2025...
