// Seed: 2078879136
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri id_9,
    input uwire id_10,
    output supply1 id_11
);
  assign id_4 = id_6;
  assign id_4 = 1;
  assign id_0 = id_5;
  assign id_4 = 1;
  wire id_13;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    output tri id_8,
    output tri0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output supply0 id_12,
    output supply1 id_13,
    output tri1 id_14,
    output tri1 id_15,
    output tri1 id_16,
    input wor id_17,
    input wor id_18,
    input tri1 id_19,
    input tri id_20
);
  tri0 id_22 = id_17.id_19;
  module_0(
      id_9, id_10, id_2, id_19, id_9, id_19, id_4, id_3, id_17, id_13, id_4, id_8
  );
  supply1 id_23 = 1'b0;
  wire id_24;
  wire id_25;
  assign id_16 = id_17 == 1;
endmodule
