###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID iron-502-28)
#  Generated on:      Tue May 24 09:04:35 2022
#  Design:            top
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Clock Gating Hold Check with Pin controller_inst/clk_gate_op2_addr_
reg/latch/CLK 
Endpoint:   controller_inst/clk_gate_op2_addr_reg/latch/GATE (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: controller_inst/op2_addr_reg_0_/Q                (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.198
+ Clock Gating Hold            -0.161
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.359
  Arrival Time                  0.820
  Slack Time                    1.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |   -2.066 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.065 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -1.964 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -1.964 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -1.864 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -1.838 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -1.736 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -1.730 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.634 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.633 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.512 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.507 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.379 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.199 |   -1.378 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.016 |   -1.163 | 
     | controller_inst/op2_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.000 |   0.017 |   -1.162 | 
     | controller_inst/op2_addr_reg_0_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.178 | 0.423 |   0.440 |   -0.739 | 
     | controller_inst/U45                         |                 | sky130_fd_sc_hd__a31oi_1   | 0.178 | 0.000 |   0.440 |   -0.739 | 
     | controller_inst/U45                         | A3 ^ -> Y v     | sky130_fd_sc_hd__a31oi_1   | 0.063 | 0.171 |   0.611 |   -0.568 | 
     | controller_inst/U61                         |                 | sky130_fd_sc_hd__nand4_1   | 0.063 | 0.000 |   0.611 |   -0.568 | 
     | controller_inst/U61                         | A v -> Y ^      | sky130_fd_sc_hd__nand4_1   | 0.100 | 0.107 |   0.718 |   -0.461 | 
     | controller_inst/U62                         |                 | sky130_fd_sc_hd__o211ai_1  | 0.100 | 0.000 |   0.718 |   -0.461 | 
     | controller_inst/U62                         | C1 ^ -> Y v     | sky130_fd_sc_hd__o211ai_1  | 0.066 | 0.102 |   0.820 |   -0.359 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.066 | 0.000 |   0.820 |   -0.359 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |            |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^      |                            | 0.096 |       |  -0.887 |    0.292 | 
     | CTS_ccl_inv_00088                           |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.293 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.395 | 
     | CTS_ccl_inv_00085                           |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.395 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.494 | 
     | CTS_ccl_a_inv_00083                         |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.520 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.623 | 
     | CTS_ccl_inv_00079                           |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.629 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.725 | 
     | controller_inst/CTS_ccl_a_inv_00073         |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.726 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    0.846 | 
     | controller_inst/CTS_ccl_a_inv_00053         |            | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    0.851 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^ | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    0.980 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |            | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    0.981 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Hold Check with Pin controller_inst/clk_gate_row_reg/
latch/CLK 
Endpoint:   controller_inst/clk_gate_row_reg/latch/GATE (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: controller_inst/opcode_out_reg_1_/Q         (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.199
+ Clock Gating Hold            -0.052
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.251
  Arrival Time                  1.089
  Slack Time                    1.339
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                             |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                             | 0.096 |       |  -0.887 |   -2.226 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.000 |  -0.886 |   -2.226 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.785 |   -2.124 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.000 |  -0.785 |   -2.124 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   -2.024 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   -1.998 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.557 |   -1.896 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.551 |   -1.890 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.455 |   -1.794 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.454 |   -1.793 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   -1.672 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   -1.667 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.101 | 0.128 |  -0.200 |   -1.539 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.101 | 0.001 |  -0.199 |   -1.538 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4  | 0.125 | 0.228 |   0.029 |   -1.310 | 
     | controller_inst/opcode_out_reg_1_           |                 | sky130_fd_sc_hd__dfxtp_1    | 0.125 | 0.000 |   0.029 |   -1.310 | 
     | controller_inst/opcode_out_reg_1_           | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.473 | 0.531 |   0.560 |   -0.779 | 
     | controller_inst/U47                         |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.473 | 0.003 |   0.563 |   -0.776 | 
     | controller_inst/U47                         | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.187 | 0.351 |   0.914 |   -0.425 | 
     | controller_inst/U57                         |                 | sky130_fd_sc_hd__a21oi_1    | 0.187 | 0.000 |   0.914 |   -0.425 | 
     | controller_inst/U57                         | A1 ^ -> Y v     | sky130_fd_sc_hd__a21oi_1    | 0.056 | 0.097 |   1.011 |   -0.328 | 
     | controller_inst/U58                         |                 | sky130_fd_sc_hd__nand2_1    | 0.056 | 0.000 |   1.011 |   -0.328 | 
     | controller_inst/U58                         | B v -> Y ^      | sky130_fd_sc_hd__nand2_1    | 0.061 | 0.078 |   1.088 |   -0.251 | 
     | controller_inst/clk_gate_row_reg/latch      |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.061 | 0.000 |   1.089 |   -0.251 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^      |                            | 0.096 |       |  -0.887 |    0.452 | 
     | CTS_ccl_inv_00088                      |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.453 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.555 | 
     | CTS_ccl_inv_00085                      |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.555 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.655 | 
     | CTS_ccl_a_inv_00083                    |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.680 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.783 | 
     | CTS_ccl_inv_00079                      |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.789 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.885 | 
     | controller_inst/CTS_ccl_a_inv_00073    |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.886 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    1.007 | 
     | controller_inst/CTS_ccl_a_inv_00053    |            | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    1.011 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^ | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    1.140 | 
     | controller_inst/clk_gate_row_reg/latch |            | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |    1.141 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Hold Check with Pin controller_inst/clk_gate_op1_addr_
reg/latch/CLK 
Endpoint:   controller_inst/clk_gate_op1_addr_reg/latch/GATE (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: controller_inst/op1_addr_reg_8_/Q                (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.198
+ Clock Gating Hold            -0.150
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.349
  Arrival Time                  1.067
  Slack Time                    1.415
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                             |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                             | 0.096 |       |  -0.887 |   -2.302 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.000 |  -0.886 |   -2.302 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.785 |   -2.200 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.000 |  -0.785 |   -2.200 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   -2.101 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   -2.075 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.557 |   -1.973 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.551 |   -1.966 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.455 |   -1.870 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.454 |   -1.869 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   -1.749 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   -1.744 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.101 | 0.128 |  -0.200 |   -1.615 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.101 | 0.001 |  -0.199 |   -1.614 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4  | 0.125 | 0.228 |   0.029 |   -1.387 | 
     | controller_inst/op1_addr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1    | 0.125 | 0.001 |   0.029 |   -1.386 | 
     | controller_inst/op1_addr_reg_8_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1    | 0.137 | 0.400 |   0.429 |   -0.986 | 
     | controller_inst/U39                         |                 | sky130_fd_sc_hd__nor4_1     | 0.137 | 0.000 |   0.429 |   -0.986 | 
     | controller_inst/U39                         | B ^ -> Y v      | sky130_fd_sc_hd__nor4_1     | 0.050 | 0.074 |   0.504 |   -0.912 | 
     | controller_inst/U41                         |                 | sky130_fd_sc_hd__nor4bb_1   | 0.050 | 0.000 |   0.504 |   -0.912 | 
     | controller_inst/U41                         | C_N v -> Y v    | sky130_fd_sc_hd__nor4bb_1   | 0.095 | 0.192 |   0.696 |   -0.720 | 
     | controller_inst/U53                         |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.095 | 0.000 |   0.696 |   -0.719 | 
     | controller_inst/U53                         | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.098 | 0.127 |   0.823 |   -0.592 | 
     | controller_inst/U55                         |                 | sky130_fd_sc_hd__nor2_1     | 0.098 | 0.000 |   0.823 |   -0.592 | 
     | controller_inst/U55                         | A ^ -> Y v      | sky130_fd_sc_hd__nor2_1     | 0.060 | 0.084 |   0.908 |   -0.508 | 
     | controller_inst/U59                         |                 | sky130_fd_sc_hd__clkinvlp_2 | 0.060 | 0.000 |   0.908 |   -0.508 | 
     | controller_inst/U59                         | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_2 | 0.075 | 0.096 |   1.004 |   -0.412 | 
     | controller_inst/U60                         |                 | sky130_fd_sc_hd__nand2_1    | 0.075 | 0.000 |   1.004 |   -0.412 | 
     | controller_inst/U60                         | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1    | 0.041 | 0.063 |   1.067 |   -0.349 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.041 | 0.000 |   1.067 |   -0.349 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |            |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^      |                            | 0.096 |       |  -0.887 |    0.529 | 
     | CTS_ccl_inv_00088                           |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.529 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.631 | 
     | CTS_ccl_inv_00085                           |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.632 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.731 | 
     | CTS_ccl_a_inv_00083                         |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.757 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.859 | 
     | CTS_ccl_inv_00079                           |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.866 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    0.961 | 
     | controller_inst/CTS_ccl_a_inv_00073         |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    0.963 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |    1.083 | 
     | controller_inst/CTS_ccl_a_inv_00053         |            | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |    1.088 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^ | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |    1.216 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |            | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |    1.217 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_gate_
interim_result_reg_6_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_6_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_0_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.067
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.293
  Arrival Time                  1.232
  Slack Time                    1.525
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.411 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.411 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.310 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.309 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.210 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.184 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.082 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.075 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.979 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.978 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.858 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.853 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.725 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -1.724 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.523 | 
     | controller_inst/row_reg_0_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.523 | 
     | controller_inst/row_reg_0_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.035 | 0.319 |   0.320 |   -1.205 | 
     | controller_inst/FE_OFC172_row_0                    |                 | sky130_fd_sc_hd__clkbuf_4  | 0.035 | 0.000 |   0.320 |   -1.204 | 
     | controller_inst/FE_OFC172_row_0                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_4  | 0.545 | 0.461 |   0.781 |   -0.744 | 
     | homomorphic_multiply_inst/U1174                    |                 | sky130_fd_sc_hd__o21bai_1  | 0.551 | 0.064 |   0.845 |   -0.680 | 
     | homomorphic_multiply_inst/U1174                    | A1 v -> Y ^     | sky130_fd_sc_hd__o21bai_1  | 0.124 | 0.387 |   1.232 |   -0.293 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.124 | 0.000 |   1.232 |   -0.293 | 
     | reg_6_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    0.638 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.639 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.740 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.741 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.840 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.866 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.968 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.975 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.071 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.076 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.180 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.182 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.298 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.226 |    1.299 | 
     | reg_6_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_gate_
interim_result_reg_6_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_6_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_0_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.067
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.293
  Arrival Time                  1.232
  Slack Time                    1.525
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.412 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.411 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.310 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.309 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.210 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.184 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.082 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.075 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -1.980 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -1.978 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -1.858 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -1.853 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.725 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -1.724 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.523 | 
     | controller_inst/row_reg_0_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.523 | 
     | controller_inst/row_reg_0_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.035 | 0.319 |   0.320 |   -1.205 | 
     | controller_inst/FE_OFC172_row_0                    |                 | sky130_fd_sc_hd__clkbuf_4  | 0.035 | 0.000 |   0.320 |   -1.205 | 
     | controller_inst/FE_OFC172_row_0                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_4  | 0.545 | 0.461 |   0.781 |   -0.744 | 
     | homomorphic_multiply_inst/U1174                    |                 | sky130_fd_sc_hd__o21bai_1  | 0.551 | 0.064 |   0.845 |   -0.680 | 
     | homomorphic_multiply_inst/U1174                    | A1 v -> Y ^     | sky130_fd_sc_hd__o21bai_1  | 0.124 | 0.387 |   1.232 |   -0.293 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.124 | 0.000 |   1.232 |   -0.293 | 
     | reg_6_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    0.638 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.639 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.740 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.741 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    0.840 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    0.866 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    0.968 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    0.975 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.071 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.076 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.181 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.182 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.298 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.226 |    1.299 | 
     | reg_6_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_gate_
interim_result_reg_4_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_4_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.108
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.334
  Arrival Time                  1.390
  Slack Time                    1.724
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.610 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.610 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.509 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.508 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.409 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.383 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.281 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.274 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.178 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.177 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.057 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.052 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.924 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -1.923 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.722 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.722 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -1.216 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1  | 0.369 | 0.009 |   0.517 |   -1.207 | 
     | FE_OFC170_row_2                                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_1  | 0.462 | 0.461 |   0.977 |   -0.747 | 
     | homomorphic_multiply_inst/U1175                    |                 | sky130_fd_sc_hd__a31oi_1   | 0.461 | 0.006 |   0.983 |   -0.741 | 
     | homomorphic_multiply_inst/U1175                    | A1 v -> Y ^     | sky130_fd_sc_hd__a31oi_1   | 0.304 | 0.407 |   1.390 |   -0.334 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.304 | 0.000 |   1.390 |   -0.334 | 
     | reg_4_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    0.837 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.838 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.939 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.940 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.039 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.065 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.167 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.174 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.270 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.275 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.379 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.381 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.497 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |    1.498 | 
     | reg_4_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_gate_
interim_result_reg_4_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_4_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.108
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.334
  Arrival Time                  1.390
  Slack Time                    1.724
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.611 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.610 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.509 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.508 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.409 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.383 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.281 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.274 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.179 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.177 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.057 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.052 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -1.924 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -1.923 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.722 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.722 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -1.216 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1  | 0.369 | 0.009 |   0.517 |   -1.207 | 
     | FE_OFC170_row_2                                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_1  | 0.462 | 0.461 |   0.977 |   -0.747 | 
     | homomorphic_multiply_inst/U1175                    |                 | sky130_fd_sc_hd__a31oi_1   | 0.461 | 0.006 |   0.983 |   -0.741 | 
     | homomorphic_multiply_inst/U1175                    | A1 v -> Y ^     | sky130_fd_sc_hd__a31oi_1   | 0.304 | 0.407 |   1.390 |   -0.334 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.304 | 0.000 |   1.390 |   -0.334 | 
     | reg_4_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    0.837 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    0.838 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    0.939 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    0.940 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.039 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.065 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.167 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.174 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.270 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.275 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.379 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.381 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.497 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |    1.498 | 
     | reg_4_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_gate_
interim_result_reg_10_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_10_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
+ Clock Gating Hold            -0.187
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.415
  Arrival Time                  1.505
  Slack Time                    1.920
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.807 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.806 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.705 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.704 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.605 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.579 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.477 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.470 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.375 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.373 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.253 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.248 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.120 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.119 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.918 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.918 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.436 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.428 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.649 | 
     | homomorphic_multiply_inst/U1168                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.959 | 0.008 |   1.280 |   -0.640 | 
     | homomorphic_multiply_inst/U1168                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.130 | 0.225 |   1.505 |   -0.415 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.130 | 0.000 |   1.505 |   -0.415 | 
     | reg_10_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.033 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.034 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.135 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.136 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.235 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.261 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.363 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.370 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.466 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.471 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.576 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.577 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    1.690 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.002 |  -0.228 |    1.692 | 
     | reg_10_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_gate_
interim_result_reg_10_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_10_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
+ Clock Gating Hold            -0.189
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.417
  Arrival Time                  1.505
  Slack Time                    1.921
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.808 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.808 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.706 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.706 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.606 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.580 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.478 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.472 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.376 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.375 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.254 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.249 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.121 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.120 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.920 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.920 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.437 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.430 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.650 | 
     | homomorphic_multiply_inst/U1168                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.959 | 0.008 |   1.280 |   -0.642 | 
     | homomorphic_multiply_inst/U1168                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.130 | 0.225 |   1.505 |   -0.417 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.130 | 0.000 |   1.505 |   -0.417 | 
     | reg_10_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.034 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.035 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.137 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.137 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.237 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.262 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.365 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.371 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.467 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.473 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.577 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.578 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    1.691 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.227 |    1.694 | 
     | reg_10_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_12_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_12_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.191
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.417
  Arrival Time                  1.522
  Slack Time                    1.939
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.826 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.826 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.724 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.724 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.625 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.599 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.496 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.490 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.394 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.393 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.273 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.268 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.139 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.139 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.938 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.938 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.455 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.448 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.668 | 
     | homomorphic_multiply_inst/U1160                    |                 | sky130_fd_sc_hd__o31ai_1   | 0.959 | 0.008 |   1.279 |   -0.661 | 
     | homomorphic_multiply_inst/U1160                    | A3 ^ -> Y v     | sky130_fd_sc_hd__o31ai_1   | 0.135 | 0.244 |   1.522 |   -0.417 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.135 | 0.000 |   1.522 |   -0.417 | 
     | reg_12_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.053 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.053 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.155 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.155 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.255 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.281 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.383 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.389 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.485 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.491 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.595 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.597 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.712 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.226 |    1.714 | 
     | reg_12_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_12_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_12_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.191
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.417
  Arrival Time                  1.522
  Slack Time                    1.939
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.826 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.826 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.724 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.724 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.625 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.599 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.496 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.490 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.394 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.393 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.273 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.268 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.139 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.139 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.938 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.938 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.455 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.448 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.668 | 
     | homomorphic_multiply_inst/U1160                    |                 | sky130_fd_sc_hd__o31ai_1   | 0.959 | 0.008 |   1.279 |   -0.661 | 
     | homomorphic_multiply_inst/U1160                    | A3 ^ -> Y v     | sky130_fd_sc_hd__o31ai_1   | 0.135 | 0.244 |   1.522 |   -0.417 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.135 | 0.000 |   1.522 |   -0.417 | 
     | reg_12_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.053 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.053 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.155 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.156 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.255 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.281 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.383 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.390 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.485 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.491 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.595 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.597 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.712 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.226 |    1.714 | 
     | reg_12_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_8_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_8_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.199
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.425
  Arrival Time                  1.536
  Slack Time                    1.961
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.848 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.848 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.746 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.746 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.647 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.621 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.518 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.512 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.416 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.415 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.295 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.290 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.161 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.161 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.960 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.960 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.477 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.470 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.690 | 
     | homomorphic_multiply_inst/U1172                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.959 | 0.008 |   1.279 |   -0.683 | 
     | homomorphic_multiply_inst/U1172                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.155 | 0.258 |   1.536 |   -0.425 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.155 | 0.000 |   1.536 |   -0.425 | 
     | reg_8_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.075 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.075 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.177 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.177 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.277 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.303 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.405 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.411 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.507 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.513 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.617 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.619 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.734 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |    1.736 | 
     | reg_8_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_8_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_8_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
+ Clock Gating Hold            -0.198
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.426
  Arrival Time                  1.536
  Slack Time                    1.962
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.849 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.849 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.747 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.747 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.647 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.622 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.519 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.513 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.417 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.416 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.295 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.291 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.162 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.161 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.961 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.961 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.478 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.471 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.691 | 
     | homomorphic_multiply_inst/U1172                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.959 | 0.008 |   1.279 |   -0.684 | 
     | homomorphic_multiply_inst/U1172                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.155 | 0.258 |   1.536 |   -0.426 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.155 | 0.000 |   1.536 |   -0.426 | 
     | reg_8_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.076 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.076 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.178 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.178 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.278 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.304 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.406 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.412 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.508 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.514 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.618 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.619 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    1.732 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.001 |  -0.228 |    1.734 | 
     | reg_8_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_14_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_14_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.201
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.427
  Arrival Time                  1.543
  Slack Time                    1.970
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.856 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.856 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.754 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.754 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.655 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.629 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.527 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.520 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.424 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.423 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.303 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.298 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.169 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.169 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.968 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.968 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.485 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.478 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.698 | 
     | homomorphic_multiply_inst/U1155                    |                 | sky130_fd_sc_hd__o31ai_1   | 0.959 | 0.007 |   1.278 |   -0.691 | 
     | homomorphic_multiply_inst/U1155                    | A3 ^ -> Y v     | sky130_fd_sc_hd__o31ai_1   | 0.160 | 0.264 |   1.543 |   -0.427 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.160 | 0.000 |   1.543 |   -0.427 | 
     | reg_14_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.083 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.084 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.185 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.186 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.285 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.311 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.413 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.420 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.515 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.521 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.625 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.627 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.742 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |    1.744 | 
     | reg_14_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_14_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_14_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.201
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.427
  Arrival Time                  1.543
  Slack Time                    1.970
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.856 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.856 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.754 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.754 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.655 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.629 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.527 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.520 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.424 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.423 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.303 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.298 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.169 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.169 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.968 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.968 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.485 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.478 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.699 | 
     | homomorphic_multiply_inst/U1155                    |                 | sky130_fd_sc_hd__o31ai_1   | 0.959 | 0.007 |   1.278 |   -0.691 | 
     | homomorphic_multiply_inst/U1155                    | A3 ^ -> Y v     | sky130_fd_sc_hd__o31ai_1   | 0.160 | 0.264 |   1.543 |   -0.427 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.160 | 0.000 |   1.543 |   -0.427 | 
     | reg_14_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.083 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.084 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.185 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.186 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.285 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.311 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.413 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.420 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.516 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.521 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.625 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.627 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.743 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |    1.744 | 
     | reg_14_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_13_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_13_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.183
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.409
  Arrival Time                  1.582
  Slack Time                    1.991
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.878 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.877 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.776 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.775 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.676 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.650 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.548 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.541 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.446 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.444 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.324 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.319 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.191 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.190 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.989 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.989 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.507 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.499 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.720 | 
     | homomorphic_multiply_inst/U1157                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.959 | 0.008 |   1.279 |   -0.712 | 
     | homomorphic_multiply_inst/U1157                    | A1 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.115 | 0.303 |   1.582 |   -0.409 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.115 | 0.000 |   1.582 |   -0.409 | 
     | reg_13_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.104 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.105 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.207 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.207 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.306 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.332 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.435 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.441 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.537 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.542 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.647 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.648 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.764 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |    1.765 | 
     | reg_13_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_13_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_13_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.183
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.409
  Arrival Time                  1.582
  Slack Time                    1.991
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.878 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.877 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.776 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.775 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.676 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.650 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.548 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.541 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.446 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.444 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.324 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.319 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.191 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.190 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -1.989 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -1.989 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.507 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.499 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.720 | 
     | homomorphic_multiply_inst/U1157                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.959 | 0.008 |   1.279 |   -0.712 | 
     | homomorphic_multiply_inst/U1157                    | A1 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.115 | 0.303 |   1.582 |   -0.409 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.115 | 0.000 |   1.582 |   -0.409 | 
     | reg_13_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.104 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.105 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.207 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.207 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.306 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.332 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.435 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.441 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.537 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.542 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.647 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.648 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.764 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.226 |    1.765 | 
     | reg_13_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_3_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_3_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.225
+ Clock Gating Hold            -0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.425
  Arrival Time                  1.580
  Slack Time                    2.005
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.892 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.891 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.790 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.789 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.690 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.664 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.562 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.555 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.460 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.458 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.338 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.333 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.205 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.204 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.003 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.003 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.521 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.513 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.734 | 
     | homomorphic_multiply_inst/U1176                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.959 | 0.008 |   1.279 |   -0.726 | 
     | homomorphic_multiply_inst/U1176                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.157 | 0.301 |   1.579 |   -0.426 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.157 | 0.000 |   1.580 |   -0.425 | 
     | reg_3_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.118 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.119 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.221 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.221 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.320 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.346 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.449 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.455 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.551 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.556 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.661 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.662 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.778 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.225 |    1.780 | 
     | reg_3_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_3_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_3_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.225
+ Clock Gating Hold            -0.200
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.425
  Arrival Time                  1.580
  Slack Time                    2.005
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.892 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.891 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.790 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.790 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.690 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.664 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.562 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.556 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.460 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.459 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.338 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.333 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.205 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.204 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.004 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.004 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.521 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.514 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.734 | 
     | homomorphic_multiply_inst/U1176                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.959 | 0.008 |   1.279 |   -0.726 | 
     | homomorphic_multiply_inst/U1176                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.157 | 0.301 |   1.579 |   -0.426 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.157 | 0.000 |   1.580 |   -0.425 | 
     | reg_3_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.118 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.119 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.221 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.221 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.320 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.346 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.449 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.455 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.551 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.557 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.661 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.663 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.778 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.225 |    1.780 | 
     | reg_3_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_2_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_2_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_0_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.104
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.330
  Arrival Time                  1.697
  Slack Time                    2.027
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.914 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.913 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.812 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.811 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.712 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.686 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.584 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.577 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.482 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.480 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.360 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.355 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.227 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.226 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.025 | 
     | controller_inst/row_reg_0_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.025 | 
     | controller_inst/row_reg_0_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.035 | 0.319 |   0.320 |   -1.707 | 
     | controller_inst/FE_OFC172_row_0                    |                 | sky130_fd_sc_hd__clkbuf_4  | 0.035 | 0.000 |   0.320 |   -1.707 | 
     | controller_inst/FE_OFC172_row_0                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_4  | 0.545 | 0.461 |   0.781 |   -1.246 | 
     | homomorphic_multiply_inst/U338                     |                 | sky130_fd_sc_hd__nand2_1   | 0.550 | 0.066 |   0.847 |   -1.180 | 
     | homomorphic_multiply_inst/U338                     | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.369 | 0.510 |   1.357 |   -0.670 | 
     | homomorphic_multiply_inst/U1177                    |                 | sky130_fd_sc_hd__nand2_1   | 0.369 | 0.000 |   1.358 |   -0.669 | 
     | homomorphic_multiply_inst/U1177                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.080 | 0.110 |   1.467 |   -0.560 | 
     | homomorphic_multiply_inst/U1178                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.080 | 0.000 |   1.467 |   -0.560 | 
     | homomorphic_multiply_inst/U1178                    | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.276 | 0.230 |   1.697 |   -0.330 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.276 | 0.000 |   1.697 |   -0.330 | 
     | reg_2_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.140 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.141 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.243 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.243 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.342 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.368 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.471 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.477 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.573 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.578 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.683 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.684 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.800 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.001 |  -0.226 |    1.801 | 
     | reg_2_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_2_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_2_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_0_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
+ Clock Gating Hold            -0.102
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.330
  Arrival Time                  1.697
  Slack Time                    2.028
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.914 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.914 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.812 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.812 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.713 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.687 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.585 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.578 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.482 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.481 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.361 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.356 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.227 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.227 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.026 | 
     | controller_inst/row_reg_0_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.026 | 
     | controller_inst/row_reg_0_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.035 | 0.319 |   0.320 |   -1.707 | 
     | controller_inst/FE_OFC172_row_0                    |                 | sky130_fd_sc_hd__clkbuf_4  | 0.035 | 0.000 |   0.320 |   -1.707 | 
     | controller_inst/FE_OFC172_row_0                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_4  | 0.545 | 0.461 |   0.781 |   -1.247 | 
     | homomorphic_multiply_inst/U338                     |                 | sky130_fd_sc_hd__nand2_1   | 0.550 | 0.066 |   0.847 |   -1.181 | 
     | homomorphic_multiply_inst/U338                     | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.369 | 0.510 |   1.357 |   -0.670 | 
     | homomorphic_multiply_inst/U1177                    |                 | sky130_fd_sc_hd__nand2_1   | 0.369 | 0.000 |   1.358 |   -0.670 | 
     | homomorphic_multiply_inst/U1177                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.080 | 0.110 |   1.467 |   -0.560 | 
     | homomorphic_multiply_inst/U1178                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.080 | 0.000 |   1.467 |   -0.560 | 
     | homomorphic_multiply_inst/U1178                    | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.276 | 0.230 |   1.697 |   -0.330 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.276 | 0.000 |   1.697 |   -0.330 | 
     | reg_2_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.141 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.142 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.243 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.244 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.343 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.369 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.471 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.478 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.574 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.579 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.683 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.685 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    1.798 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.228 |    1.799 | 
     | reg_2_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_1_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_1_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.225
+ Clock Gating Hold            -0.235
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.460
  Arrival Time                  1.586
  Slack Time                    2.045
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.932 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.932 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.830 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.830 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.731 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.705 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.602 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.596 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.500 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.499 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.379 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.374 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.245 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.245 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.044 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.044 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.561 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.554 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.774 | 
     | homomorphic_multiply_inst/U1179                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.959 | 0.008 |   1.279 |   -0.767 | 
     | homomorphic_multiply_inst/U1179                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.244 | 0.307 |   1.585 |   -0.460 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.244 | 0.000 |   1.586 |   -0.460 | 
     | reg_1_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.159 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.159 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.261 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.262 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.361 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.387 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.489 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.496 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.591 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.597 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.701 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.703 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.818 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.225 |    1.820 | 
     | reg_1_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_1_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_1_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.225
+ Clock Gating Hold            -0.235
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.460
  Arrival Time                  1.586
  Slack Time                    2.046
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.932 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.932 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.830 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.830 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.731 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.705 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.603 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.596 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.500 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.499 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.379 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.374 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.245 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.245 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.044 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.044 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.561 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.554 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.774 | 
     | homomorphic_multiply_inst/U1179                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.959 | 0.008 |   1.279 |   -0.767 | 
     | homomorphic_multiply_inst/U1179                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.244 | 0.307 |   1.585 |   -0.460 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.244 | 0.000 |   1.586 |   -0.460 | 
     | reg_1_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.159 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.160 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.261 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.262 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.361 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.387 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.489 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.496 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.591 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.597 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.701 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.703 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    1.818 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.225 |    1.820 | 
     | reg_1_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_8_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_8_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.232
+ Clock Gating Hold            -0.173
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.405
  Arrival Time                  1.645
  Slack Time                    2.050
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.937 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.937 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.835 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.835 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.735 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.709 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.607 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.601 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.505 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.504 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.383 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.378 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.250 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.249 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.049 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.049 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.412 | 
     | homomorphic_multiply_inst/U863                     |                 | sky130_fd_sc_hd__nor2b_2   | 0.750 | 0.007 |   0.645 |   -1.405 | 
     | homomorphic_multiply_inst/U863                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2b_2   | 0.154 | 0.329 |   0.974 |   -1.076 | 
     | homomorphic_multiply_inst/U1060                    |                 | sky130_fd_sc_hd__nand2_1   | 0.154 | 0.002 |   0.976 |   -1.074 | 
     | homomorphic_multiply_inst/U1060                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.675 | 0.552 |   1.528 |   -0.522 | 
     | homomorphic_multiply_inst/U1130                    |                 | sky130_fd_sc_hd__nand2_1   | 0.675 | 0.003 |   1.531 |   -0.519 | 
     | homomorphic_multiply_inst/U1130                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.104 | 0.114 |   1.645 |   -0.405 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.104 | 0.000 |   1.645 |   -0.405 | 
     | _8_/latch                                          |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.163 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.164 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.266 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.266 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.366 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.391 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.494 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.500 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.596 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    1.597 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    1.693 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.356 |    1.694 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.234 |    1.816 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.002 |  -0.232 |    1.818 | 
     | _8_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_11_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_11_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
+ Clock Gating Hold            -0.220
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.447
  Arrival Time                  1.607
  Slack Time                    2.054
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.941 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.940 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.839 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.839 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.739 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.713 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.611 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.605 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.509 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.508 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.387 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.382 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.254 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.253 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.053 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.053 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.570 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.563 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.783 | 
     | homomorphic_multiply_inst/U1166                    |                 | sky130_fd_sc_hd__o211ai_1  | 0.959 | 0.008 |   1.279 |   -0.775 | 
     | homomorphic_multiply_inst/U1166                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o211ai_1  | 0.207 | 0.328 |   1.607 |   -0.447 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.207 | 0.000 |   1.607 |   -0.447 | 
     | reg_11_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.167 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.168 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.270 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.270 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.369 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.395 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.498 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.504 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.600 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.606 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.710 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.711 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    1.824 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.227 |    1.827 | 
     | reg_11_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_11_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_11_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.229
+ Clock Gating Hold            -0.220
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.449
  Arrival Time                  1.607
  Slack Time                    2.056
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.942 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.942 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.840 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.840 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.741 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.715 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.613 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.606 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.510 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.509 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.389 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.384 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.255 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.255 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.054 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.054 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.365 | 0.483 |   0.484 |   -1.571 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.366 | 0.007 |   0.491 |   -1.564 | 
     | homomorphic_multiply_inst/U325                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.959 | 0.780 |   1.271 |   -0.785 | 
     | homomorphic_multiply_inst/U1166                    |                 | sky130_fd_sc_hd__o211ai_1  | 0.959 | 0.008 |   1.279 |   -0.777 | 
     | homomorphic_multiply_inst/U1166                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o211ai_1  | 0.207 | 0.328 |   1.607 |   -0.449 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.207 | 0.000 |   1.607 |   -0.449 | 
     | reg_11_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.169 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.170 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.271 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.272 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.371 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.397 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.499 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.506 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.602 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.607 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.711 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.713 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    1.826 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.229 |    1.827 | 
     | reg_11_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_10_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_10_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.233
+ Clock Gating Hold            -0.180
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.413
  Arrival Time                  1.665
  Slack Time                    2.078
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.965 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.965 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.863 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.863 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.763 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.737 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.635 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.629 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.533 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.532 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.411 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.406 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.278 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.277 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.077 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.077 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.440 | 
     | homomorphic_multiply_inst/U863                     |                 | sky130_fd_sc_hd__nor2b_2   | 0.750 | 0.007 |   0.645 |   -1.433 | 
     | homomorphic_multiply_inst/U863                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2b_2   | 0.154 | 0.329 |   0.974 |   -1.104 | 
     | homomorphic_multiply_inst/U1107                    |                 | sky130_fd_sc_hd__nand2_1   | 0.154 | 0.001 |   0.975 |   -1.103 | 
     | homomorphic_multiply_inst/U1107                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.664 | 0.547 |   1.522 |   -0.556 | 
     | homomorphic_multiply_inst/U1128                    |                 | sky130_fd_sc_hd__nand2_1   | 0.665 | 0.003 |   1.525 |   -0.553 | 
     | homomorphic_multiply_inst/U1128                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.120 | 0.140 |   1.665 |   -0.413 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.120 | 0.000 |   1.665 |   -0.413 | 
     | _10_/latch                                         |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.191 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.192 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.294 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.294 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.393 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.419 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.522 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.528 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.624 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    1.625 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    1.721 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.356 |    1.722 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.234 |    1.844 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.001 |  -0.233 |    1.845 | 
     | _10_/latch                                         |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_6_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_6_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.232
+ Clock Gating Hold            -0.173
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.405
  Arrival Time                  1.684
  Slack Time                    2.089
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -2.976 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -2.976 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.874 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.874 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.774 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.748 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.646 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.640 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.544 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.543 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.422 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.417 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.289 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.288 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.088 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.088 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.451 | 
     | homomorphic_multiply_inst/U863                     |                 | sky130_fd_sc_hd__nor2b_2   | 0.750 | 0.007 |   0.645 |   -1.444 | 
     | homomorphic_multiply_inst/U863                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2b_2   | 0.154 | 0.329 |   0.974 |   -1.115 | 
     | homomorphic_multiply_inst/U1011                    |                 | sky130_fd_sc_hd__nand2_1   | 0.154 | 0.003 |   0.977 |   -1.112 | 
     | homomorphic_multiply_inst/U1011                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.729 | 0.595 |   1.572 |   -0.517 | 
     | homomorphic_multiply_inst/U1132                    |                 | sky130_fd_sc_hd__nand2_1   | 0.729 | 0.003 |   1.575 |   -0.514 | 
     | homomorphic_multiply_inst/U1132                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.105 | 0.109 |   1.684 |   -0.405 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.105 | 0.000 |   1.684 |   -0.405 | 
     | _6_/latch                                          |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.202 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.203 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.305 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.305 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.405 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.430 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.533 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.539 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.635 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    1.636 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    1.732 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.356 |    1.733 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.234 |    1.855 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.003 |  -0.232 |    1.858 | 
     | _6_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_7_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_7_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.231
+ Clock Gating Hold            -0.179
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.410
  Arrival Time                  1.735
  Slack Time                    2.145
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.031 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.031 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.929 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.929 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.830 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.804 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.702 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.695 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.599 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.598 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.478 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.473 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.344 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.344 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.143 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.143 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.507 | 
     | homomorphic_multiply_inst/U863                     |                 | sky130_fd_sc_hd__nor2b_2   | 0.750 | 0.007 |   0.645 |   -1.499 | 
     | homomorphic_multiply_inst/U863                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2b_2   | 0.154 | 0.329 |   0.974 |   -1.170 | 
     | homomorphic_multiply_inst/U1035                    |                 | sky130_fd_sc_hd__nand2_1   | 0.154 | 0.003 |   0.977 |   -1.168 | 
     | homomorphic_multiply_inst/U1035                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.778 | 0.623 |   1.600 |   -0.545 | 
     | homomorphic_multiply_inst/U1131                    |                 | sky130_fd_sc_hd__nand2_1   | 0.778 | 0.003 |   1.603 |   -0.542 | 
     | homomorphic_multiply_inst/U1131                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.118 | 0.132 |   1.735 |   -0.410 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.118 | 0.000 |   1.735 |   -0.410 | 
     | _7_/latch                                          |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.258 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.259 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.360 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.361 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.460 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.486 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.588 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.595 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.691 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    1.692 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    1.788 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.356 |    1.789 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.234 |    1.910 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.004 |  -0.231 |    1.914 | 
     | _7_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_0_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_0_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.225
+ Clock Gating Hold            -0.180
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.405
  Arrival Time                  1.755
  Slack Time                    2.160
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.047 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.046 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.945 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.944 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.845 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.819 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.717 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.710 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.615 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.613 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.493 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.488 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.360 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.359 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.158 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.158 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.522 | 
     | homomorphic_multiply_inst/U863                     |                 | sky130_fd_sc_hd__nor2b_2   | 0.750 | 0.007 |   0.645 |   -1.515 | 
     | homomorphic_multiply_inst/U863                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2b_2   | 0.154 | 0.329 |   0.974 |   -1.186 | 
     | homomorphic_multiply_inst/U864                     |                 | sky130_fd_sc_hd__nand2_1   | 0.154 | 0.004 |   0.978 |   -1.182 | 
     | homomorphic_multiply_inst/U864                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.778 | 0.628 |   1.606 |   -0.554 | 
     | homomorphic_multiply_inst/U1138                    |                 | sky130_fd_sc_hd__nand2_1   | 0.779 | 0.006 |   1.612 |   -0.547 | 
     | homomorphic_multiply_inst/U1138                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.125 | 0.142 |   1.755 |   -0.405 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.000 |   1.755 |   -0.405 | 
     | _0_/latch                                          |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.273 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.274 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.376 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.376 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.475 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.501 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.604 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.610 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.706 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    1.707 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    1.803 | 
     | CTS_ccl_a_inv_00061                                |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    1.804 | 
     | CTS_ccl_a_inv_00061                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    1.934 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.123 | 0.002 |  -0.225 |    1.935 | 
     | _0_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_9_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_9_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.232
+ Clock Gating Hold            -0.181
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.414
  Arrival Time                  1.774
  Slack Time                    2.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.075 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.075 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.973 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.973 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.874 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.848 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.745 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.739 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.643 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.642 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.522 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.517 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.388 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.388 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.187 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.187 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.550 | 
     | homomorphic_multiply_inst/U863                     |                 | sky130_fd_sc_hd__nor2b_2   | 0.750 | 0.007 |   0.645 |   -1.543 | 
     | homomorphic_multiply_inst/U863                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2b_2   | 0.154 | 0.329 |   0.974 |   -1.214 | 
     | homomorphic_multiply_inst/U1084                    |                 | sky130_fd_sc_hd__nand2_1   | 0.154 | 0.002 |   0.976 |   -1.212 | 
     | homomorphic_multiply_inst/U1084                    | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.801 | 0.648 |   1.624 |   -0.564 | 
     | homomorphic_multiply_inst/U1129                    |                 | sky130_fd_sc_hd__nand2_1   | 0.801 | 0.006 |   1.630 |   -0.558 | 
     | homomorphic_multiply_inst/U1129                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.125 | 0.144 |   1.774 |   -0.414 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.000 |   1.774 |   -0.414 | 
     | _9_/latch                                          |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.302 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.302 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.404 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.404 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.504 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.530 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.632 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.638 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.734 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    1.735 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    1.831 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.356 |    1.832 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.234 |    1.954 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.002 |  -0.232 |    1.956 | 
     | _9_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_16_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_16_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
+ Clock Gating Hold            -0.192
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.419
  Arrival Time                  1.785
  Slack Time                    2.205
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.091 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.091 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.989 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.989 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.890 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.864 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.762 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.755 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.659 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.658 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.538 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.533 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.404 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.404 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.203 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.203 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -1.697 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1  | 0.369 | 0.009 |   0.517 |   -1.688 | 
     | FE_OFC170_row_2                                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_1  | 0.462 | 0.461 |   0.977 |   -1.227 | 
     | homomorphic_multiply_inst/U1141                    |                 | sky130_fd_sc_hd__nand2_1   | 0.461 | 0.005 |   0.983 |   -1.222 | 
     | homomorphic_multiply_inst/U1141                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.250 | 0.346 |   1.329 |   -0.876 | 
     | homomorphic_multiply_inst/U1142                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.250 | 0.000 |   1.329 |   -0.875 | 
     | homomorphic_multiply_inst/U1142                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.149 | 0.196 |   1.525 |   -0.679 | 
     | homomorphic_multiply_inst/U1143                    |                 | sky130_fd_sc_hd__nand2_1   | 0.149 | 0.000 |   1.525 |   -0.679 | 
     | homomorphic_multiply_inst/U1143                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.094 | 0.132 |   1.657 |   -0.547 | 
     | homomorphic_multiply_inst/U1146                    |                 | sky130_fd_sc_hd__nand2_1   | 0.094 | 0.000 |   1.657 |   -0.547 | 
     | homomorphic_multiply_inst/U1146                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.141 | 0.128 |   1.785 |   -0.419 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.141 | 0.000 |   1.785 |   -0.419 | 
     | reg_16_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.318 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.319 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.420 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.421 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.520 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.546 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.648 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.655 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.750 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.756 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.860 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.862 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    1.975 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.003 |  -0.227 |    1.977 | 
     | reg_16_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_16_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_16_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.229
+ Clock Gating Hold            -0.194
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.423
  Arrival Time                  1.785
  Slack Time                    2.208
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.095 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.094 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -2.993 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -2.993 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.893 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.867 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.765 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.759 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.663 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.662 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.541 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.536 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.408 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.407 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.207 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.207 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -1.700 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1  | 0.369 | 0.009 |   0.517 |   -1.691 | 
     | FE_OFC170_row_2                                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_1  | 0.462 | 0.461 |   0.977 |   -1.231 | 
     | homomorphic_multiply_inst/U1141                    |                 | sky130_fd_sc_hd__nand2_1   | 0.461 | 0.005 |   0.983 |   -1.225 | 
     | homomorphic_multiply_inst/U1141                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.250 | 0.346 |   1.329 |   -0.879 | 
     | homomorphic_multiply_inst/U1142                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.250 | 0.000 |   1.329 |   -0.879 | 
     | homomorphic_multiply_inst/U1142                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.149 | 0.196 |   1.525 |   -0.683 | 
     | homomorphic_multiply_inst/U1143                    |                 | sky130_fd_sc_hd__nand2_1   | 0.149 | 0.000 |   1.525 |   -0.683 | 
     | homomorphic_multiply_inst/U1143                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.094 | 0.132 |   1.657 |   -0.551 | 
     | homomorphic_multiply_inst/U1146                    |                 | sky130_fd_sc_hd__nand2_1   | 0.094 | 0.000 |   1.657 |   -0.551 | 
     | homomorphic_multiply_inst/U1146                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.141 | 0.128 |   1.785 |   -0.423 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.141 | 0.000 |   1.785 |   -0.423 | 
     | reg_16_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.321 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.322 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.424 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.424 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.523 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.549 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.652 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.658 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.754 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.760 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.864 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.865 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    1.978 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.229 |    1.980 | 
     | reg_16_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_17_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_17_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
+ Clock Gating Hold            -0.208
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.435
  Arrival Time                  1.816
  Slack Time                    2.251
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.138 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.138 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.036 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.036 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.937 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.911 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.808 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.802 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.706 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.705 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.585 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.580 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.451 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.451 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.250 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.250 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -1.744 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1  | 0.369 | 0.009 |   0.517 |   -1.735 | 
     | FE_OFC170_row_2                                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_1  | 0.462 | 0.461 |   0.977 |   -1.274 | 
     | homomorphic_multiply_inst/U1141                    |                 | sky130_fd_sc_hd__nand2_1   | 0.461 | 0.005 |   0.983 |   -1.269 | 
     | homomorphic_multiply_inst/U1141                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.250 | 0.346 |   1.329 |   -0.922 | 
     | homomorphic_multiply_inst/U1142                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.250 | 0.000 |   1.329 |   -0.922 | 
     | homomorphic_multiply_inst/U1142                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.149 | 0.196 |   1.525 |   -0.726 | 
     | homomorphic_multiply_inst/U1143                    |                 | sky130_fd_sc_hd__nand2_1   | 0.149 | 0.000 |   1.525 |   -0.726 | 
     | homomorphic_multiply_inst/U1143                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.094 | 0.132 |   1.657 |   -0.594 | 
     | homomorphic_multiply_inst/U1145                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.094 | 0.000 |   1.657 |   -0.594 | 
     | homomorphic_multiply_inst/U1145                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.181 | 0.158 |   1.816 |   -0.436 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.181 | 0.000 |   1.816 |   -0.435 | 
     | reg_17_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.365 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.365 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.467 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.467 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.567 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.593 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.695 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.701 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.797 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.803 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.907 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.908 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    2.022 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.002 |  -0.228 |    2.024 | 
     | reg_17_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_17_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_17_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
+ Clock Gating Hold            -0.210
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.437
  Arrival Time                  1.816
  Slack Time                    2.253
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.140 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.139 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.038 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.037 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.938 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.912 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.810 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.803 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.708 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.706 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.586 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.581 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.453 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.452 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.251 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.251 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -1.745 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1  | 0.369 | 0.009 |   0.517 |   -1.736 | 
     | FE_OFC170_row_2                                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_1  | 0.462 | 0.461 |   0.977 |   -1.276 | 
     | homomorphic_multiply_inst/U1141                    |                 | sky130_fd_sc_hd__nand2_1   | 0.461 | 0.005 |   0.983 |   -1.270 | 
     | homomorphic_multiply_inst/U1141                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.250 | 0.346 |   1.329 |   -0.924 | 
     | homomorphic_multiply_inst/U1142                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.250 | 0.000 |   1.329 |   -0.924 | 
     | homomorphic_multiply_inst/U1142                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.149 | 0.196 |   1.525 |   -0.728 | 
     | homomorphic_multiply_inst/U1143                    |                 | sky130_fd_sc_hd__nand2_1   | 0.149 | 0.000 |   1.525 |   -0.728 | 
     | homomorphic_multiply_inst/U1143                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.094 | 0.132 |   1.657 |   -0.596 | 
     | homomorphic_multiply_inst/U1145                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.094 | 0.000 |   1.657 |   -0.596 | 
     | homomorphic_multiply_inst/U1145                    | A2 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.181 | 0.158 |   1.816 |   -0.437 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.181 | 0.001 |   1.816 |   -0.437 | 
     | reg_17_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.366 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.367 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.468 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.469 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.568 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.594 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.696 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.703 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.799 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.804 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.909 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.910 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    2.023 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.227 |    2.026 | 
     | reg_17_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_15_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_15_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.057
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.283
  Arrival Time                  1.990
  Slack Time                    2.273
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.160 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.159 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.058 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.057 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.958 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.932 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.830 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.823 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.728 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.726 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.606 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.601 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.473 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.472 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.271 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.271 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.635 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.750 | 0.007 |   0.645 |   -1.628 | 
     | homomorphic_multiply_inst/U325                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.740 | 0.763 |   1.408 |   -0.865 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.740 | 0.008 |   1.417 |   -0.856 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.254 | 0.362 |   1.779 |   -0.494 | 
     | homomorphic_multiply_inst/U1153                    |                 | sky130_fd_sc_hd__a21o_2    | 0.254 | 0.001 |   1.779 |   -0.494 | 
     | homomorphic_multiply_inst/U1153                    | A2 ^ -> X ^     | sky130_fd_sc_hd__a21o_2    | 0.081 | 0.211 |   1.990 |   -0.283 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.081 | 0.000 |   1.990 |   -0.283 | 
     | reg_15_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.386 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.387 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.489 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.489 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.588 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.614 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.717 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.723 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.819 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.824 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.929 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.930 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    2.046 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.001 |  -0.226 |    2.047 | 
     | reg_15_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_15_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_15_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.226
+ Clock Gating Hold            -0.059
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.285
  Arrival Time                  1.990
  Slack Time                    2.275
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.161 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.161 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.059 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.059 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -2.960 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.934 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.832 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.825 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.729 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.728 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.608 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.603 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.474 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.474 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.273 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.273 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.637 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.750 | 0.007 |   0.645 |   -1.629 | 
     | homomorphic_multiply_inst/U325                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.740 | 0.763 |   1.408 |   -0.866 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.740 | 0.008 |   1.417 |   -0.858 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.254 | 0.362 |   1.779 |   -0.496 | 
     | homomorphic_multiply_inst/U1153                    |                 | sky130_fd_sc_hd__a21o_2    | 0.254 | 0.001 |   1.779 |   -0.495 | 
     | homomorphic_multiply_inst/U1153                    | A2 ^ -> X ^     | sky130_fd_sc_hd__a21o_2    | 0.081 | 0.211 |   1.990 |   -0.285 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.081 | 0.000 |   1.990 |   -0.285 | 
     | reg_15_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.388 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.389 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.490 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.491 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.590 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.616 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.718 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.725 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.820 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.826 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.930 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.932 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    2.047 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.001 |  -0.226 |    2.049 | 
     | reg_15_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_19_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_19_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_0_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
+ Clock Gating Hold            -0.196
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.423
  Arrival Time                  1.872
  Slack Time                    2.295
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   -3.182 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.000 |  -0.886 |   -3.182 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.785 |   -3.080 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.000 |  -0.785 |   -3.080 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   -2.981 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   -2.955 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.557 |   -2.852 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.551 |   -2.846 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.455 |   -2.750 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.454 |   -2.749 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   -2.629 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   -2.624 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.101 | 0.128 |  -0.200 |   -2.495 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.101 | 0.001 |  -0.199 |   -2.495 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.201 |   0.001 |   -2.294 | 
     | controller_inst/row_reg_0_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.001 |   -2.294 | 
     | controller_inst/row_reg_0_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.035 | 0.319 |   0.320 |   -1.975 | 
     | controller_inst/FE_OFC172_row_0                    |                 | sky130_fd_sc_hd__clkbuf_4   | 0.035 | 0.000 |   0.320 |   -1.975 | 
     | controller_inst/FE_OFC172_row_0                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_4   | 0.545 | 0.461 |   0.781 |   -1.514 | 
     | homomorphic_multiply_inst/U295                     |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.551 | 0.064 |   0.845 |   -1.450 | 
     | homomorphic_multiply_inst/U295                     | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_4 | 0.632 | 0.747 |   1.593 |   -0.703 | 
     | homomorphic_multiply_inst/U1140                    |                 | sky130_fd_sc_hd__o21bai_1   | 0.633 | 0.010 |   1.603 |   -0.692 | 
     | homomorphic_multiply_inst/U1140                    | A1 ^ -> Y v     | sky130_fd_sc_hd__o21bai_1   | 0.152 | 0.269 |   1.872 |   -0.423 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.152 | 0.000 |   1.872 |   -0.423 | 
     | reg_19_/latch_clone_2                              |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.409 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.409 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.511 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.512 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.611 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.637 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.739 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.746 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.841 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.847 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.951 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.952 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    2.066 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.003 |  -0.227 |    2.069 | 
     | reg_19_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_19_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_19_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_0_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
+ Clock Gating Hold            -0.196
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.424
  Arrival Time                  1.872
  Slack Time                    2.297
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell             |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                             |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                             | 0.096 |       |  -0.887 |   -3.184 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4   | 0.096 | 0.000 |  -0.886 |   -3.183 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.079 | 0.102 |  -0.785 |   -3.082 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.079 | 0.000 |  -0.785 |   -3.081 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.100 | 0.099 |  -0.685 |   -2.982 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16  | 0.107 | 0.026 |  -0.659 |   -2.956 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16  | 0.080 | 0.102 |  -0.557 |   -2.854 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16  | 0.081 | 0.007 |  -0.551 |   -2.847 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16  | 0.075 | 0.096 |  -0.455 |   -2.752 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4   | 0.075 | 0.001 |  -0.454 |   -2.750 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4   | 0.115 | 0.120 |  -0.333 |   -2.630 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2   | 0.115 | 0.005 |  -0.328 |   -2.625 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2   | 0.101 | 0.128 |  -0.200 |   -2.497 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2  | 0.101 | 0.001 |  -0.199 |   -2.496 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2  | 0.097 | 0.201 |   0.001 |   -2.295 | 
     | controller_inst/row_reg_0_                         |                 | sky130_fd_sc_hd__dfxtp_1    | 0.097 | 0.000 |   0.001 |   -2.295 | 
     | controller_inst/row_reg_0_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1    | 0.035 | 0.319 |   0.320 |   -1.977 | 
     | controller_inst/FE_OFC172_row_0                    |                 | sky130_fd_sc_hd__clkbuf_4   | 0.035 | 0.000 |   0.320 |   -1.977 | 
     | controller_inst/FE_OFC172_row_0                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_4   | 0.545 | 0.461 |   0.781 |   -1.516 | 
     | homomorphic_multiply_inst/U295                     |                 | sky130_fd_sc_hd__clkinvlp_4 | 0.551 | 0.064 |   0.845 |   -1.451 | 
     | homomorphic_multiply_inst/U295                     | A v -> Y ^      | sky130_fd_sc_hd__clkinvlp_4 | 0.632 | 0.747 |   1.593 |   -0.704 | 
     | homomorphic_multiply_inst/U1140                    |                 | sky130_fd_sc_hd__o21bai_1   | 0.633 | 0.010 |   1.603 |   -0.694 | 
     | homomorphic_multiply_inst/U1140                    | A1 ^ -> Y v     | sky130_fd_sc_hd__o21bai_1   | 0.152 | 0.269 |   1.872 |   -0.424 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4  | 0.152 | 0.000 |   1.872 |   -0.424 | 
     | reg_19_/latch_clone                                |                 |                             |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.410 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.411 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.512 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.513 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.612 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.638 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.740 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.747 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.843 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.848 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.953 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    1.954 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    2.067 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.002 |  -0.228 |    2.069 | 
     | reg_19_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_5_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_5_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.225
+ Clock Gating Hold            -0.136
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.362
  Arrival Time                  1.958
  Slack Time                    2.320
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.206 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.206 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.104 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.104 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -3.005 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.979 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.877 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.870 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.774 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.773 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.653 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.648 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.519 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.519 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.318 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.318 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -1.812 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1  | 0.369 | 0.009 |   0.517 |   -1.803 | 
     | FE_OFC170_row_2                                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_1  | 0.462 | 0.461 |   0.977 |   -1.342 | 
     | homomorphic_multiply_inst/U1141                    |                 | sky130_fd_sc_hd__nand2_1   | 0.461 | 0.005 |   0.983 |   -1.337 | 
     | homomorphic_multiply_inst/U1141                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.250 | 0.346 |   1.329 |   -0.991 | 
     | homomorphic_multiply_inst/U1142                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.250 | 0.000 |   1.329 |   -0.990 | 
     | homomorphic_multiply_inst/U1142                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.149 | 0.196 |   1.525 |   -0.794 | 
     | homomorphic_multiply_inst/U1173                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.149 | 0.000 |   1.525 |   -0.794 | 
     | homomorphic_multiply_inst/U1173                    | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.427 | 0.432 |   1.957 |   -0.362 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.427 | 0.001 |   1.958 |   -0.362 | 
     | reg_5_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.433 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.434 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.535 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.536 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.635 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.661 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.763 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.770 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.865 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.871 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.975 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.977 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    2.092 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.225 |    2.094 | 
     | reg_5_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_5_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_5_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.225
+ Clock Gating Hold            -0.139
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.364
  Arrival Time                  1.958
  Slack Time                    2.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.208 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.208 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.107 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.106 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -3.007 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -2.981 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.879 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.872 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.776 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.775 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.655 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.650 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.522 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.521 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.320 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.320 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -1.814 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1  | 0.369 | 0.009 |   0.517 |   -1.805 | 
     | FE_OFC170_row_2                                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_1  | 0.462 | 0.461 |   0.977 |   -1.345 | 
     | homomorphic_multiply_inst/U1141                    |                 | sky130_fd_sc_hd__nand2_1   | 0.461 | 0.005 |   0.983 |   -1.339 | 
     | homomorphic_multiply_inst/U1141                    | A v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.250 | 0.346 |   1.329 |   -0.993 | 
     | homomorphic_multiply_inst/U1142                    |                 | sky130_fd_sc_hd__clkinv_1  | 0.250 | 0.000 |   1.329 |   -0.992 | 
     | homomorphic_multiply_inst/U1142                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1  | 0.149 | 0.196 |   1.525 |   -0.797 | 
     | homomorphic_multiply_inst/U1173                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.149 | 0.000 |   1.525 |   -0.796 | 
     | homomorphic_multiply_inst/U1173                    | A1 v -> Y ^     | sky130_fd_sc_hd__o21ai_1   | 0.427 | 0.432 |   1.957 |   -0.365 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.427 | 0.001 |   1.958 |   -0.364 | 
     | reg_5_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.435 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.436 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.537 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.538 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.637 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.663 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.765 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.772 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.868 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.873 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    1.977 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.002 |  -0.343 |    1.979 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00057      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.092 | 0.115 |  -0.227 |    2.095 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.002 |  -0.225 |    2.096 | 
     | reg_5_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_20_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_20_/latch_
clone/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
+ Clock Gating Hold            -0.210
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.438
  Arrival Time                  1.916
  Slack Time                    2.354
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.241 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.241 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.139 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.139 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -3.039 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -3.014 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.911 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.905 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.809 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.808 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.687 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.683 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.554 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.553 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.353 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.353 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -1.847 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1  | 0.369 | 0.009 |   0.517 |   -1.838 | 
     | FE_OFC170_row_2                                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_1  | 0.462 | 0.461 |   0.977 |   -1.377 | 
     | homomorphic_multiply_inst/U510                     |                 | sky130_fd_sc_hd__nor2_1    | 0.461 | 0.006 |   0.983 |   -1.371 | 
     | homomorphic_multiply_inst/U510                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1    | 0.744 | 0.633 |   1.616 |   -0.738 | 
     | homomorphic_multiply_inst/U1139                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.744 | 0.001 |   1.617 |   -0.737 | 
     | homomorphic_multiply_inst/U1139                    | A1 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.186 | 0.299 |   1.916 |   -0.438 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.186 | 0.000 |   1.916 |   -0.438 | 
     | reg_20_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.468 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.468 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.570 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.570 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.670 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.696 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.798 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.804 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.900 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.906 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    2.010 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    2.011 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    2.124 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.002 |  -0.228 |    2.126 | 
     | reg_20_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_20_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_20_/latch_
clone_2/GATE (v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/row_reg_2_/Q                                        
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
+ Clock Gating Hold            -0.212
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.438
  Arrival Time                  1.917
  Slack Time                    2.355
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.242 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.242 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.140 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.140 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -3.040 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -3.015 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -2.912 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -2.906 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.810 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.809 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.688 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.684 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.555 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.554 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.354 | 
     | controller_inst/row_reg_2_                         |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.354 | 
     | controller_inst/row_reg_2_                         | CLK ^ -> Q v    | sky130_fd_sc_hd__dfxtp_1   | 0.368 | 0.506 |   0.508 |   -1.848 | 
     | FE_OFC170_row_2                                    |                 | sky130_fd_sc_hd__clkbuf_1  | 0.369 | 0.009 |   0.517 |   -1.839 | 
     | FE_OFC170_row_2                                    | A v -> X v      | sky130_fd_sc_hd__clkbuf_1  | 0.462 | 0.461 |   0.977 |   -1.378 | 
     | homomorphic_multiply_inst/U510                     |                 | sky130_fd_sc_hd__nor2_1    | 0.461 | 0.006 |   0.983 |   -1.372 | 
     | homomorphic_multiply_inst/U510                     | A v -> Y ^      | sky130_fd_sc_hd__nor2_1    | 0.744 | 0.633 |   1.616 |   -0.739 | 
     | homomorphic_multiply_inst/U1139                    |                 | sky130_fd_sc_hd__o21ai_1   | 0.744 | 0.001 |   1.617 |   -0.738 | 
     | homomorphic_multiply_inst/U1139                    | A1 ^ -> Y v     | sky130_fd_sc_hd__o21ai_1   | 0.186 | 0.299 |   1.916 |   -0.439 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.186 | 0.001 |   1.917 |   -0.438 | 
     | reg_20_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.469 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.469 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.571 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.571 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.671 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.697 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.799 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.805 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.901 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    1.907 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    2.011 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    2.012 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    2.125 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.227 |    2.129 | 
     | reg_20_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_9_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_9_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
+ Clock Gating Hold            -0.083
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.310
  Arrival Time                  2.142
  Slack Time                    2.452
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.338 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.338 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.236 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.236 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -3.137 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -3.111 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -3.009 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -3.002 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.906 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.905 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.785 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.780 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.651 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.651 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.450 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.450 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.814 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.750 | 0.007 |   0.645 |   -1.806 | 
     | homomorphic_multiply_inst/U325                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.740 | 0.763 |   1.408 |   -1.043 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.740 | 0.008 |   1.417 |   -1.035 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.254 | 0.362 |   1.779 |   -0.673 | 
     | homomorphic_multiply_inst/U1165                    |                 | sky130_fd_sc_hd__nand3_1   | 0.254 | 0.001 |   1.779 |   -0.672 | 
     | homomorphic_multiply_inst/U1165                    | A ^ -> Y v      | sky130_fd_sc_hd__nand3_1   | 0.124 | 0.171 |   1.951 |   -0.501 | 
     | homomorphic_multiply_inst/U1170                    |                 | sky130_fd_sc_hd__nand2b_1  | 0.124 | 0.000 |   1.951 |   -0.501 | 
     | homomorphic_multiply_inst/U1170                    | B v -> Y ^      | sky130_fd_sc_hd__nand2b_1  | 0.193 | 0.191 |   2.141 |   -0.310 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.193 | 0.000 |   2.142 |   -0.310 | 
     | reg_9_/latch_clone_2                               |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.565 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.566 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.667 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.668 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.767 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.793 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.895 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.902 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    1.998 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    2.003 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    2.107 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    2.109 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    2.222 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.003 |  -0.227 |    2.225 | 
     | reg_9_/latch_clone_2                               |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_9_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_9_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
+ Clock Gating Hold            -0.085
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.313
  Arrival Time                  2.142
  Slack Time                    2.455
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.342 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.341 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.240 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.239 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -3.140 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -3.114 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -3.012 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -3.005 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.910 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.908 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.788 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.783 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.655 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.654 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.453 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.453 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.817 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.750 | 0.007 |   0.645 |   -1.810 | 
     | homomorphic_multiply_inst/U325                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.740 | 0.763 |   1.408 |   -1.047 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.740 | 0.008 |   1.417 |   -1.038 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.254 | 0.362 |   1.779 |   -0.676 | 
     | homomorphic_multiply_inst/U1165                    |                 | sky130_fd_sc_hd__nand3_1   | 0.254 | 0.001 |   1.779 |   -0.676 | 
     | homomorphic_multiply_inst/U1165                    | A ^ -> Y v      | sky130_fd_sc_hd__nand3_1   | 0.124 | 0.171 |   1.951 |   -0.504 | 
     | homomorphic_multiply_inst/U1170                    |                 | sky130_fd_sc_hd__nand2b_1  | 0.124 | 0.000 |   1.951 |   -0.504 | 
     | homomorphic_multiply_inst/U1170                    | B v -> Y ^      | sky130_fd_sc_hd__nand2b_1  | 0.193 | 0.191 |   2.141 |   -0.313 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.193 | 0.000 |   2.142 |   -0.313 | 
     | reg_9_/latch_clone                                 |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.568 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.569 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.671 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.671 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.770 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.796 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.899 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.905 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    2.001 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    2.006 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    2.111 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    2.112 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    2.225 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.001 |  -0.228 |    2.227 | 
     | reg_9_/latch_clone                                 |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_3_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_3_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.231
+ Clock Gating Hold            -0.177
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.407
  Arrival Time                  2.051
  Slack Time                    2.458
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.345 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.345 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.243 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.243 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -3.143 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -3.118 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -3.015 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -3.009 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.913 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.912 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.791 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.787 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.658 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.657 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.457 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.457 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.820 | 
     | homomorphic_multiply_inst/U863                     |                 | sky130_fd_sc_hd__nor2b_2   | 0.750 | 0.007 |   0.645 |   -1.813 | 
     | homomorphic_multiply_inst/U863                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2b_2   | 0.154 | 0.329 |   0.974 |   -1.484 | 
     | homomorphic_multiply_inst/U936                     |                 | sky130_fd_sc_hd__o21ai_0   | 0.154 | 0.003 |   0.978 |   -1.481 | 
     | homomorphic_multiply_inst/U936                     | B1 v -> Y ^     | sky130_fd_sc_hd__o21ai_0   | 0.301 | 0.248 |   1.226 |   -1.232 | 
     | homomorphic_multiply_inst/FE_OFC341_n647           |                 | sky130_fd_sc_hd__clkbuf_1  | 0.301 | 0.000 |   1.226 |   -1.232 | 
     | homomorphic_multiply_inst/FE_OFC341_n647           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1  | 0.868 | 0.695 |   1.920 |   -0.538 | 
     | homomorphic_multiply_inst/U1135                    |                 | sky130_fd_sc_hd__nand2_1   | 0.868 | 0.003 |   1.923 |   -0.535 | 
     | homomorphic_multiply_inst/U1135                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.113 | 0.128 |   2.051 |   -0.407 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.113 | 0.000 |   2.051 |   -0.407 | 
     | _3_/latch                                          |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.571 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.572 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.674 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.674 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.774 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.799 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.902 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.908 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    2.004 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    2.005 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    2.101 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.356 |    2.102 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.234 |    2.224 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.004 |  -0.231 |    2.228 | 
     | _3_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_18_/latch_clone/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_18_/latch_
clone/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.228
+ Clock Gating Hold            -0.101
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.329
  Arrival Time                  2.164
  Slack Time                    2.493
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.380 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.379 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.278 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.277 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -3.178 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -3.152 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -3.050 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -3.043 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.948 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.946 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.826 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.821 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.693 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.692 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.491 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.491 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.855 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.750 | 0.007 |   0.645 |   -1.848 | 
     | homomorphic_multiply_inst/U325                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.740 | 0.763 |   1.408 |   -1.085 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.740 | 0.008 |   1.417 |   -1.076 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.254 | 0.362 |   1.779 |   -0.714 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.254 | 0.000 |   1.779 |   -0.714 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.126 | 0.159 |   1.938 |   -0.555 | 
     | homomorphic_multiply_inst/U333                     |                 | sky130_fd_sc_hd__nand2_1   | 0.126 | 0.000 |   1.938 |   -0.555 | 
     | homomorphic_multiply_inst/U333                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.270 | 0.226 |   2.164 |   -0.329 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.270 | 0.000 |   2.164 |   -0.329 | 
     | reg_18_/latch_clone                                |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.606 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.607 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.708 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.709 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.808 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.834 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.936 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.943 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    2.039 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    2.044 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    2.149 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    2.150 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    2.263 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_2 | 0.092 | 0.002 |  -0.228 |    2.265 | 
     | reg_18_/latch_clone                                |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_interim_result_reg_18_/latch_clone_2/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_interim_result_reg_18_/latch_
clone_2/GATE (^) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                     
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.227
+ Clock Gating Hold            -0.102
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.329
  Arrival Time                  2.165
  Slack Time                    2.494
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.381 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.380 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.279 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.278 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -3.179 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -3.153 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -3.051 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -3.044 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.949 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.947 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.827 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.822 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.694 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.693 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.492 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.492 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.856 | 
     | homomorphic_multiply_inst/U325                     |                 | sky130_fd_sc_hd__nand2_1   | 0.750 | 0.007 |   0.645 |   -1.849 | 
     | homomorphic_multiply_inst/U325                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.740 | 0.763 |   1.408 |   -1.086 | 
     | homomorphic_multiply_inst/U326                     |                 | sky130_fd_sc_hd__clkinv_1  | 0.740 | 0.008 |   1.417 |   -1.077 | 
     | homomorphic_multiply_inst/U326                     | A v -> Y ^      | sky130_fd_sc_hd__clkinv_1  | 0.254 | 0.362 |   1.779 |   -0.715 | 
     | homomorphic_multiply_inst/U332                     |                 | sky130_fd_sc_hd__nand2_1   | 0.254 | 0.000 |   1.779 |   -0.715 | 
     | homomorphic_multiply_inst/U332                     | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.126 | 0.159 |   1.938 |   -0.556 | 
     | homomorphic_multiply_inst/U333                     |                 | sky130_fd_sc_hd__nand2_1   | 0.126 | 0.000 |   1.938 |   -0.556 | 
     | homomorphic_multiply_inst/U333                     | B v -> Y ^      | sky130_fd_sc_hd__nand2_1   | 0.270 | 0.226 |   2.164 |   -0.330 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.270 | 0.001 |   2.165 |   -0.329 | 
     | reg_18_/latch_clone_2                              |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.607 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.608 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.709 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.710 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.809 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.835 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.937 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.944 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    2.040 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      |            | sky130_fd_sc_hd__clkinv_8  | 0.075 | 0.006 |  -0.449 |    2.045 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00075      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_8  | 0.090 | 0.104 |  -0.344 |    2.150 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      |            | sky130_fd_sc_hd__clkinv_16 | 0.090 | 0.001 |  -0.343 |    2.151 | 
     | homomorphic_multiply_inst/CTS_ccl_a_inv_00055      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.091 | 0.113 |  -0.230 |    2.264 | 
     | homomorphic_multiply_inst/clk_gate_interim_result_ |            | sky130_fd_sc_hd__sdlclkp_4 | 0.092 | 0.003 |  -0.227 |    2.267 | 
     | reg_18_/latch_clone_2                              |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_1_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_1_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.225
+ Clock Gating Hold            -0.182
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.407
  Arrival Time                  2.091
  Slack Time                    2.498
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.384 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.384 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.282 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.282 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -3.183 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -3.157 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -3.055 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -3.048 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.952 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.951 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.831 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.826 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.697 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.697 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.496 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.496 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.860 | 
     | homomorphic_multiply_inst/U863                     |                 | sky130_fd_sc_hd__nor2b_2   | 0.750 | 0.007 |   0.645 |   -1.852 | 
     | homomorphic_multiply_inst/U863                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2b_2   | 0.154 | 0.329 |   0.974 |   -1.523 | 
     | homomorphic_multiply_inst/U889                     |                 | sky130_fd_sc_hd__o21ai_0   | 0.154 | 0.003 |   0.978 |   -1.520 | 
     | homomorphic_multiply_inst/U889                     | B1 v -> Y ^     | sky130_fd_sc_hd__o21ai_0   | 0.347 | 0.294 |   1.272 |   -1.226 | 
     | homomorphic_multiply_inst/FE_OFC343_n649           |                 | sky130_fd_sc_hd__clkbuf_1  | 0.347 | 0.001 |   1.273 |   -1.225 | 
     | homomorphic_multiply_inst/FE_OFC343_n649           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1  | 0.820 | 0.666 |   1.939 |   -0.559 | 
     | homomorphic_multiply_inst/U1137                    |                 | sky130_fd_sc_hd__nand2_1   | 0.820 | 0.002 |   1.941 |   -0.556 | 
     | homomorphic_multiply_inst/U1137                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.128 | 0.150 |   2.091 |   -0.407 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.128 | 0.000 |   2.091 |   -0.407 | 
     | _1_/latch                                          |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.611 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.612 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.713 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.714 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.813 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.839 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.941 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.948 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    2.044 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    2.045 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    2.141 | 
     | CTS_ccl_a_inv_00061                                |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |    2.141 | 
     | CTS_ccl_a_inv_00061                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |    2.272 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.123 | 0.001 |  -0.225 |    2.273 | 
     | _1_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Clock Gating Hold Check with Pin homomorphic_multiply_inst/clk_
gate_ciphertext1_reg_5_/latch/CLK 
Endpoint:   homomorphic_multiply_inst/clk_gate_ciphertext1_reg_5_/latch/GATE 
(v) checked with  leading edge of 'ideal_clock'
Beginpoint: controller_inst/op_select_reg/Q                                  
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {Reg2ClkGate}
Analysis View: analysis_default
Other End Arrival Time         -0.230
+ Clock Gating Hold            -0.181
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.411
  Arrival Time                  2.098
  Slack Time                    2.509
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                            | 0.096 |       |  -0.887 |   -3.396 | 
     | CTS_ccl_inv_00088                                  |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.000 |  -0.886 |   -3.395 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.785 |   -3.294 | 
     | CTS_ccl_inv_00085                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.000 |  -0.785 |   -3.294 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   -3.194 | 
     | CTS_ccl_a_inv_00083                                |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   -3.168 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.557 |   -3.066 | 
     | CTS_ccl_inv_00079                                  |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.551 |   -3.060 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.455 |   -2.964 | 
     | controller_inst/CTS_ccl_a_inv_00073                |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.454 |   -2.963 | 
     | controller_inst/CTS_ccl_a_inv_00073                | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   -2.842 | 
     | controller_inst/CTS_ccl_a_inv_00053                |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   -2.837 | 
     | controller_inst/CTS_ccl_a_inv_00053                | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.200 |   -2.709 | 
     | controller_inst/clk_gate_row_reg/latch             |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   -2.708 | 
     | controller_inst/clk_gate_row_reg/latch             | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.001 |   -2.508 | 
     | controller_inst/op_select_reg                      |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.001 |   -2.508 | 
     | controller_inst/op_select_reg                      | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1   | 0.750 | 0.636 |   0.638 |   -1.871 | 
     | homomorphic_multiply_inst/U863                     |                 | sky130_fd_sc_hd__nor2b_2   | 0.750 | 0.007 |   0.645 |   -1.864 | 
     | homomorphic_multiply_inst/U863                     | A ^ -> Y v      | sky130_fd_sc_hd__nor2b_2   | 0.154 | 0.329 |   0.974 |   -1.535 | 
     | homomorphic_multiply_inst/U988                     |                 | sky130_fd_sc_hd__o21ai_0   | 0.154 | 0.003 |   0.978 |   -1.531 | 
     | homomorphic_multiply_inst/U988                     | B1 v -> Y ^     | sky130_fd_sc_hd__o21ai_0   | 0.463 | 0.303 |   1.281 |   -1.228 | 
     | homomorphic_multiply_inst/FE_OFC339_n645           |                 | sky130_fd_sc_hd__clkbuf_1  | 0.463 | 0.001 |   1.282 |   -1.227 | 
     | homomorphic_multiply_inst/FE_OFC339_n645           | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_1  | 0.826 | 0.680 |   1.962 |   -0.547 | 
     | homomorphic_multiply_inst/U1133                    |                 | sky130_fd_sc_hd__nand2_1   | 0.826 | 0.002 |   1.964 |   -0.545 | 
     | homomorphic_multiply_inst/U1133                    | B ^ -> Y v      | sky130_fd_sc_hd__nand2_1   | 0.124 | 0.134 |   2.098 |   -0.411 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.124 | 0.000 |   2.098 |   -0.411 | 
     | _5_/latch                                          |                 |                            |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                                    |            |                            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^      |                            | 0.096 |       |  -0.887 |    1.622 | 
     | CTS_ccl_inv_00088                                  |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    1.623 | 
     | CTS_ccl_inv_00088                                  | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    1.725 | 
     | CTS_ccl_inv_00085                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    1.725 | 
     | CTS_ccl_inv_00085                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    1.824 | 
     | CTS_ccl_a_inv_00083                                |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    1.850 | 
     | CTS_ccl_a_inv_00083                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |    1.953 | 
     | CTS_ccl_inv_00079                                  |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |    1.959 | 
     | CTS_ccl_inv_00079                                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |    2.055 | 
     | CTS_ccl_a_inv_00077                                |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |    2.056 | 
     | CTS_ccl_a_inv_00077                                | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |    2.152 | 
     | CTS_ccl_a_inv_00059                                |            | sky130_fd_sc_hd__clkinv_8  | 0.079 | 0.001 |  -0.356 |    2.153 | 
     | CTS_ccl_a_inv_00059                                | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8  | 0.116 | 0.122 |  -0.234 |    2.275 | 
     | homomorphic_multiply_inst/clk_gate_ciphertext1_reg |            | sky130_fd_sc_hd__sdlclkp_4 | 0.116 | 0.004 |  -0.230 |    2.279 | 
     | _5_/latch                                          |            |                            |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 

