{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620522457357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620522457362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 18:07:37 2021 " "Processing started: Sat May 08 18:07:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620522457362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522457362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_tester -c sdram_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_tester -c sdram_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522457362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620522457778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620522457778 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system.qsys " "Elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522464226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:46 Progress: Loading qsys/system.qsys " "2021.05.08.18:07:46 Progress: Loading qsys/system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522466865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:47 Progress: Reading input file " "2021.05.08.18:07:47 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522467301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:47 Progress: Adding altpll_0 \[altpll 18.1\] " "2021.05.08.18:07:47 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522467364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Parameterizing module altpll_0 " "2021.05.08.18:07:48 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Adding bridge_0 \[altera_up_external_bus_to_avalon_bridge 18.0\] " "2021.05.08.18:07:48 Progress: Adding bridge_0 \[altera_up_external_bus_to_avalon_bridge 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Parameterizing module bridge_0 " "2021.05.08.18:07:48 Progress: Parameterizing module bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.05.08.18:07:48 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Parameterizing module clk_0 " "2021.05.08.18:07:48 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\] " "2021.05.08.18:07:48 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Parameterizing module clock_bridge " "2021.05.08.18:07:48 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Adding framecount \[altera_avalon_pio 18.1\] " "2021.05.08.18:07:48 Progress: Adding framecount \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Parameterizing module framecount " "2021.05.08.18:07:48 Progress: Parameterizing module framecount" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Adding imagecount \[altera_avalon_pio 18.1\] " "2021.05.08.18:07:48 Progress: Adding imagecount \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Parameterizing module imagecount " "2021.05.08.18:07:48 Progress: Parameterizing module imagecount" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\] " "2021.05.08.18:07:48 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Parameterizing module jtag_master " "2021.05.08.18:07:48 Progress: Parameterizing module jtag_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2021.05.08.18:07:48 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Parameterizing module sdram_controller " "2021.05.08.18:07:48 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Building connections " "2021.05.08.18:07:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Parameterizing connections " "2021.05.08.18:07:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:48 Progress: Validating " "2021.05.08.18:07:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522468359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:07:49 Progress: Done reading input file " "2021.05.08.18:07:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522469168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522469804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Generating system \"system\" for QUARTUS_SYNTH " "System: Generating system \"system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522470262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522471562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522471569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522471571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522471573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between jtag_master_master_to_sdram_controller_s1_cmd_width_adapter.src and cmd_mux.sink1 " "Inserting clock-crossing logic between jtag_master_master_to_sdram_controller_s1_cmd_width_adapter.src and cmd_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522471575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between sdram_controller_s1_to_jtag_master_master_rsp_width_adapter.src and rsp_mux_001.sink0 " "Inserting clock-crossing logic between sdram_controller_s1_to_jtag_master_master_rsp_width_adapter.src and rsp_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522471577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522474010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0: Starting Generation of External Bus to Avalon Bridge " "Bridge_0: Starting Generation of External Bus to Avalon Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522474012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0: \"system\" instantiated altera_up_external_bus_to_avalon_bridge \"bridge_0\" " "Bridge_0: \"system\" instantiated altera_up_external_bus_to_avalon_bridge \"bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522474035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount: Starting RTL generation for module 'system_framecount' " "Framecount: Starting RTL generation for module 'system_framecount'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522474044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_framecount --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_7652263730277037597.dir/0005_framecount_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_7652263730277037597.dir/0005_framecount_gen//system_framecount_component_configuration.pl  --do_build_sim=0  \] " "Framecount:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_framecount --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_7652263730277037597.dir/0005_framecount_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_7652263730277037597.dir/0005_framecount_gen//system_framecount_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522474044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount: Done RTL generation for module 'system_framecount' " "Framecount: Done RTL generation for module 'system_framecount'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522474196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Framecount: \"system\" instantiated altera_avalon_pio \"framecount\" " "Framecount: \"system\" instantiated altera_avalon_pio \"framecount\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522474199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master: \"system\" instantiated altera_jtag_avalon_master \"jtag_master\" " "Jtag_master: \"system\" instantiated altera_jtag_avalon_master \"jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522474709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'system_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522474714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_7652263730277037597.dir/0006_sdram_controller_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_7652263730277037597.dir/0006_sdram_controller_gen//system_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_7652263730277037597.dir/0006_sdram_controller_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_7652263730277037597.dir/0006_sdram_controller_gen//system_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522474714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'system_sdram_controller' " "Sdram_controller: Done RTL generation for module 'system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522475033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522475036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522477185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522477432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522477675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522477917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"bridge_0_avalon_master_translator\" " "Bridge_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"bridge_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_controller_s1_translator\" " "Sdram_controller_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sdram_controller_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"bridge_0_avalon_master_agent\" " "Bridge_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"bridge_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_controller_s1_agent\" " "Sdram_controller_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sdram_controller_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"jtag_master_master_limiter\" " "Jtag_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"jtag_master_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_sc_fifo.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\" " "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter\" " "Bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_address_alignment.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_std_synchronizer_nocut.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522479787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522480248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522480251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522480254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System: Done \"system\" with 41 modules, 65 files " "System: Done \"system\" with 41 modules, 65 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522480255 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system.qsys " "Finished elaborating Platform Designer system entity \"system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522481083 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys_system.qsys " "Elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522481094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:03 Progress: Loading project/qsys_system.qsys " "2021.05.08.18:08:03 Progress: Loading project/qsys_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522483604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Reading input file " "2021.05.08.18:08:04 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.05.08.18:08:04 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Parameterizing module clk_0 " "2021.05.08.18:08:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\] " "2021.05.08.18:08:04 Progress: Adding jtag_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Parameterizing module jtag_master " "2021.05.08.18:08:04 Progress: Parameterizing module jtag_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Adding led_export \[altera_avalon_pio 18.1\] " "2021.05.08.18:08:04 Progress: Adding led_export \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Parameterizing module led_export " "2021.05.08.18:08:04 Progress: Parameterizing module led_export" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Adding pll \[altpll 18.1\] " "2021.05.08.18:08:04 Progress: Adding pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Parameterizing module pll " "2021.05.08.18:08:04 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\] " "2021.05.08.18:08:04 Progress: Adding sdram_controller \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Parameterizing module sdram_controller " "2021.05.08.18:08:04 Progress: Parameterizing module sdram_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Building connections " "2021.05.08.18:08:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Parameterizing connections " "2021.05.08.18:08:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:04 Progress: Validating " "2021.05.08.18:08:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522484975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.05.08.18:08:05 Progress: Done reading input file " "2021.05.08.18:08:05 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522485730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522486414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH " "Qsys_system: Generating qsys_system \"qsys_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522486818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522488061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522488070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master: \"qsys_system\" instantiated altera_jtag_avalon_master \"jtag_master\" " "Jtag_master: \"qsys_system\" instantiated altera_jtag_avalon_master \"jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522489971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_export: Starting RTL generation for module 'qsys_system_led_export' " "Led_export: Starting RTL generation for module 'qsys_system_led_export'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522489980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_export:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_led_export --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3773125604122629484.dir/0002_led_export_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3773125604122629484.dir/0002_led_export_gen//qsys_system_led_export_component_configuration.pl  --do_build_sim=0  \] " "Led_export:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_led_export --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3773125604122629484.dir/0002_led_export_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3773125604122629484.dir/0002_led_export_gen//qsys_system_led_export_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522489980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_export: Done RTL generation for module 'qsys_system_led_export' " "Led_export: Done RTL generation for module 'qsys_system_led_export'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522490139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_export: \"qsys_system\" instantiated altera_avalon_pio \"led_export\" " "Led_export: \"qsys_system\" instantiated altera_avalon_pio \"led_export\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522490142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"qsys_system\" instantiated altpll \"pll\" " "Pll: \"qsys_system\" instantiated altpll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522490905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Starting RTL generation for module 'qsys_system_sdram_controller' " "Sdram_controller: Starting RTL generation for module 'qsys_system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522490911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_system_sdram_controller --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3773125604122629484.dir/0005_sdram_controller_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3773125604122629484.dir/0005_sdram_controller_gen//qsys_system_sdram_controller_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller:   Generation command is \[exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_system_sdram_controller --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3773125604122629484.dir/0005_sdram_controller_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8756_3773125604122629484.dir/0005_sdram_controller_gen//qsys_system_sdram_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522490911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: Done RTL generation for module 'qsys_system_sdram_controller' " "Sdram_controller: Done RTL generation for module 'qsys_system_sdram_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522491206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller: \"qsys_system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\" " "Sdram_controller: \"qsys_system\" instantiated altera_avalon_new_sdram_controller \"sdram_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522491209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522492821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522493070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522493318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"jtag_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"jtag_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"jtag_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"jtag_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"jtag_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"jtag_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"jtag_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"jtag_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"jtag_master_master_translator\" " "Jtag_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"jtag_master_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_pll_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pll_pll_slave_translator\" " "Pll_pll_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pll_pll_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"jtag_master_master_agent\" " "Jtag_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"jtag_master_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_pll_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pll_pll_slave_agent\" " "Pll_pll_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pll_pll_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"jtag_master_master_limiter\" " "Jtag_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"jtag_master_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\" " "Sdram_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_s1_rsp_width_adapter\" " "Sdram_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_controller_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v " "Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522494908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522495366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522495369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522495371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys_system: Done \"qsys_system\" with 35 modules, 58 files " "Qsys_system: Done \"qsys_system\" with 35 modules, 58 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522495372 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys_system.qsys " "Finished elaborating Platform Designer system entity \"qsys_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522496126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 play_gif2 " "Found entity 1: play_gif2" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/display_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/display_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_output " "Found entity 1: display_output" {  } { { "../../play_gif/hdl/display_output.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/display_output.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_intf_top " "Found entity 1: avalon_intf_top" {  } { { "../../play_gif/hdl/avalon_intf_top.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_tester " "Found entity 1: sdram_tester" {  } { { "sdram_tester.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timer " "Found entity 1: vga_timer" {  } { { "../../play_gif/hdl/vga_timer.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga_timer.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../../play_gif/hdl/vga.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/vga.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "../../play_gif/hdl/buffer.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 play_gif " "Found entity 1: play_gif" {  } { { "../../play_gif/hdl/play_gif.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_reader " "Found entity 1: sdram_reader" {  } { { "sdram_reader.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_reader.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496365 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496365 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496365 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496365 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496365 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496365 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/system/submodules/altera_avalon_st_idle_remover.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system/submodules/altera_default_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system/submodules/altera_incr_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496385 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496385 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496391 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496397 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496397 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496397 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496397 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system/submodules/altera_merlin_master_translator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496410 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/system/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/system/submodules/system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_altpll_0_dffpipe_l2c " "Found entity 1: system_altpll_0_dffpipe_l2c" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496429 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_altpll_0_stdsync_sv6 " "Found entity 2: system_altpll_0_stdsync_sv6" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496429 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_altpll_0_altpll_82g2 " "Found entity 3: system_altpll_0_altpll_82g2" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496429 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_altpll_0 " "Found entity 4: system_altpll_0" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bridge_0 " "Found entity 1: system_bridge_0" {  } { { "db/ip/system/submodules/system_bridge_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_bridge_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_framecount.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_framecount.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_framecount " "Found entity 1: system_framecount" {  } { { "db/ip/system/submodules/system_framecount.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_framecount.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master " "Found entity 1: system_jtag_master" {  } { { "db/ip/system/submodules/system_jtag_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master_b2p_adapter " "Found entity 1: system_jtag_master_b2p_adapter" {  } { { "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master_p2b_adapter " "Found entity 1: system_jtag_master_p2b_adapter" {  } { { "db/ip/system/submodules/system_jtag_master_p2b_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_master_timing_adt " "Found entity 1: system_jtag_master_timing_adt" {  } { { "db/ip/system/submodules/system_jtag_master_timing_adt.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496459 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496462 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496464 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496466 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_003 " "Found entity 2: system_mm_interconnect_0_router_003" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_controller_input_efifo_module " "Found entity 1: system_sdram_controller_input_efifo_module" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496479 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_controller " "Found entity 2: system_sdram_controller" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496479 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_sdram_controller_test_component.v(236) " "Verilog HDL warning at system_sdram_controller_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1620522496481 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_sdram_controller_test_component.v(237) " "Verilog HDL warning at system_sdram_controller_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1620522496482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/submodules/system_sdram_controller_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_sdram_controller_test_component_ram_module " "Found entity 1: system_sdram_controller_test_component_ram_module" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496483 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_sdram_controller_test_component " "Found entity 2: system_sdram_controller_test_component" {  } { { "db/ip/system/submodules/system_sdram_controller_test_component.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system/system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "db/ip/system/system.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/qsys_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/qsys_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system " "Found entity 1: qsys_system" {  } { { "db/ip/qsys_system/qsys_system.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/qsys_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496493 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496493 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496493 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496493 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496493 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496493 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_default_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496520 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496520 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/qsys_system/submodules/altera_jtag_sld_node.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/qsys_system/submodules/altera_jtag_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496530 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496538 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496538 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496538 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496538 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496554 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/qsys_system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys_system/submodules/altera_reset_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys_system/submodules/altera_reset_synchronizer.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master " "Found entity 1: qsys_system_jtag_master" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_master.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master_b2p_adapter " "Found entity 1: qsys_system_jtag_master_b2p_adapter" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_master_b2p_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master_p2b_adapter " "Found entity 1: qsys_system_jtag_master_p2b_adapter" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_master_p2b_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_jtag_master_timing_adt " "Found entity 1: qsys_system_jtag_master_timing_adt" {  } { { "db/ip/qsys_system/submodules/qsys_system_jtag_master_timing_adt.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_led_export.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_led_export.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_led_export " "Found entity 1: qsys_system_led_export" {  } { { "db/ip/qsys_system/submodules/qsys_system_led_export.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_led_export.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0 " "Found entity 1: qsys_system_mm_interconnect_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496601 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router " "Found entity 2: qsys_system_mm_interconnect_0_router" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496604 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_001 " "Found entity 2: qsys_system_mm_interconnect_0_router_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620522496605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496606 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_mm_interconnect_0_router_002 " "Found entity 2: qsys_system_mm_interconnect_0_router_002" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: qsys_system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/qsys_system/submodules/qsys_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_pll_dffpipe_l2c " "Found entity 1: qsys_system_pll_dffpipe_l2c" {  } { { "db/ip/qsys_system/submodules/qsys_system_pll.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496617 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_pll_stdsync_sv6 " "Found entity 2: qsys_system_pll_stdsync_sv6" {  } { { "db/ip/qsys_system/submodules/qsys_system_pll.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496617 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_system_pll_altpll_3h92 " "Found entity 3: qsys_system_pll_altpll_3h92" {  } { { "db/ip/qsys_system/submodules/qsys_system_pll.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496617 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_system_pll " "Found entity 4: qsys_system_pll" {  } { { "db/ip/qsys_system/submodules/qsys_system_pll.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_system_sdram_controller_input_efifo_module " "Found entity 1: qsys_system_sdram_controller_input_efifo_module" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496621 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_system_sdram_controller " "Found entity 2: qsys_system_sdram_controller" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522496621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522496621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_frame_count play_gif2.sv(204) " "Verilog HDL Implicit Net warning at play_gif2.sv(204): created implicit net for \"max_frame_count\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620522496621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_image_count play_gif2.sv(205) " "Verilog HDL Implicit Net warning at play_gif2.sv(205): created implicit net for \"max_image_count\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620522496621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "interface_byte_enable_ob avalon_intf_top.sv(150) " "Verilog HDL Implicit Net warning at avalon_intf_top.sv(150): created implicit net for \"interface_byte_enable_ob\"" {  } { { "../../play_gif/hdl/avalon_intf_top.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620522496621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data avalon_intf_top.sv(217) " "Verilog HDL Implicit Net warning at avalon_intf_top.sv(217): created implicit net for \"data\"" {  } { { "../../play_gif/hdl/avalon_intf_top.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/avalon_intf_top.sv" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1620522496621 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_reader sdram_reader.sv(61) " "Verilog HDL Parameter Declaration warning at sdram_reader.sv(61): Parameter Declaration in module \"sdram_reader\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sdram_reader.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_reader.sv" 61 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1620522496622 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(318) " "Verilog HDL or VHDL warning at system_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620522496658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(328) " "Verilog HDL or VHDL warning at system_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620522496658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(338) " "Verilog HDL or VHDL warning at system_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620522496658 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_sdram_controller.v(682) " "Verilog HDL or VHDL warning at system_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620522496659 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_system_sdram_controller.v(318) " "Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620522496672 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_system_sdram_controller.v(328) " "Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620522496672 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_system_sdram_controller.v(338) " "Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620522496672 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_system_sdram_controller.v(682) " "Verilog HDL or VHDL warning at qsys_system_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/qsys_system_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1620522496673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "play_gif2 " "Elaborating entity \"play_gif2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620522497162 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NS play_gif2.sv(106) " "Verilog HDL or VHDL warning at play_gif2.sv(106): object \"NS\" assigned a value but never read" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620522497163 "|play_gif2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interface_write_data play_gif2.sv(120) " "Verilog HDL Always Construct warning at play_gif2.sv(120): inferring latch(es) for variable \"interface_write_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620522497164 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] play_gif2.sv(25) " "Output port \"LEDR\[9..8\]\" at play_gif2.sv(25) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620522497165 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B play_gif2.sv(33) " "Output port \"VGA_B\" at play_gif2.sv(33) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620522497165 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G play_gif2.sv(34) " "Output port \"VGA_G\" at play_gif2.sv(34) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620522497165 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R play_gif2.sv(36) " "Output port \"VGA_R\" at play_gif2.sv(36) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620522497165 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS play_gif2.sv(35) " "Output port \"VGA_HS\" at play_gif2.sv(35) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620522497165 "|play_gif2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS play_gif2.sv(38) " "Output port \"VGA_VS\" at play_gif2.sv(38) has no driver" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620522497165 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[0\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[0\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497165 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[1\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[1\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497165 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[2\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[2\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497165 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[3\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[3\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497165 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[4\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[4\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[5\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[5\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[6\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[6\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[7\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[7\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[8\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[8\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[9\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[9\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[10\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[10\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[11\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[11\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[12\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[12\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[13\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[13\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[14\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[14\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[15\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[15\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[16\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[16\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[17\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[17\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[18\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[18\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[19\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[19\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[20\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[20\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[21\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[21\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[22\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[22\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[23\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[23\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[24\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[24\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[25\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[25\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[26\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[26\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[27\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[27\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497166 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[28\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[28\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[29\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[29\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[30\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[30\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[31\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[31\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[32\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[32\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[33\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[33\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[34\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[34\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[35\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[35\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[36\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[36\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[37\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[37\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[38\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[38\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[39\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[39\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[40\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[40\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[41\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[41\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[42\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[42\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[43\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[43\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[44\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[44\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[45\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[45\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[46\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[46\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[47\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[47\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[48\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[48\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[49\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[49\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[50\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[50\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497167 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[51\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[51\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[52\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[52\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[53\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[53\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[54\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[54\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[55\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[55\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[56\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[56\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[57\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[57\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[58\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[58\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[59\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[59\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[60\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[60\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[61\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[61\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[62\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[62\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[63\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[63\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[64\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[64\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[65\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[65\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[66\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[66\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[67\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[67\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[68\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[68\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[69\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[69\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[70\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[70\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[71\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[71\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[72\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[72\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[73\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[73\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[74\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[74\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497168 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[75\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[75\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[76\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[76\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[77\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[77\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[78\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[78\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[79\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[79\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[80\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[80\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[81\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[81\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[82\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[82\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[83\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[83\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[84\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[84\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[85\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[85\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[86\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[86\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[87\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[87\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[88\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[88\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[89\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[89\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[90\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[90\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[91\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[91\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[92\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[92\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[93\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[93\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[94\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[94\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[95\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[95\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[96\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[96\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[97\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[97\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497169 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[98\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[98\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[99\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[99\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[100\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[100\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[101\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[101\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[102\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[102\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[103\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[103\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[104\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[104\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[105\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[105\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[106\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[106\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[107\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[107\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[108\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[108\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[109\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[109\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[110\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[110\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[111\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[111\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[112\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[112\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[113\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[113\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[114\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[114\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[115\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[115\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[116\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[116\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[117\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[117\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[118\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[118\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[119\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[119\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497170 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[120\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[120\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497171 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[121\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[121\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497171 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[122\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[122\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497171 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[123\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[123\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497171 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[124\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[124\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497171 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[125\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[125\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497171 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[126\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[126\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497171 "|play_gif2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interface_write_data\[127\] play_gif2.sv(120) " "Inferred latch for \"interface_write_data\[127\]\" at play_gif2.sv(120)" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522497171 "|play_gif2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:u0 " "Elaborating entity \"system\" for hierarchy \"system:u0\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "u0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0 system:u0\|system_altpll_0:altpll_0 " "Elaborating entity \"system_altpll_0\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\"" {  } { { "db/ip/system/system.v" "altpll_0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_stdsync_sv6 system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"system_altpll_0_stdsync_sv6\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "stdsync2" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_dffpipe_l2c system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"system_altpll_0_dffpipe_l2c\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_stdsync_sv6:stdsync2\|system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "dffpipe3" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_altpll_0_altpll_82g2 system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1 " "Elaborating entity \"system_altpll_0_altpll_82g2\" for hierarchy \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\"" {  } { { "db/ip/system/submodules/system_altpll_0.v" "sd1" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bridge_0 system:u0\|system_bridge_0:bridge_0 " "Elaborating entity \"system_bridge_0\" for hierarchy \"system:u0\|system_bridge_0:bridge_0\"" {  } { { "db/ip/system/system.v" "bridge_0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_framecount system:u0\|system_framecount:framecount " "Elaborating entity \"system_framecount\" for hierarchy \"system:u0\|system_framecount:framecount\"" {  } { { "db/ip/system/system.v" "framecount" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master system:u0\|system_jtag_master:jtag_master " "Elaborating entity \"system_jtag_master\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\"" {  } { { "db/ip/system/system.v" "jtag_master" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "jtag_phy_embedded_in_jtag_master" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497250 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mgmt_channel\[0\] altera_avalon_st_jtag_interface.v(68) " "Output port \"mgmt_channel\[0\]\" at altera_avalon_st_jtag_interface.v(68) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620522497251 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_reset altera_avalon_st_jtag_interface.v(66) " "Output port \"debug_reset\" at altera_avalon_st_jtag_interface.v(66) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620522497251 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mgmt_valid altera_avalon_st_jtag_interface.v(67) " "Output port \"mgmt_valid\" at altera_avalon_st_jtag_interface.v(67) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620522497251 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mgmt_data altera_avalon_st_jtag_interface.v(70) " "Output port \"mgmt_data\" at altera_avalon_st_jtag_interface.v(70) has no driver" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620522497251 "|play_gif2|system:u0|system_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522497284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522497284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522497284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522497284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522497284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522497284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522497284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522497284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522497284 ""}  } { { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620522497284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497286 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/system/submodules/altera_jtag_sld_node.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\"" {  } { { "db/ip/system/submodules/altera_avalon_st_jtag_interface.v" "pli_mode.jtag_dc_streaming" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522497841 ""}  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620522497841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522497893 ""}  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620522497893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "idle_remover" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/system/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master_timing_adt system:u0\|system_jtag_master:jtag_master\|system_jtag_master_timing_adt:timing_adt " "Elaborating entity \"system_jtag_master_timing_adt\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|system_jtag_master_timing_adt:timing_adt\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "timing_adt" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "fifo" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "b2p" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "p2b" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "transacto" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/system/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522497987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master_b2p_adapter system:u0\|system_jtag_master:jtag_master\|system_jtag_master_b2p_adapter:b2p_adapter " "Elaborating entity \"system_jtag_master_b2p_adapter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|system_jtag_master_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "b2p_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498019 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel system_jtag_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at system_jtag_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620522498019 "|play_gif2|system:u0|system_jtag_master:jtag_master|system_jtag_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 system_jtag_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at system_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620522498020 "|play_gif2|system:u0|system_jtag_master:jtag_master|system_jtag_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_master_p2b_adapter system:u0\|system_jtag_master:jtag_master\|system_jtag_master_p2b_adapter:p2b_adapter " "Elaborating entity \"system_jtag_master_p2b_adapter\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|system_jtag_master_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "p2b_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system/submodules/system_jtag_master.v" "rst_controller" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_jtag_master.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_controller system:u0\|system_sdram_controller:sdram_controller " "Elaborating entity \"system_sdram_controller\" for hierarchy \"system:u0\|system_sdram_controller:sdram_controller\"" {  } { { "db/ip/system/system.v" "sdram_controller" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_sdram_controller_input_efifo_module system:u0\|system_sdram_controller:sdram_controller\|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module " "Elaborating entity \"system_sdram_controller_input_efifo_module\" for hierarchy \"system:u0\|system_sdram_controller:sdram_controller\|system_sdram_controller_input_efifo_module:the_system_sdram_controller_input_efifo_module\"" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "the_system_sdram_controller_input_efifo_module" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system/system.v" "mm_interconnect_0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_0_avalon_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bridge_0_avalon_master_translator" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_translator" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:framecount_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:framecount_s1_translator\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "framecount_s1_translator" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_0_avalon_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bridge_0_avalon_master_agent" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_agent" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_agent" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altpll_0_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rsp_fifo" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_002" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_mm_interconnect_0_router_003\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "router_003" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_003_default_decode system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_003:router_003\|system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_master_master_limiter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_limiter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux_002 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_demux_002" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_to_sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "jtag_master_master_to_sdram_controller_s1_cmd_width_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498777 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620522498784 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620522498785 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620522498785 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_bridge_0_avalon_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "sdram_controller_s1_to_jtag_master_master_rsp_width_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620522498834 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620522498834 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620522498835 "|play_gif2|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_jtag_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "crosser" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "crosser_004" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_001 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0.v" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522498989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_output display_output:display0 " "Elaborating entity \"display_output\" for hierarchy \"display_output:display0\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "display0" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522499009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cj14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cj14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cj14 " "Found entity 1: altsyncram_cj14" {  } { { "db/altsyncram_cj14.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/altsyncram_cj14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522502396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522502396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/mux_i7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522502643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522502643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522502744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522502744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2th.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2th.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2th " "Found entity 1: cntr_2th" {  } { { "db/cntr_2th.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cntr_2th.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522502900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522502900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cmpr_krb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522502942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522502942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cntr_8hi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522503026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522503026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cntr_4rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522503152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522503152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522503193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522503193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522503276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522503276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522503319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522503319 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522503604 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620522503766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.08.18:08:26 Progress: Loading sld029bdc9c/alt_sld_fab_wrapper_hw.tcl " "2021.05.08.18:08:26 Progress: Loading sld029bdc9c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522506270 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522508005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522508101 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522509985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522510073 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522510165 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522510271 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522510273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522510274 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620522510954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld029bdc9c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld029bdc9c/alt_sld_fab.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522511143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522511143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522511221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522511221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522511223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522511223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522511283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522511283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522511359 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522511359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522511359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/sld029bdc9c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522511424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522511424 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem " "RAM logic \"system:u0\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "mem" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620522513286 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1620522513286 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620522514025 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620522514025 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620522514025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522514051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:u0\|system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620522514051 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620522514051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/altsyncram_m4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620522514094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522514094 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620522514348 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 442 -1 0 } } { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 356 -1 0 } } { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/system/submodules/altera_merlin_master_agent.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 306 -1 0 } } { "db/ip/system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/system/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 276 -1 0 } } { "db/ip/system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620522514451 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620522514451 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620522515077 "|play_gif2|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620522515077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522515204 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "343 " "343 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620522516230 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system 19 " "Ignored 19 assignments for entity \"qsys_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_jtag_master 16 " "Ignored 16 assignments for entity \"qsys_system_jtag_master\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_jtag_master_b2p_adapter 21 " "Ignored 21 assignments for entity \"qsys_system_jtag_master_b2p_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_jtag_master_p2b_adapter 21 " "Ignored 21 assignments for entity \"qsys_system_jtag_master_p2b_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_jtag_master_timing_adt 21 " "Ignored 21 assignments for entity \"qsys_system_jtag_master_timing_adt\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_led_export 22 " "Ignored 22 assignments for entity \"qsys_system_led_export\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"qsys_system_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"qsys_system_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_avalon_st_adapter_001 32 " "Ignored 32 assignments for entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 19 " "Ignored 19 assignments for entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"qsys_system_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"qsys_system_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"qsys_system_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"qsys_system_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"qsys_system_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"qsys_system_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"qsys_system_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"qsys_system_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_pll 78 " "Ignored 78 assignments for entity \"qsys_system_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_system_sdram_controller 34 " "Ignored 34 assignments for entity \"qsys_system_sdram_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620522516291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.map.smsg " "Generated suppressed messages file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522516592 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 36 407 0 0 371 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 36 of its 407 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 371 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1620522518114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620522518178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620522518178 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 150 -1 0 } } { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 298 0 0 } } { "db/ip/system/system.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 101 0 0 } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 206 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1620522518389 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620522518576 "|play_gif2|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620522518576 "|play_gif2|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620522518576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5985 " "Implemented 5985 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620522518576 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620522518576 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620522518576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5668 " "Implemented 5668 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620522518576 ""} { "Info" "ICUT_CUT_TM_RAMS" "195 " "Implemented 195 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620522518576 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1620522518576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620522518576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620522518634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 18:08:38 2021 " "Processing ended: Sat May 08 18:08:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620522518634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620522518634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620522518634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620522518634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1620522519768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620522519773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 18:08:39 2021 " "Processing started: Sat May 08 18:08:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620522519773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620522519773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_tester -c sdram_tester " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_tester -c sdram_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620522519773 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620522519868 ""}
{ "Info" "0" "" "Project  = sdram_tester" {  } {  } 0 0 "Project  = sdram_tester" 0 0 "Fitter" 0 0 1620522519869 ""}
{ "Info" "0" "" "Revision = sdram_tester" {  } {  } 0 0 "Revision = sdram_tester" 0 0 "Fitter" 0 0 1620522519869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620522520043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620522520043 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_tester 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"sdram_tester\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620522520079 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620522520109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620522520109 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 2490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1620522520157 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[2\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 2492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1620522520157 ""}  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 2490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1620522520157 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620522520317 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620522520322 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620522520577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620522520577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620522520577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620522520577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620522520577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620522520577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620522520577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620522520577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620522520577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620522520577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620522520577 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620522520577 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 14344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620522520589 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 14346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620522520589 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 14348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620522520589 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 14350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620522520589 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620522520589 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620522520589 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620522520589 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620522520589 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620522520589 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620522520592 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1620522520884 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 116 " "No exact pin location assignment(s) for 14 pins of 116 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1620522521204 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620522522017 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620522522017 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620522522017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620522522017 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620522522017 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1620522522017 ""}
{ "Info" "ISTA_SDC_FOUND" "sdram_tester.SDC " "Reading SDC File: 'sdram_tester.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620522522042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdram_tester.sdc 21 u0\|pll\|sd1\|pll7\|clk\[1\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at sdram_tester.sdc(21): u0\|pll\|sd1\|pll7\|clk\[1\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620522522044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock sdram_tester.sdc 21 Argument -source is not an object ID " "Ignored create_generated_clock at sdram_tester.sdc(21): Argument -source is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \$dram_clk_ext -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \$dram_clk_ext -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522522044 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620522522044 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620522522046 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620522522046 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1620522522046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1620522522046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdram_tester.sdc 37 clk_dram_ext clock " "Ignored filter at sdram_tester.sdc(37): clk_dram_ext could not be matched with a clock" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620522522046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdram_tester.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at sdram_tester.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522522046 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620522522046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdram_tester.sdc 38 Argument -clock is not an object ID " "Ignored set_input_delay at sdram_tester.sdc(38): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522522046 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620522522046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdram_tester.sdc 50 Argument -clock is not an object ID " "Ignored set_output_delay at sdram_tester.sdc(50): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.3  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.3  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522522047 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620522522047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdram_tester.sdc 51 Argument -clock is not an object ID " "Ignored set_output_delay at sdram_tester.sdc(51): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.6 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.6 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522522047 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620522522047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdram_tester.sdc 52 Argument -clock is not an object ID " "Ignored set_output_delay at sdram_tester.sdc(52): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.3  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.3  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522522047 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620522522047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdram_tester.sdc 53 Argument -clock is not an object ID " "Ignored set_output_delay at sdram_tester.sdc(53): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.6 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.6 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522522047 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620522522047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdram_tester.sdc 64 u0\|pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at sdram_tester.sdc(64): u0\|pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1620522522047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdram_tester.sdc 64 Argument <from> is an empty collection " "Ignored set_multicycle_path at sdram_tester.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] -to \[get_clocks \$dram_clk_int\] -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] -to \[get_clocks \$dram_clk_int\] -setup 2" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522522047 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620522522047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdram_tester.sdc 64 Argument <to> is an empty collection " "Ignored set_multicycle_path at sdram_tester.sdc(64): Argument <to> is an empty collection" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1620522522048 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620522522048 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620522522056 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620522522061 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620522522071 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620522522072 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1620522522072 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620522522090 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1620522522090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620522522118 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1620522522122 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620522522122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620522522122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620522522122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620522522122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620522522122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620522522122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620522522122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1620522522122 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1620522522122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620522522439 ""}  } { { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 14324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620522522439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620522522439 ""}  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 2490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620522522439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620522522439 ""}  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 2490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620522522439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620522522439 ""}  } { { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 5124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620522522439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620522522439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 10169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620522522439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 10189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620522522439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 5984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620522522439 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620522522439 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 7915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620522522439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620522522439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram_controller:sdram_controller\|active_rnw~3 " "Destination node system:u0\|system_sdram_controller:sdram_controller\|active_rnw~3" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 3438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620522522439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram_controller:sdram_controller\|active_cs_n~1 " "Destination node system:u0\|system_sdram_controller:sdram_controller\|active_cs_n~1" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 3462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620522522439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram_controller:sdram_controller\|active_cs_n~2 " "Destination node system:u0\|system_sdram_controller:sdram_controller\|active_cs_n~2" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 3463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620522522439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram_controller:sdram_controller\|i_refs\[2\] " "Destination node system:u0\|system_sdram_controller:sdram_controller\|i_refs\[2\]" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620522522439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram_controller:sdram_controller\|i_refs\[1\] " "Destination node system:u0\|system_sdram_controller:sdram_controller\|i_refs\[1\]" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620522522439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_sdram_controller:sdram_controller\|i_refs\[0\] " "Destination node system:u0\|system_sdram_controller:sdram_controller\|i_refs\[0\]" {  } { { "db/ip/system/submodules/system_sdram_controller.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_sdram_controller.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 1635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620522522439 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620522522439 ""}  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 2530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620522522439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system:u0\|system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620522522440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/apps/intelfpga/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 2863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620522522440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620522522440 ""}  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 1857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620522522440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620522522440 ""}  } { { "db/ip/system/submodules/altera_reset_synchronizer.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 2538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620522522440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|resetrequest  " "Automatically promoted node system:u0\|system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:pli_mode.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620522522440 ""}  } { { "db/ip/system/submodules/altera_jtag_streaming.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_jtag_streaming.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 2450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620522522440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:u0\|system_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node system:u0\|system_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620522522440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:u0\|system_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node system:u0\|system_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 4743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620522522440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620522522440 ""}  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 278 -1 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 2521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620522522440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620522523120 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620522523127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620522523128 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620522523136 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1620522523162 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1620522523162 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1620522523162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620522523163 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620522523178 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620522523178 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620522523185 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620522523861 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1620522523869 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1620522523869 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1620522523869 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "36 " "Created 36 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1620522523869 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620522523869 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 0 14 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1620522523916 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1620522523916 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1620522523916 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620522523917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620522523917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620522523917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620522523917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620522523917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 30 10 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620522523917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 40 20 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620522523917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 30 22 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620522523917 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620522523917 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1620522523917 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1620522523917 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|pll7 clk\[2\] DRAM_CLK~output " "PLL \"system:u0\|system_altpll_0:altpll_0\|system_altpll_0_altpll_82g2:sd1\|pll7\" output port clk\[2\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 150 -1 0 } } { "db/ip/system/submodules/system_altpll_0.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/system_altpll_0.v" 298 0 0 } } { "db/ip/system/system.v" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/system.v" 101 0 0 } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 206 0 0 } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1620522523998 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620522524321 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1620522524329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620522525467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620522526053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620522526097 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620522530518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620522530518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620522531527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X67_Y22 X78_Y32 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32" {  } { { "loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32"} { { 12 { 0 ""} 67 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620522534047 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620522534047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620522535935 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620522535935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620522535938 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.50 " "Total time spent on timing analysis during the Fitter is 2.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620522536170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620522536205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620522537060 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620522537062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620522538226 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620522539329 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1620522539944 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "21 MAX 10 " "21 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/intelfpga/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../../play_gif/hdl/play_gif2.sv" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/hdl/play_gif2.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620522539981 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1620522539981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.fit.smsg " "Generated suppressed messages file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620522540267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6006 " "Peak virtual memory: 6006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620522541701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 18:09:01 2021 " "Processing ended: Sat May 08 18:09:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620522541701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620522541701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620522541701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620522541701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620522542702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620522542708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 18:09:02 2021 " "Processing started: Sat May 08 18:09:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620522542708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620522542708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sdram_tester -c sdram_tester " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sdram_tester -c sdram_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620522542708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1620522543033 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1620522544885 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620522544979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620522545708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 18:09:05 2021 " "Processing ended: Sat May 08 18:09:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620522545708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620522545708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620522545708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620522545708 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620522546313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620522546801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620522546807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 18:09:06 2021 " "Processing started: Sat May 08 18:09:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620522546807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1620522546807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sdram_tester -c sdram_tester " "Command: quartus_sta sdram_tester -c sdram_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1620522546807 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1620522546901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1620522547168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1620522547168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522547196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522547196 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620522547554 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620522547554 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620522547554 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1620522547554 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1620522547554 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1620522547554 ""}
{ "Info" "ISTA_SDC_FOUND" "sdram_tester.SDC " "Reading SDC File: 'sdram_tester.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620522547580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdram_tester.sdc 21 u0\|pll\|sd1\|pll7\|clk\[1\] port or pin or register or keeper or net or combinational node or node " "Ignored filter at sdram_tester.sdc(21): u0\|pll\|sd1\|pll7\|clk\[1\] could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock sdram_tester.sdc 21 Argument -source is not an object ID " "Ignored create_generated_clock at sdram_tester.sdc(21): Argument -source is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \$dram_clk_ext -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \$dram_clk_ext -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522547582 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547582 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620522547583 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1620522547583 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620522547583 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1620522547583 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdram_tester.sdc 37 clk_dram_ext clock " "Ignored filter at sdram_tester.sdc(37): clk_dram_ext could not be matched with a clock" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547583 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdram_tester.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at sdram_tester.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522547584 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay sdram_tester.sdc 38 Argument -clock is not an object ID " "Ignored set_input_delay at sdram_tester.sdc(38): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522547584 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdram_tester.sdc 50 Argument -clock is not an object ID " "Ignored set_output_delay at sdram_tester.sdc(50): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.3  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.3  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522547584 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdram_tester.sdc 51 Argument -clock is not an object ID " "Ignored set_output_delay at sdram_tester.sdc(51): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.6 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.6 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522547584 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdram_tester.sdc 52 Argument -clock is not an object ID " "Ignored set_output_delay at sdram_tester.sdc(52): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.3  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.3  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522547584 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay sdram_tester.sdc 53 Argument -clock is not an object ID " "Ignored set_output_delay at sdram_tester.sdc(53): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.6 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.6 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522547584 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdram_tester.sdc 64 u0\|pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at sdram_tester.sdc(64): u0\|pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdram_tester.sdc 64 Argument <from> is an empty collection " "Ignored set_multicycle_path at sdram_tester.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] -to \[get_clocks \$dram_clk_int\] -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] -to \[get_clocks \$dram_clk_int\] -setup 2" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1620522547585 ""}  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547585 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path sdram_tester.sdc 64 Argument <to> is an empty collection " "Ignored set_multicycle_path at sdram_tester.sdc(64): Argument <to> is an empty collection" {  } { { "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" "" { Text "E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/sdram_tester.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1620522547585 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620522547586 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620522547595 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620522547600 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620522547613 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620522547615 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/work1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/sdram_tester/project/db/ip/qsys_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1620522547616 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620522547634 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1620522547634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620522547647 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1620522547651 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1620522547663 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1620522547686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.003 " "Worst-case setup slack is 1.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.003               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.411               0.000 MAX10_CLK1_50  " "   10.411               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.075               0.000 altera_reserved_tck  " "   42.075               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522547699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 MAX10_CLK1_50  " "    0.242               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 altera_reserved_tck  " "    0.322               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.340               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522547712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.371 " "Worst-case recovery slack is 4.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.371               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.371               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.517               0.000 MAX10_CLK1_50  " "   14.517               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.562               0.000 altera_reserved_tck  " "   95.562               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522547719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 altera_reserved_tck  " "    0.927               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.948               0.000 MAX10_CLK1_50  " "    0.948               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.969               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.969               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522547726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.708 " "Worst-case minimum pulse width slack is 4.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.708               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.708               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.499               0.000 MAX10_CLK1_50  " "    9.499               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.542               0.000 altera_reserved_tck  " "   49.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522547730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522547730 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522547751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522547751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522547751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522547751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522547751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.062 ns " "Worst Case Available Settling Time: 14.062 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522547751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522547751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522547751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522547751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522547751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522547751 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620522547751 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620522547755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1620522547778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1620522548986 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620522549174 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1620522549174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620522549174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.671 " "Worst-case setup slack is 1.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.671               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.671               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.094               0.000 MAX10_CLK1_50  " "   11.094               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.640               0.000 altera_reserved_tck  " "   42.640               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522549210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 MAX10_CLK1_50  " "    0.242               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 altera_reserved_tck  " "    0.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.305               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522549222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.906 " "Worst-case recovery slack is 4.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.906               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.906               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.954               0.000 MAX10_CLK1_50  " "   14.954               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.989               0.000 altera_reserved_tck  " "   95.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522549228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.854 " "Worst-case removal slack is 0.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.854               0.000 altera_reserved_tck  " "    0.854               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871               0.000 MAX10_CLK1_50  " "    0.871               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.894               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522549233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.689 " "Worst-case minimum pulse width slack is 4.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.689               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.689               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.518               0.000 MAX10_CLK1_50  " "    9.518               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.549               0.000 altera_reserved_tck  " "   49.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522549236 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.575 ns " "Worst Case Available Settling Time: 14.575 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549258 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620522549258 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1620522549261 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1620522549460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1620522549460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620522549461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.006 " "Worst-case setup slack is 6.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.006               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    6.006               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.880               0.000 MAX10_CLK1_50  " "   15.880               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.688               0.000 altera_reserved_tck  " "   46.688               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522549475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 MAX10_CLK1_50  " "    0.098               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 altera_reserved_tck  " "    0.140               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.148               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522549486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.332 " "Worst-case recovery slack is 7.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.332               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    7.332               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.230               0.000 MAX10_CLK1_50  " "   17.230               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.752               0.000 altera_reserved_tck  " "   97.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522549493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.404 " "Worst-case removal slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 altera_reserved_tck  " "    0.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 MAX10_CLK1_50  " "    0.410               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.422               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522549498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.720 " "Worst-case minimum pulse width slack is 4.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.720               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.720               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265               0.000 MAX10_CLK1_50  " "    9.265               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.396               0.000 altera_reserved_tck  " "   49.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620522549501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1620522549501 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.429" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.426 ns " "Worst Case Available Settling Time: 17.426 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549522 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1620522549522 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1620522549522 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620522550333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1620522550335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620522550400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 18:09:10 2021 " "Processing ended: Sat May 08 18:09:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620522550400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620522550400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620522550400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620522550400 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus Prime Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1620522551047 ""}
