(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvuge (bvor (bvadd bv_0 #x0927aeb6 ) (bvsrem #x99290aaf  bv_1)) (bvand (bvsrem #x322a82fb  bv_0) (bvmul #xd1b9c066  #x1693acf8 ))))
(assert (=> (bvsgt (bvudiv bv_4 bv_1) (bvmul bv_1 #xa12d5655 )) (not (bvult bv_3 bv_3))))
(assert (bvule (bvurem (bvnor bv_1 #xe5a6cebd ) (bvshl #xb390ccae  bv_2)) (bvmul (bvnand #x1845a3fb  #xb7d34ef8 ) (bvnand #x3dfbd4f8  bv_3))))
(assert (and (bvuge (bvudiv #x2ea43530  bv_4) (bvnor bv_3 bv_4)) (or (and bool_0 bool_2) (bvsge #x596c9b2d  #x7484fda3 ))))
(assert (=> (bvuge (bvshl bv_1 bv_1) (bvashr bv_0 bv_1)) (bvslt (bvudiv bv_2 #x20dd5e17 ) (bvurem bv_3 #x4f65f68f ))))
(check-sat)
(exit)
