/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

#include "xsi.h"

struct XSI_INFO xsi_info;



int main(int argc, char **argv)
{
    xsi_init_design(argc, argv);
    xsi_register_info(&xsi_info);

    xsi_register_min_prec_unit(-12);
    work_m_13506078829348820005_1733832700_init();
    work_m_00749369759467048033_2321183677_init();
    work_m_15799913350425841494_3923416757_init();
    work_m_02524201653401832481_3674772129_init();
    work_m_17964658211199290450_0886308060_init();
    work_m_16197978647721261849_2010970642_init();
    work_m_11807034895841138011_3699445830_init();
    work_m_02941250174398162032_2972286655_init();
    work_m_03522823361708351236_2054532378_init();
    work_m_03522823361708351236_2372748568_init();
    work_m_13087300670111431221_3621552873_init();
    work_m_13087300670111431221_2565871127_init();
    work_m_09051037835212387292_2189627461_init();
    work_m_03761491249994435487_3148384703_init();
    work_m_09659719756815346519_3915170638_init();
    work_m_09416658588047799720_3462089752_init();
    work_m_16541823861846354283_2073120511_init();


    xsi_register_tops("work_m_09416658588047799720_3462089752");
    xsi_register_tops("work_m_16541823861846354283_2073120511");


    return xsi_run_simulation(argc, argv);

}
