// Seed: 2871873413
module module_0 (
    output uwire   id_0,
    output supply0 id_1
    , id_3
);
  assign id_1 = 1'b0;
  id_4 :
  assert property (@(posedge ~id_4 - id_4) (1))
  else $display;
  wire id_5 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    input uwire id_7
);
  assign id_5 = 1'b0;
  module_0(
      id_2, id_5
  );
endmodule
