$date
	Tue Mar 18 10:17:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module axi4_lite_master_tb $end
$var reg 1 ! iCLK $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var reg 1 " iWRITE_START $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var reg 32 # iWRITE_ADDR [31:0] $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var reg 32 $ iWRITE_DATA [31:0] $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var reg 4 % iWRITE_STRB [3:0] $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var wire 1 & m_AWVALID $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var reg 1 ' m_AWREADY $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var wire 32 ( m_AWADDR [31:0] $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var wire 1 ) m_WVALID $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var reg 1 * m_WREADY $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var wire 32 + m_WDATA [31:0] $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var wire 4 , m_WSTRB [3:0] $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var reg 1 - m_BVALID $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var wire 1 . m_BREADY $end
$upscope $end
$scope module axi4_lite_master_tb $end
$var reg 2 / m_BRESP [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
0.
0-
b0 ,
b0 +
0*
0)
b0 (
0'
0&
b0 %
b0 $
b0 #
0"
1!
$end
#5
0!
#10
1.
1)
1&
1!
b1111 ,
b1111 %
b11011110101011011011111011101111 +
b11011110101011011011111011101111 $
b1000000000000 (
b1000000000000 #
1"
#15
0!
#20
1!
#25
0!
#30
1!
#35
0!
#40
0)
0&
1!
1*
1'
#45
0!
#50
0.
1!
1-
0*
0'
b0 ,
b0 %
b0 +
b0 $
b0 (
b0 #
0"
#55
0!
#60
1!
0-
#65
0!
#70
1!
#75
0!
#80
1!
#85
0!
#90
1!
#95
0!
#100
1!
#105
0!
#110
1!
#115
0!
#120
1!
#125
0!
#130
1!
#135
0!
#140
1!
#145
0!
#150
1!
#155
0!
#160
1!
#165
0!
#170
1!
#175
0!
#180
1!
#185
0!
#190
1!
#195
0!
#200
1!
#205
0!
#210
1!
