simulating ram in verilog with the depth of 1024 and data width of 8bits.simply name your project "q1" and compile it.
