pwd
# /nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu
do gestion_instructions.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_PC
# -- Compiling architecture RTL of mux_PC
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture RTL of instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extension_de_signe
# -- Compiling architecture RTL of extension_de_signe
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_register
# -- Compiling architecture RTL of PC_register
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gestion_instructions
# -- Compiling architecture RTL of gestion_instructions
# -- Loading entity extension_de_signe
# -- Loading entity mux_PC
# -- Loading entity PC_register
# -- Loading entity instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_gestion_instructions
# -- Compiling architecture test_bench of tb_gestion_instructions
# -- Loading entity gestion_instructions
# vsim -novopt tb_gestion_instructions 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_gestion_instructions(test_bench)
# Loading work.gestion_instructions(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.mux_pc(rtl)
# Loading work.pc_register(rtl)
# Loading work.instruction_memory(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_gestion_instructions/unite_gestion_instruction/memory
quit -sim
pwd
# /nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu
cat gestion_instructions.do
# vlib work
# 
# vcom -93 ../src/mux_PC.vhd
# vcom -93 ../src/instruction_memory.vhd
# vcom -93 ../src/extension_de_signe.vhd
# vcom -93 ../src/PC_register.vhd
# vcom -93 ../src/gestion_instructions.vhd
# vcom -93 tb_gestion_instructions.vhd
# 
# vsim -novopt tb_gestion_instructions
# 
# view signals 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/* 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/PC/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/multiplexeur/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/extender/*
# add wave -radix hexadecimal -position inserpoint sim:/tb_gestion_instructions/unite_gestion_instruction/bus_adresse
# 
# 
# run 200 ns; 
pwd
# /nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu
# Load canceled
do gestion_instructions.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_PC
# -- Compiling architecture RTL of mux_PC
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture RTL of instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extension_de_signe
# -- Compiling architecture RTL of extension_de_signe
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_register
# -- Compiling architecture RTL of PC_register
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gestion_instructions
# -- Compiling architecture RTL of gestion_instructions
# -- Loading entity extension_de_signe
# -- Loading entity mux_PC
# -- Loading entity PC_register
# -- Loading entity instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_gestion_instructions
# -- Compiling architecture test_bench of tb_gestion_instructions
# -- Loading entity gestion_instructions
# vsim -novopt tb_gestion_instructions 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_gestion_instructions(test_bench)
# Loading work.gestion_instructions(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.mux_pc(rtl)
# Loading work.pc_register(rtl)
# Loading work.instruction_memory(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_gestion_instructions/unite_gestion_instruction/memory
add wave -position insertpoint  \
sim:/tb_gestion_instructions/unite_gestion_instruction/multiplexeur/offset
quit -sim
cat gestion_instructions.do
# vlib work
# 
# vcom -93 ../src/mux_PC.vhd
# vcom -93 ../src/instruction_memory.vhd
# vcom -93 ../src/extension_de_signe.vhd
# vcom -93 ../src/PC_register.vhd
# vcom -93 ../src/gestion_instructions.vhd
# vcom -93 tb_gestion_instructions.vhd
# 
# vsim -novopt tb_gestion_instructions
# 
# view signals 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/* 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/PC/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/multiplexeur/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/extender/*
# add wave -radix hexadecimal -position inserpoint sim:/tb_gestion_instructions/unite_gestion_instruction/bus_adresse
# 
# 
# run 200 ns; 
do gestion_instructions.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_PC
# -- Compiling architecture RTL of mux_PC
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture RTL of instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extension_de_signe
# -- Compiling architecture RTL of extension_de_signe
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_register
# -- Compiling architecture RTL of PC_register
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gestion_instructions
# -- Compiling architecture RTL of gestion_instructions
# -- Loading entity extension_de_signe
# -- Loading entity mux_PC
# -- Loading entity PC_register
# -- Loading entity instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_gestion_instructions
# -- Compiling architecture test_bench of tb_gestion_instructions
# -- Loading entity gestion_instructions
# vsim -novopt tb_gestion_instructions 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_gestion_instructions(test_bench)
# Loading work.gestion_instructions(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.mux_pc(rtl)
# Loading work.pc_register(rtl)
# Loading work.instruction_memory(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_gestion_instructions/unite_gestion_instruction/memory
quit -sim
cat gestion_instructions.do
# vlib work
# 
# vcom -93 ../src/mux_PC.vhd
# vcom -93 ../src/instruction_memory.vhd
# vcom -93 ../src/extension_de_signe.vhd
# vcom -93 ../src/PC_register.vhd
# vcom -93 ../src/gestion_instructions.vhd
# vcom -93 tb_gestion_instructions.vhd
# 
# vsim -novopt tb_gestion_instructions
# 
# view signals 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/* 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/PC/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/multiplexeur/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/extender/*
# add wave -radix hexadecimal -position inserpoint sim:/tb_gestion_instructions/unite_gestion_instruction/bus_adresse
# 
# 
# run 200 ns; 
