INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/new/decoder_4to16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_4to16
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sim_1/new/decoder_4to16_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_4to16_tb
