/*
 * (C) Copyright 2008
 * Coolstream International Limited
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#ifndef __NEVIS_H__
#define __NEVIS_H__

#include <asm/arch/sizes.h>

/* some important registers */
#define HSX_0_ARBMODE_REG		0xE0000000
#define HSX_0_ARBMODE1_REG		0xE0000004
#define HSX_1_ARBMODE_REG		0xE0000010
#define HSX_1_ARBMODE1_REG		0xE0000014
#define HSX_2_ARBMODE_REG		0xE0000020
#define HSX_2_ARBMODE1_REG		0xE0000024

#define HSX_ASX_BRIDGE_CTRL_REG		0xE0000050

#define HSX_PIT_GENERAL_REG		0xE0000100
#define HSX_PIT_DATA_REG		0xE0000104
#define HSX_PIT_INSTR_REG		0xE0000108

#define ROM_DESC0_REG			0xE0010000	/* ROM descriptor */
#define PCI_ROM_DESC0_REG		0xE0010000	/* ROM descriptor */
#define ROM_MAP_REG			0xE0010020	/* ROM mapping register */
#define ROM_XOE_MASK_REG		0xE0010034
#define	PCI_CFG_ADDR_REG		0xE0010040
#define PCI_CFG_DATA_REG		0xE0010044

#define RESET_STATUS_REG		0xE0400000
#define REMAP_REG			0xE0400014	/* ROM shadow enable / disable */
#define PLL_STATUS_REG			0xE0400018
#define SOFTRESET_REG			0xE040001C	/* writing anything to this reg causes a system reset */
#define RST_DECARM_CTL_REG		0xE0400044	/* writing anything to this reg causes a system reset */
#define SCRATCH_2_REG			0xE0400050	/* scratch, used to pass size of DDR-RAM bank #1 */
#define SCRATCH_3_REG			0xE0400054	/* scratch, used to pass size of DDR-RAM bank #2 */
#define SCRATCH_4_REG			0xE0400058	/* scratch, used to pass the chip vendor and ID */
#define SCRATCH_5_REG			0xE040005C	/* scratch, used to pass the chip major and minor revision ID */

#define UART_BASE_REG			0xE0410000	/* UART0. UART1 is at UART0 + 0x1000, UART2 at UART0 + 0x2000, UART3 at UART0 + 0x3000 */

#define TIMER_BASE_REG			0xE0430000	/* 16 timers; 4 regs for each timer */
#define TIMER_IRQ_REG			0xE0430100

#define PLL_MPG0_INTFRAC_REG		0xE0440000
#define PLL_MPG0_CTRL_REG		0xE0440004
#define PLL_MPG1_INTFRAC_REG		0xE0440008
#define PLL_MPG1_CTRL_REG		0xE044000C
#define PLL_HD_INTFRAC_REG		0xE0440010
#define PLL_HD_CTRL_REG			0xE0440014
#define PLL_AUD_INTFRAC_REG		0xE0440018
#define PLL_AUD_CTRL_REG		0xE044001C
#define PLL_PLL0_INTFRAC_REG		0xE0440020
#define PLL_PLL0_CTRL_REG		0xE0440024
#define PLL_PLL1_INTFRAC_REG		0xE0440028
#define PLL_PLL1_CTRL_REG		0xE044002C
#define PLL_PLL2_INTFRAC_REG		0xE0440030
#define PLL_PLL2_CTRL_REG		0xE0440034
#define PLL_MEM_CTRL0_REG		0xE0440038
#define PLL_MEM_CTRL1_REG		0xE044003C
#define PLL_MEM_CTRL2_REG		0xE0440040
#define PLL_MEM_CTRL3_REG		0xE0440044
#define PLL_FENRUS_CTRL_REG		0xE0440048

#define DIV_MUX_CTRL0_REG		0xE0440050
#define DIV_MUX_CTRL1_REG		0xE0440054
#define DIV_MUX_CTRL2_REG		0xE0440058
#define DIV_MUX_CTRL3_REG		0xE044005C
#define DIV_MUX_CTRL4_REG		0xE0440060
#define DIV_MUX_CTRL5_REG		0xE0440064
#define DIV_MUX_CTRL6_REG		0xE0440068
#define DIV_MUX_CTRL7_REG		0xE044006C
#define DIV_MUX_CTRL8_REG		0xE0440070
#define DIV_MUX_CTRL9_REG		0xE0440074
#define DIV_MUX_CTRL10_REG		0xE0440078
#define DIV_MUX_CTRL11_REG		0xE044007C
#define DIV_MUX_CTRL12_REG		0xE0440080
#define DIV_MUX_CTRL13_REG		0xE0440084
#define DIV_MUX_CTRL14_REG		0xE0440088
#define DIV_MUX_CTRL15_REG		0xE044008C

#define SMART0_PLL_CTRL_REG		0xE04400AC
#define SMART1_PLL_CTRL_REG		0xE04400B0

#define AUDIO_CLK_SEL_REG		0xE04400B8
#define AUDIO_DIVIDE0_REG		0xE04400BC
#define AUDIO_DIVIDE1_REG		0xE04400C0
#define AUDIO_DIVIDE2_REG		0xE04400C4
#define AUDIO_DIVIDE3_REG		0xE04400C8
#define AUDIO_DIVIDE4_REG		0xE04400CC
#define AUDIO_DIVIDE5_REG		0xE04400D0
#define MPG2_DIVIDE_REG			0xE04400D4
#define MPG3_DIVIDE_REG			0xE04400D8

#define PIN_CONFIG0_REG			0xE0440100
#define PIN_ALT_FUNC_REG		0xE0440110

#define MEMORY_TIMER_REG		0xE0440140

#define SREG_PLL_BYPASS_REG		0xE0440154

#define GPIO_PIN_MUX0_REG		0xE0440180	/* PIO 031 ... 000 alternate function pin mux select */
#define GPIO_PIN_MUX1_REG		0xE0440184	/* PIO 063 ... 032 alternate function pin mux select */
#define GPIO_PIN_MUX2_REG		0xE0440188	/* PIO 095 ... 064 alternate function pin mux select */
#define GPIO_PIN_MUX3_REG		0xE044018C	/* PIO 127 ... 096 alternate function pin mux select */
#define GPIO_PIN_MUX4_REG		0xE0440190	/* PIO 159 ... 128 alternate function pin mux select */
#define GPIO_PIN_MUX5_REG		0xE0440194	/* PIO 191 ... 160 alternate function pin mux select */
#define GPIO_PIN_MUX6_REG		0xE0440198	/* PIO 223 ... 191 alternate function pin mux select */

#define GPIO_PIN_SMUX0_REG		0xE04401C0	/* PIO 031 ... 000 secundary alternate function pin mux select */
#define GPIO_PIN_SMUX1_REG		0xE04401C4	/* PIO 063 ... 032 secundary alternate function pin mux select */
#define GPIO_PIN_SMUX2_REG		0xE04401C8	/* PIO 095 ... 064 secundary alternate function pin mux select */
#define GPIO_PIN_SMUX3_REG		0xE04401CC	/* PIO 127 ... 096 secundary alternate function pin mux select */
#define GPIO_PIN_SMUX4_REG		0xE04401D0	/* PIO 159 ... 128 secundary alternate function pin mux select */
#define GPIO_PIN_SMUX5_REG		0xE04401D4	/* PIO 191 ... 160 secundary alternate function pin mux select */
#define GPIO_PIN_SMUX6_REG		0xE04401D8	/* PIO 223 ... 191 secundary alternate function pin mux select */

#define LOCKCMD_REG			0xE0440120	/* to unlock some specific registers */
#define LOCKSTAT_REG			0xE0440124	/* to unlock some specific registers */

#define SREG_USB_ENABLE_REG		0xE0440138

#define SREG_HS_CLK_DIV_CTRL0		0xE0440200
#define SREG_HS_CLK_DIV_CTRL1		0xE0440204
#define SREG_HS_CLK_DIV_CTRL2		0xE0440208
#define SREG_HS_CLK_DIV_CTRL3		0xE044020C
#define SREG_HS_CLK_DIV_CTRL4		0xE0440210
#define SREG_HS_CLK_DIV_CTRL5		0xE0440214
#define SREG_HS_CLK_DIV_CTRL6		0xE0440218
#define SREG_HS_CLK_DIV_CTRL7		0xE044021C
#define SREG_HS_CLK_DIV_CTRL8		0xE0440220
#define SREG_HS_CLK_DIV_CTRL9		0xE0440224
#define SREG_HS_CLK_MUX_CTRL0_REG	0xE0440228
#define SREG_HS_CLK_MUX_CTRL1_REG	0xE044022C

#define ITC_INTENABLE1_REG		0xE0450004	/* Group 1 Interrupt Enable Register */
#define ITC_INTRIRQ1_REG		0xE0450008
#define ITC_INTRCLR1_REG		0xE0450010
#define ITC_INTENABLE2_REG		0xE0450024	/* Group 2 Interrupt Enable Register */
#define ITC_INTRIRQ2_REG		0xE0450028
#define ITC_INTRCLR2_REG		0xE0450030
#define ITC_INTRIRQ3_REG		0xE0450048
#define ITC_INTRCLR3_REG		0xE0450050

#define IR1_STAT_REG			0xE0460010
#define IR1_FIFO_REG			0xE0460040

#define PIO_READ_REG			0xE0470000
#define PIO_DRIVE_HIGH_REG		0xE0470004
#define PIO_DRIVE_LOW_REG		0xE0470008
#define PIO_DRIVE_OFF_REG		0xE047000C
#define PIO_IRQSTAT_REG			0xE0470010

#define MC_PRIORITY_PCI_REG		0xE0500008
#define MC_PRIORITY_SATA1_REG		0xE050000C
#define MC_PRIORITY_DMA0_REG		0xE0500010
#define MC_PRIORITY_CRYPT_REG		0xE0500014
#define MC_PRIORITY_JTAG_REG		0xE0500018
#define MC_PRIORITY_JPEG_REG		0xE050001C

#define MC_PRIORITY_SBM_REG		0xE0500028
#define MC_PRIORITY_SSP_REG		0xE050002C
#define MC_PRIORITY_SATA0_REG		0xE0500030

#define MC_PRIORITY_TSP0_REG		0xE0500044
#define MC_PRIORITY_TSP1_REG		0xE0500048
#define MC_PRIORITY_TSR0_REG		0xE050004C
#define MC_PRIORITY_TSR1_REG		0xE0500050
#define MC_PRIORITY_BSP0_REG		0xE0500054
#define MC_PRIORITY_BSP1_REG		0xE0500058

#define MC_PRIORITY_AMP_REG		0xE0500060
#define MC_PRIORITY_APP_REG		0xE0500064
#define MC_PRIORITY_IMP0_REG		0xE0500068
#define MC_PRIORITY_IMP1_REG		0xE050006C
#define MC_PRIORITY_DPROC_INST_REG	0xE0500070
#define MC_PRIORITY_DPROC_DATA_REG	0xE0500074
#define MC_PRIORITY_CPM_REG		0xE0500078
#define MC_PRIORITY_DMA1_REG		0xE050007C
#define MC_PRIORITY_DNT_REG		0xE0500080

#define MC_PRIORITY_DRM00_REG		0xE0500090
#define MC_PRIORITY_DRM01_REG		0xE0500094
#define MC_PRIORITY_DRM02_REG		0xE0500098
#define MC_PRIORITY_DRM03_REG		0xE050009C
#define MC_PRIORITY_DRM10_REG		0xE05000A0
#define MC_PRIORITY_DRM11_REG		0xE05000A4
#define MC_PRIORITY_DRM12_REG		0xE05000A8
#define MC_PRIORITY_DRM13_REG		0xE05000AC
#define MC_PRIORITY_POSTP0_REG		0xE05000B0
#define MC_PRIORITY_POSTP1_REG		0xE05000B4
#define MC_PRIORITY_GXA_REG		0xE05000B8
#define MC_PRIORITY_NU12_REG		0xE05000BC
#define MC_PRIORITY_MSDF0_REG		0xE05000C0
#define MC_PRIORITY_MSDP0_REG		0xE05000C4
#define MC_PRIORITY_MSDF1_REG		0xE05000C8
#define MC_PRIORITY_MSDP1_REG		0xE05000CC
#define MC_PRIORITY_MBF0_REG 		0xE05000D0
#define MC_PRIORITY_MBP0_REG 		0xE05000D4
#define MC_PRIORITY_MBF1_REG 		0xE05000D8
#define MC_PRIORITY_MBP1_REG 		0xE05000DC

#define MC_ATTR0_START_REG		0xE0500100
#define MC_ATTR0_END_REG		0xE0500104
#define MC_ATTR1_START_REG		0xE0500108
#define MC_ATTR1_END_REG		0xE050010C
#define MC_ATTR2_START_REG		0xE0500110
#define MC_ATTR2_END_REG		0xE0500114
#define MC_ATTR3_START_REG		0xE0500118
#define MC_ATTR3_END_REG		0xE050011C
#define MC_ATTR4_START_REG		0xE0500120
#define MC_ATTR4_END_REG		0xE0500124
#define MC_ATTR5_START_REG		0xE0500128
#define MC_ATTR5_END_REG		0xE050012C
#define MC_ATTR6_START_REG		0xE0500130
#define MC_ATTR6_END_REG		0xE0500134
#define MC_ATTR7_START_REG		0xE0500138
#define MC_ATTR7_END_REG		0xE050013C
#define MC_ATTR8_START_REG		0xE0500140
#define MC_ATTR8_END_REG		0xE0500144
#define MC_ATTR9_START_REG		0xE0500148
#define MC_ATTR9_END_REG		0xE050014C
#define MC_ATTR10_START_REG		0xE0500150
#define MC_ATTR10_END_REG		0xE0500154
#define MC_ATTR11_START_REG		0xE0500158
#define MC_ATTR11_END_REG		0xE050015C
#define MC_ATTR12_START_REG		0xE0500160
#define MC_ATTR12_END_REG		0xE0500164
#define MC_ATTR13_START_REG		0xE0500168
#define MC_ATTR13_END_REG		0xE050016C
#define MC_ATTR14_START_REG		0xE0500170
#define MC_ATTR14_END_REG		0xE0500174
#define MC_ATTR15_START_REG		0xE0500178
#define MC_ATTR15_END_REG		0xE050017C
#define MC_ATTR_WP_CTL_REG		0xE0500180
#define MC_ATTR_INTR_EN_REG		0xE0500184
#define MC_ATTR_INTR_STAT_REG		0xE0500188
#define MC_ATTR_WP_LOG0_REG		0xE050018C
#define MC_ATTR_WP_LOG1_REG		0xE0500190
#define MC_ATTR_CONTENT_RD_LOG0_REG	0xE0500194
#define MC_ATTR_CONTENT_RD_LOG1_REG	0xE0500198
#define MC_ATTR_CONTENT_WR_LOG0_REG	0xE050019C
#define MC_ATTR_CONTENT_WR_LOG1_REG	0xE05001A0
#define MC_ATTR_CONTENT_CTL_REG		0xE05001A4

#define MC_TILE0_START_REG		0xE0500200
#define MC_TILE0_END_REG		0xE0500204
#define MC_TILE0_CTL_REG		0xE0500208
#define MC_TILE1_START_REG		0xE050020C
#define MC_TILE1_END_REG		0xE0500210
#define MC_TILE1_CTL_REG		0xE0500214
#define MC_TILE2_START_REG		0xE0500218
#define MC_TILE2_END_REG		0xE050021C
#define MC_TILE2_CTL_REG		0xE0500220
#define MC_TILE3_START_REG		0xE0500224
#define MC_TILE3_END_REG		0xE0500228
#define MC_TILE3_CTL_REG		0xE050022C
#define MC_TILE4_START_REG		0xE0500230
#define MC_TILE4_END_REG		0xE0500234
#define MC_TILE4_CTL_REG		0xE0500238
#define MC_TILE5_START_REG		0xE050023C
#define MC_TILE5_END_REG		0xE0500240
#define MC_TILE5_CTL_REG		0xE0500244
#define MC_TILE6_START_REG		0xE0500248
#define MC_TILE6_END_REG		0xE050024C
#define MC_TILE6_CTL_REG		0xE0500250
#define MC_TILE7_START_REG		0xE0500254
#define MC_TILE7_END_REG		0xE0500258
#define MC_TILE7_CTL_REG		0xE050025C
#define MC_TILE_CFG_REG			0xE0500260

#define MC_CFG0_REG			0xE0500300
#define MC_CFG1_REG			0xE0500304
#define MC_CFG2_REG			0xE0500308
#define MC_PARAM0_REG			0xE050030C
#define MC_PARAM1_REG			0xE0500310
#define MC_PARAM2_REG			0xE0500314
#define MC_PARAM3_REG			0xE0500318
#define MC_PARAM4_REG			0xE050031C

#define MC_MRS_REG			0xE0500320
#define MC_EMRS1_REG			0xE0500324
#define MC_EMRS2_REG			0xE0500328
#define MC_EMRS3_REG			0xE050032C
#define MC_DLL_CTL_CLOCK_REG		0xE0500330
#define MC_DLL_CTL_SKEW_REG		0xE0500334
#define MC_DLL_CTL_OVERRIDE0_REG	0xE0500338
#define MC_DLL_CTL_OVERRIDE1_REG	0xE050033C
#define MC_INTR_EN_REG			0xE0500340
#define MC_INTR_STAT_REG		0xE0500344
#define MC_THRESH0_REG			0xE0500348
#define MC_THRESH1_REG			0xE050034C
#define MC_CFG3_REG			0xE0500350
#define MC_PARAM5_REG			0xE0500354
#define MC_PARAM6_REG			0xE0500358
#define MC_DRIVE0_REG			0xE050035C
#define MC_DRIVE1_REG			0xE0500360
#define MC_DRIVE2_REG			0xE0500364
#define MC_DRIVE3_REG			0xE0500368
#define MC_DRIVE4_REG			0xE050036C
#define MC_O_DELAY_REG			0xE0500370

#define MEM_PLL_CTRL0_REG		0xE0500800
#define MEM_PLL_CTRL1_REG		0xE0500804
#define MEM_PLL_CTRL2_REG		0xE0500808
#define MEM_PLL_CTRL3_REG		0xE050080C

#define MC_CTL_REG		 	0xE0500380

#define MC_RING_CTL_REG			0xE050039C
#define MC_RING_FREQUENCY_REG		0xE05003A0

#define MC_EVENT_SEL0_REG		0xE0500500
#define MC_EVENT_SEL1_REG		0xE0500504
#define MC_EVENT_CTL_REG		0xE0500508
#define MC_EVENT_TIM_REG		0xE050050C
#define MC_EVENT_CNT0_REG		0xE0500510
#define MC_EVENT_CNT1_REG		0xE0500514
#define MC_EVENT_CNT2_REG		0xE0500518
#define MC_EVENT_CNT3_REG		0xE050051C
#define MC_EVENT_CNT4_REG		0xE0500520
#define MC_EVENT_CNT5_REG		0xE0500524

#define MC_DBG_CTL_REG			0xE0500640

#define MC_PRIORITY_ARM_INST		0xE0500700
#define MC_PRIORITY_ARM_DATA		0xE0500704
#define MC_PRIORITY_USB0		0xE0500720
#define MC_PRIORITY_USB1		0xE0500724
#define MC_PRIORITY_USB2		0xE0500728
#define MC_PRIORITY_EMAC0		0xE050072C
#define MC_PRIORITY_EMAC1		0xE0500730
#define MC_PRIORITY_MCARD0		0xE0500734
#define MC_PRIORITY_BUS4_WR_REG		0xE0500740

#define MC_CFG0_M1_REG			0xE0500900
#define MC_CFG1_M1_REG			0xE0500904
#define MC_PARAM0_M1_REG		0xE050090C
#define MC_PARAM1_M1_REG		0xE0500910
#define MC_PARAM2_M1_REG		0xE0500914
#define MC_PARAM3_M1_REG		0xE0500918
#define MC_PARAM4_M1_REG		0xE050091C
#define MC_MRS_M1_REG			0xE0500920
#define MC_EMRS1_M1_REG			0xE0500924
#define MC_EMRS2_M1_REG			0xE0500928
#define MC_EMRS3_M1_REG			0xE050092C
#define MC_PARAM5_M1_REG		0xE0500954
#define MC_PARAM6_M1_REG		0xE0500958
#define MC_O_DELAY_M1_REG		0xE0500970

#define EMAC_ID_REG			0xE8003000
#define EMAC_STAT_REG			0xE8003004
#define EMAC_ENABLE_REG			0xE8003008
#define EMAC_CTRL_REG			0xE800300C
#define EMAC_POLLR_REG			0xE8003010

#define EMAC_TXRINGPTR_REG		0xE800301C
#define EMAC_RXRINGPTR_REG		0xE8003020
#define EMAC_ADDRL_REG			0xE8003024
#define EMAC_ADDRH_REG			0xE8003028
#define EMAC_LAFL_REG			0xE800302C
#define EMAC_LAFH_REG			0xE8003030
#define EMAC_MDIO_DATA_REG		0xE8003034
#define EMAC_RXRINGREAD_REG		0xE800303C

#define EMAC_XCTRL_REG			0xE8003040
#define EMAC_XSTAT_REG			0xE8003044

#endif	/* __NEVIS_H__ */
