set_max_delay 4.0 -rise -fall -from {clk1 clk2} -rise_from * -through and1 -rise_through adder1 -fall_through and1 -to pin1 -rise_to ff* -fall_to [get_ports {clk0}] -ignore_clock_latency -probe -reset_path
