

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 09:28:52 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.125 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 7 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i192 %x_V_read to i12" [firmware/myproject.cpp:50]   --->   Operation 8 'trunc' 'trunc_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %trunc_ln1117 to i24" [firmware/myproject.cpp:50]   --->   Operation 9 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %tmp_1 to i24" [firmware/myproject.cpp:51]   --->   Operation 11 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i24 %sext_ln1192, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 12 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %trunc_ln1117, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 14 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %r_V_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1193_1 = mul i24 %sext_ln1118_2, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 16 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i12 %p_Val2_5 to i27" [firmware/myproject.cpp:51]   --->   Operation 18 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i12 %p_Val2_5 to i24" [firmware/myproject.cpp:51]   --->   Operation 19 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_40 = mul i24 %sext_ln1116_5, %sext_ln1116_5" [firmware/myproject.cpp:51]   --->   Operation 20 'mul' 'r_V_40' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)" [firmware/myproject.cpp:51]   --->   Operation 21 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)" [firmware/myproject.cpp:52]   --->   Operation 22 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i12 %trunc_ln1117 to i15" [firmware/myproject.cpp:53]   --->   Operation 23 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i14 %r_V_1 to i15" [firmware/myproject.cpp:53]   --->   Operation 24 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into DSP with root node r_V_72)   --->   "%r_V_71 = sub i15 %sext_ln1118_38, %sext_ln1118_39" [firmware/myproject.cpp:53]   --->   Operation 25 'sub' 'r_V_71' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into DSP with root node r_V_72)   --->   "%sext_ln1116_11 = sext i15 %r_V_71 to i27" [firmware/myproject.cpp:53]   --->   Operation 26 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_72 = mul i27 %sext_ln1116_11, %sext_ln1116_3" [firmware/myproject.cpp:53]   --->   Operation 27 'mul' 'r_V_72' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_91 = mul i24 %sext_ln1116_5, %sext_ln1116" [firmware/myproject.cpp:53]   --->   Operation 28 'mul' 'r_V_91' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %tmp_1 to i27" [firmware/myproject.cpp:50]   --->   Operation 29 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %tmp_1 to i30" [firmware/myproject.cpp:51]   --->   Operation 30 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i12 %tmp_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 31 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i24 %r_V to i30" [firmware/myproject.cpp:50]   --->   Operation 32 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1193)   --->   "%mul_ln1193 = mul i30 %sext_ln1193, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 33 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1193_1, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1193 = sub i30 %mul_ln1193, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 35 'sub' 'sub_ln1193' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_2 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %trunc_ln1117, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 36 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %tmp_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 37 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i13 %r_V_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 38 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1193_2 = mul i24 %sext_ln1118_4, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 39 'mul' 'mul_ln1193_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1193_1 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1193_2, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 40 'bitconcatenate' 'shl_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1193 = add i30 %shl_ln1193_1, %sub_ln1193" [firmware/myproject.cpp:50]   --->   Operation 41 'add' 'add_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i12 %p_Val2_5 to i17" [firmware/myproject.cpp:50]   --->   Operation 42 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i12 %p_Val2_5 to i16" [firmware/myproject.cpp:50]   --->   Operation 43 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i12 %p_Val2_5 to i15" [firmware/myproject.cpp:50]   --->   Operation 44 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln1 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_5, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 45 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i15 %shl_ln1 to i16" [firmware/myproject.cpp:50]   --->   Operation 46 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.77ns)   --->   "%r_V_86 = sub i16 %sext_ln1118_9, %sext_ln1118_6" [firmware/myproject.cpp:50]   --->   Operation 47 'sub' 'r_V_86' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%rhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %r_V_86, i12 0)" [firmware/myproject.cpp:50]   --->   Operation 48 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i28 %rhs_V to i30" [firmware/myproject.cpp:50]   --->   Operation 49 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1193_1 = add i30 %sext_ln1193_1, %add_ln1193" [firmware/myproject.cpp:50]   --->   Operation 50 'add' 'add_ln1193_1' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i12 %tmp_1 to i15" [firmware/myproject.cpp:50]   --->   Operation 51 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i24 %sext_ln1192, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 52 'mul' 'r_V_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_7 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_1, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 53 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i14 %r_V_7 to i15" [firmware/myproject.cpp:50]   --->   Operation 54 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into DSP with root node r_V_24)   --->   "%r_V_21 = add i15 %sext_ln1118_13, %sext_ln1118_11" [firmware/myproject.cpp:50]   --->   Operation 55 'add' 'r_V_21' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into DSP with root node r_V_24)   --->   "%sext_ln1116_1 = sext i15 %r_V_21 to i27" [firmware/myproject.cpp:50]   --->   Operation 56 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_24 = mul i27 %sext_ln1116_1, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 57 'mul' 'r_V_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i12 %p_Val2_5 to i28" [firmware/myproject.cpp:51]   --->   Operation 58 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i24 %r_V_40 to i36" [firmware/myproject.cpp:51]   --->   Operation 59 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_41 = mul i36 %sext_ln1118_22, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 60 'mul' 'r_V_41' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into DSP with root node r_V_47)   --->   "%r_V_44 = add i16 %sext_ln1118_9, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 61 'add' 'r_V_44' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into DSP with root node r_V_47)   --->   "%sext_ln1116_6 = sext i16 %r_V_44 to i28" [firmware/myproject.cpp:51]   --->   Operation 62 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_47 = mul i28 %sext_ln1116_6, %sext_ln1116_4" [firmware/myproject.cpp:51]   --->   Operation 63 'mul' 'r_V_47' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_65 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_Val2_5, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 64 'bitconcatenate' 'r_V_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i14 %r_V_65 to i15" [firmware/myproject.cpp:51]   --->   Operation 65 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.76ns)   --->   "%r_V_48 = add i15 %sext_ln1118_24, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 66 'add' 'r_V_48' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i15 %r_V_48 to i27" [firmware/myproject.cpp:51]   --->   Operation 67 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_56 = mul i27 %sext_ln1116_7, %sext_ln1116_3" [firmware/myproject.cpp:51]   --->   Operation 68 'mul' 'r_V_56' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (1.87ns)   --->   "%r_V_88 = mul i17 11, %sext_ln1118_5" [firmware/myproject.cpp:51]   --->   Operation 69 'mul' 'r_V_88' <Predicate = true> <Delay = 1.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.76ns)   --->   "%r_V_60 = sub i15 %sext_ln1118_24, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 70 'sub' 'r_V_60' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i15 %r_V_60 to i27" [firmware/myproject.cpp:51]   --->   Operation 71 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_89 = mul i27 %sext_ln1116_8, %sext_ln1118" [firmware/myproject.cpp:51]   --->   Operation 72 'mul' 'r_V_89' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_5, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 73 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i16 %shl_ln1118_8 to i17" [firmware/myproject.cpp:51]   --->   Operation 74 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i14 %r_V_65 to i26" [firmware/myproject.cpp:52]   --->   Operation 75 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i12 %tmp_5 to i25" [firmware/myproject.cpp:52]   --->   Operation 76 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i12 %tmp_5 to i27" [firmware/myproject.cpp:52]   --->   Operation 77 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i12 %tmp_5 to i26" [firmware/myproject.cpp:52]   --->   Operation 78 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_66 = mul i26 %sext_ln1116_9, %sext_ln1118_32" [firmware/myproject.cpp:52]   --->   Operation 79 'mul' 'r_V_66' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i12 %p_Val2_5 to i30" [firmware/myproject.cpp:53]   --->   Operation 80 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i12 %tmp_5 to i18" [firmware/myproject.cpp:52]   --->   Operation 81 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_69 = mul i18 23, %sext_ln1192_21" [firmware/myproject.cpp:52]   --->   Operation 82 'mul' 'r_V_69' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_70 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_5, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 83 'bitconcatenate' 'r_V_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i13 %r_V_70 to i25" [firmware/myproject.cpp:52]   --->   Operation 84 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i27 %r_V_72 to i30" [firmware/myproject.cpp:53]   --->   Operation 85 'sext' 'sext_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_14)   --->   "%mul_ln1192_20 = mul i30 %sext_ln1192_23, %sext_ln1192_20" [firmware/myproject.cpp:53]   --->   Operation 86 'mul' 'mul_ln1192_20' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %r_V_91, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 87 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_14 = add i30 %rhs_V_5, %mul_ln1192_20" [firmware/myproject.cpp:53]   --->   Operation 88 'add' 'add_ln1192_14' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_74 = mul i27 %sext_ln1116_8, %sext_ln1116_3" [firmware/myproject.cpp:53]   --->   Operation 89 'mul' 'r_V_74' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_22)   --->   "%r_V_75 = add i17 %sext_ln1118_26, %sext_ln1118_5" [firmware/myproject.cpp:53]   --->   Operation 90 'add' 'r_V_75' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_22)   --->   "%sext_ln1118_40 = sext i17 %r_V_75 to i24" [firmware/myproject.cpp:53]   --->   Operation 91 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_22 = mul i24 %sext_ln1118_40, %sext_ln1116_5" [firmware/myproject.cpp:53]   --->   Operation 92 'mul' 'mul_ln1192_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i27 %r_V_89 to i24" [firmware/myproject.cpp:53]   --->   Operation 93 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln728 = trunc i17 %r_V_88 to i16" [firmware/myproject.cpp:53]   --->   Operation 94 'trunc' 'trunc_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into DSP with root node r_V_82)   --->   "%r_V_81 = sub i15 %sext_ln1118_13, %sext_ln1118_11" [firmware/myproject.cpp:54]   --->   Operation 95 'sub' 'r_V_81' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into DSP with root node r_V_82)   --->   "%sext_ln1116_12 = sext i15 %r_V_81 to i27" [firmware/myproject.cpp:54]   --->   Operation 96 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_82 = mul i27 %sext_ln1116_12, %sext_ln1118_31" [firmware/myproject.cpp:54]   --->   Operation 97 'mul' 'r_V_82' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_84 = mul i25 %sext_ln1116_10, %sext_ln1118_30" [firmware/myproject.cpp:54]   --->   Operation 98 'mul' 'r_V_84' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.12>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i12 %tmp_2 to i30" [firmware/myproject.cpp:50]   --->   Operation 99 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i15 %shl_ln1 to i18" [firmware/myproject.cpp:50]   --->   Operation 100 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i12 %tmp_1 to i18" [firmware/myproject.cpp:50]   --->   Operation 101 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i24 %r_V_19 to i30" [firmware/myproject.cpp:50]   --->   Operation 102 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192)   --->   "%mul_ln1193_3 = mul i30 %sext_ln1118_12, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 103 'mul' 'mul_ln1193_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192 = sub i30 %add_ln1193_1, %mul_ln1193_3" [firmware/myproject.cpp:50]   --->   Operation 104 'sub' 'sub_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i14 %r_V_7 to i24" [firmware/myproject.cpp:50]   --->   Operation 105 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i24 %sext_ln1118_14, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 106 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%r_V_8 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_1, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 107 'bitconcatenate' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i13 %r_V_8 to i16" [firmware/myproject.cpp:50]   --->   Operation 108 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_37 = mul i18 21, %sext_ln1118_10" [firmware/myproject.cpp:50]   --->   Operation 109 'mul' 'r_V_37' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_2, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 110 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i15 %shl_ln1118_4 to i16" [firmware/myproject.cpp:50]   --->   Operation 111 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_2, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 112 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i13 %shl_ln1118_6 to i16" [firmware/myproject.cpp:50]   --->   Operation 113 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V = call i30 @_ssdm_op_BitConcatenate.i30.i12.i18(i12 %trunc_ln1117, i18 0)" [firmware/myproject.cpp:51]   --->   Operation 114 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i30 %lhs_V to i36" [firmware/myproject.cpp:51]   --->   Operation 115 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (3.07ns)   --->   "%mul_ln1192_5 = mul i36 %r_V_41, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 116 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.92ns)   --->   "%add_ln1192_5 = add i36 %sext_ln1192_9, %mul_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 117 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i12 %tmp_4 to i36" [firmware/myproject.cpp:51]   --->   Operation 118 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (3.07ns)   --->   "%mul_ln1192_6 = mul i36 %r_V_41, %sext_ln1192_10" [firmware/myproject.cpp:51]   --->   Operation 119 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i28 %r_V_47 to i30" [firmware/myproject.cpp:51]   --->   Operation 120 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_7 = mul i30 %sext_ln1192_11, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 121 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i14 %r_V_65 to i17" [firmware/myproject.cpp:51]   --->   Operation 122 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i12 %tmp_4 to i30" [firmware/myproject.cpp:52]   --->   Operation 123 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i27 %r_V_56 to i30" [firmware/myproject.cpp:51]   --->   Operation 124 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_8 = mul i30 %sext_ln1192_13, %sext_ln1192_12" [firmware/myproject.cpp:51]   --->   Operation 125 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i17 %r_V_88 to i24" [firmware/myproject.cpp:51]   --->   Operation 126 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i24 %sext_ln1118_25, %sext_ln1116_5" [firmware/myproject.cpp:51]   --->   Operation 127 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i27 %r_V_89 to i30" [firmware/myproject.cpp:51]   --->   Operation 128 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_10 = mul i30 %sext_ln1192_14, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 129 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_11 = mul i30 %sext_ln1192_14, %sext_ln1192_12" [firmware/myproject.cpp:51]   --->   Operation 130 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%r_V_3 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_Val2_5, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 131 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i13 %r_V_3 to i17" [firmware/myproject.cpp:51]   --->   Operation 132 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i13 %r_V_3 to i16" [firmware/myproject.cpp:51]   --->   Operation 133 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_12)   --->   "%r_V_62 = add i17 %sext_ln1118_27, %sext_ln1118_26" [firmware/myproject.cpp:51]   --->   Operation 134 'add' 'r_V_62' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_12)   --->   "%sext_ln1192_15 = sext i17 %r_V_62 to i24" [firmware/myproject.cpp:51]   --->   Operation 135 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_12 = mul i24 %sext_ln1192_15, %sext_ln1192" [firmware/myproject.cpp:51]   --->   Operation 136 'mul' 'mul_ln1192_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_13)   --->   "%r_V_63 = sub i17 %sext_ln1118_26, %sext_ln1118_23" [firmware/myproject.cpp:51]   --->   Operation 137 'sub' 'r_V_63' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_13)   --->   "%sext_ln1192_16 = sext i17 %r_V_63 to i24" [firmware/myproject.cpp:51]   --->   Operation 138 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i12 %tmp_4 to i24" [firmware/myproject.cpp:53]   --->   Operation 139 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_13 = mul i24 %sext_ln1192_16, %sext_ln1192_17" [firmware/myproject.cpp:51]   --->   Operation 140 'mul' 'mul_ln1192_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_5, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 141 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i17 %shl_ln1118_s to i18" [firmware/myproject.cpp:51]   --->   Operation 142 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.79ns)   --->   "%r_V_90 = sub i18 %sext_ln1118_29, %sext_ln1118_8" [firmware/myproject.cpp:51]   --->   Operation 143 'sub' 'r_V_90' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i12 %tmp_5 to i24" [firmware/myproject.cpp:54]   --->   Operation 144 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i26 %r_V_66 to i30" [firmware/myproject.cpp:52]   --->   Operation 145 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_9)   --->   "%mul_ln1192_14 = mul i30 %sext_ln1192_19, %sext_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 146 'mul' 'mul_ln1192_14' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i30 @_ssdm_op_BitConcatenate.i30.i12.i18(i12 %p_Val2_5, i18 0)" [firmware/myproject.cpp:52]   --->   Operation 147 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_9 = sub i30 %mul_ln1192_14, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 148 'sub' 'sub_ln1192_9' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %tmp_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 149 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i15 %shl_ln1118_1 to i16" [firmware/myproject.cpp:52]   --->   Operation 150 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_15)   --->   "%r_V_67 = sub i16 %sext_ln1118_33, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 151 'sub' 'r_V_67' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_15)   --->   "%sext_ln1118_34 = sext i16 %r_V_67 to i24" [firmware/myproject.cpp:52]   --->   Operation 152 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_15 = mul i24 %sext_ln1118_34, %sext_ln1192_18" [firmware/myproject.cpp:52]   --->   Operation 153 'mul' 'mul_ln1192_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln1192_s = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_15, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 154 'bitconcatenate' 'shl_ln1192_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_10 = sub i30 %sub_ln1192_9, %shl_ln1192_s" [firmware/myproject.cpp:52]   --->   Operation 155 'sub' 'sub_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_16)   --->   "%r_V_68 = sub i16 %sext_ln1118_18, %sext_ln1118_21" [firmware/myproject.cpp:52]   --->   Operation 156 'sub' 'r_V_68' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_16)   --->   "%sext_ln1118_35 = sext i16 %r_V_68 to i24" [firmware/myproject.cpp:52]   --->   Operation 157 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_16 = mul i24 %sext_ln1118_35, %sext_ln1192_18" [firmware/myproject.cpp:52]   --->   Operation 158 'mul' 'mul_ln1192_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln1192_10 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_16, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 159 'bitconcatenate' 'shl_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_11 = add i30 %shl_ln1192_10, %sub_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 160 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i18 %r_V_69 to i24" [firmware/myproject.cpp:52]   --->   Operation 161 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_17 = mul i24 %sext_ln1192_22, %sext_ln1192_18" [firmware/myproject.cpp:52]   --->   Operation 162 'mul' 'mul_ln1192_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i13 %r_V_70 to i17" [firmware/myproject.cpp:52]   --->   Operation 163 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i13 %r_V_70 to i24" [firmware/myproject.cpp:52]   --->   Operation 164 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_18 = mul i24 %sext_ln1118_37, %sext_ln1192_17" [firmware/myproject.cpp:52]   --->   Operation 165 'mul' 'mul_ln1192_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i27 %r_V_74 to i30" [firmware/myproject.cpp:53]   --->   Operation 166 'sext' 'sext_ln1192_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_15)   --->   "%mul_ln1192_21 = mul i30 %sext_ln1192_24, %sext_ln1192_2" [firmware/myproject.cpp:53]   --->   Operation 167 'mul' 'mul_ln1192_21' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 168 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_15 = add i30 %add_ln1192_14, %mul_ln1192_21" [firmware/myproject.cpp:53]   --->   Operation 168 'add' 'add_ln1192_15' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1192_14 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_22, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 169 'bitconcatenate' 'shl_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.86ns)   --->   "%sub_ln1192_13 = sub i30 %add_ln1192_15, %shl_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 170 'sub' 'sub_ln1192_13' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln1192_15 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %trunc_ln1192, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 171 'bitconcatenate' 'shl_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i30 %shl_ln1192_15, %sub_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 172 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i15 %r_V_48 to i24" [firmware/myproject.cpp:53]   --->   Operation 173 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_23 = mul i24 %sext_ln1118_41, %sext_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 174 'mul' 'mul_ln1192_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln1192_16 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_23, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 175 'bitconcatenate' 'shl_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%sub_ln1192_14 = sub i30 %add_ln1192_16, %shl_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 176 'sub' 'sub_ln1192_14' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i15 %r_V_60 to i24" [firmware/myproject.cpp:53]   --->   Operation 177 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_24 = mul i24 %sext_ln1118_42, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 178 'mul' 'mul_ln1192_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_25)   --->   "%r_V_76 = sub i16 %sext_ln1118_9, %sext_ln1118_28" [firmware/myproject.cpp:53]   --->   Operation 179 'sub' 'r_V_76' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_25)   --->   "%sext_ln1192_25 = sext i16 %r_V_76 to i24" [firmware/myproject.cpp:53]   --->   Operation 180 'sext' 'sext_ln1192_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_25 = mul i24 %sext_ln1192_25, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 181 'mul' 'mul_ln1192_25' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%r_V_93 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_5, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 182 'bitconcatenate' 'r_V_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i16 %r_V_93 to i17" [firmware/myproject.cpp:53]   --->   Operation 183 'sext' 'sext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i12 %tmp_5 to i30" [firmware/myproject.cpp:54]   --->   Operation 184 'sext' 'sext_ln1192_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.86ns)   --->   "%sub_ln1192_18 = sub i30 0, %shl_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 185 'sub' 'sub_ln1192_18' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i12 %tmp_5 to i24" [firmware/myproject.cpp:54]   --->   Operation 186 'sext' 'sext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i13 %r_V_3 to i24" [firmware/myproject.cpp:54]   --->   Operation 187 'sext' 'sext_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_29 = mul i24 %sext_ln1118_48, %sext_ln1118_47" [firmware/myproject.cpp:54]   --->   Operation 188 'mul' 'mul_ln1192_29' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1192_19 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_29, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 189 'bitconcatenate' 'shl_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_19 = sub i30 %sub_ln1192_18, %shl_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 190 'sub' 'sub_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [1/1] (0.78ns)   --->   "%r_V_95 = sub i17 %sext_ln1118_26, %sext_ln1118_27" [firmware/myproject.cpp:54]   --->   Operation 191 'sub' 'r_V_95' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%rhs_V_11 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %r_V_95, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 192 'bitconcatenate' 'rhs_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i29 %rhs_V_11 to i30" [firmware/myproject.cpp:54]   --->   Operation 193 'sext' 'sext_ln1192_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_22 = add i30 %sub_ln1192_19, %sext_ln1192_32" [firmware/myproject.cpp:54]   --->   Operation 194 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i27 %r_V_82 to i30" [firmware/myproject.cpp:54]   --->   Operation 195 'sext' 'sext_ln1192_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_26 = mul i30 %sext_ln1192_33, %sext_ln1192_31" [firmware/myproject.cpp:54]   --->   Operation 196 'mul' 'mul_ln1192_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i25 %r_V_84 to i30" [firmware/myproject.cpp:54]   --->   Operation 197 'sext' 'sext_ln1192_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_27 = mul i30 %sext_ln1192_35, %sext_ln1192_31" [firmware/myproject.cpp:54]   --->   Operation 198 'mul' 'mul_ln1192_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_28)   --->   "%r_V_85 = sub i17 %sext_ln1118_44, %sext_ln1118_36" [firmware/myproject.cpp:54]   --->   Operation 199 'sub' 'r_V_85' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_28)   --->   "%sext_ln1192_36 = sext i17 %r_V_85 to i24" [firmware/myproject.cpp:54]   --->   Operation 200 'sext' 'sext_ln1192_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_28 = mul i24 %sext_ln1192_36, %sext_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 201 'mul' 'mul_ln1192_28' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.72>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %tmp_2 to i25" [firmware/myproject.cpp:50]   --->   Operation 202 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i27 %r_V_24 to i30" [firmware/myproject.cpp:50]   --->   Operation 203 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i30 %sext_ln1192_4, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 204 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i30 %sub_ln1192, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 205 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln2 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_1, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 206 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.86ns)   --->   "%add_ln1192_1 = add i30 %shl_ln2, %add_ln1192" [firmware/myproject.cpp:50]   --->   Operation 207 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i13 %r_V_8 to i17" [firmware/myproject.cpp:50]   --->   Operation 208 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i13 %r_V_8 to i25" [firmware/myproject.cpp:50]   --->   Operation 209 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_33 = mul i25 %sext_ln1116_2, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 210 'mul' 'r_V_33' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i18 %r_V_37 to i24" [firmware/myproject.cpp:50]   --->   Operation 211 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i24 %sext_ln1192_6, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 212 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i12 %tmp_2 to i16" [firmware/myproject.cpp:50]   --->   Operation 213 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_4)   --->   "%r_V_38 = add i16 %sext_ln1118_18, %sext_ln1118_17" [firmware/myproject.cpp:50]   --->   Operation 214 'add' 'r_V_38' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_4)   --->   "%sext_ln1192_8 = sext i16 %r_V_38 to i24" [firmware/myproject.cpp:50]   --->   Operation 215 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_4 = mul i24 %sext_ln1192_8, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 216 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %tmp_2, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 217 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i17 %shl_ln1118_5 to i18" [firmware/myproject.cpp:50]   --->   Operation 218 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i13 %shl_ln1118_6 to i18" [firmware/myproject.cpp:50]   --->   Operation 219 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.79ns)   --->   "%r_V_87 = add i18 %sext_ln1118_20, %sext_ln1118_19" [firmware/myproject.cpp:50]   --->   Operation 220 'add' 'r_V_87' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_4 = sub i36 %add_ln1192_5, %mul_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 221 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_7, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 222 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%sub_ln1192_5 = sub i36 %sub_ln1192_4, %shl_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 223 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_8, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 224 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_6 = add i36 %shl_ln1192_4, %sub_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 225 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_9, i12 0)" [firmware/myproject.cpp:51]   --->   Operation 226 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%add_ln1192_7 = add i36 %shl_ln1192_5, %add_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 227 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1192_6 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_10, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 228 'bitconcatenate' 'shl_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_6 = sub i36 %add_ln1192_7, %shl_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 229 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln1192_7 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_11, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 230 'bitconcatenate' 'shl_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%add_ln1192_8 = add i36 %shl_ln1192_7, %sub_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 231 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln1192_8 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_12, i12 0)" [firmware/myproject.cpp:51]   --->   Operation 232 'bitconcatenate' 'shl_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_9 = add i36 %shl_ln1192_8, %add_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 233 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln1192_9 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_13, i12 0)" [firmware/myproject.cpp:51]   --->   Operation 234 'bitconcatenate' 'shl_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%sub_ln1192_7 = sub i36 %add_ln1192_9, %shl_ln1192_9" [firmware/myproject.cpp:51]   --->   Operation 235 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i36 @_ssdm_op_BitConcatenate.i36.i18.i18(i18 %r_V_90, i18 0)" [firmware/myproject.cpp:51]   --->   Operation 236 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_8 = sub i36 %sub_ln1192_7, %rhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 237 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 238 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i36 -855638016, %sub_ln1192_8" [firmware/myproject.cpp:51]   --->   Operation 238 'add' 'ret_V_1' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %ret_V_1, i32 24, i32 35)" [firmware/myproject.cpp:51]   --->   Operation 239 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln1192_11 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_17, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 240 'bitconcatenate' 'shl_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_11 = sub i30 %add_ln1192_11, %shl_ln1192_11" [firmware/myproject.cpp:52]   --->   Operation 241 'sub' 'sub_ln1192_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1192_12 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_18, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 242 'bitconcatenate' 'shl_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%sub_ln1192_12 = sub i30 %sub_ln1192_11, %shl_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 243 'sub' 'sub_ln1192_12' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 244 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_19 = mul i18 117, %sext_ln1192_21" [firmware/myproject.cpp:52]   --->   Operation 244 'mul' 'mul_ln1192_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln1192_13 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %mul_ln1192_19, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 245 'bitconcatenate' 'shl_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_12 = add i30 %shl_ln1192_13, %sub_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 246 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i30 -4980736, %add_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 247 'add' 'ret_V_2' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_2, i32 18, i32 29)" [firmware/myproject.cpp:52]   --->   Operation 248 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln1192_17 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_24, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 249 'bitconcatenate' 'shl_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_17 = add i30 %shl_ln1192_17, %sub_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 250 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln1192_18 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_25, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 251 'bitconcatenate' 'shl_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_18 = add i30 %shl_ln1192_18, %add_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 252 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %trunc_ln728, i12 0)" [firmware/myproject.cpp:53]   --->   Operation 253 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i28 %rhs_V_6 to i30" [firmware/myproject.cpp:53]   --->   Operation 254 'sext' 'sext_ln1192_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i30 %sext_ln1192_26, %add_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 255 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%r_V_92 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_1, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 256 'bitconcatenate' 'r_V_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i16 %r_V_92 to i17" [firmware/myproject.cpp:53]   --->   Operation 257 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i28 @_ssdm_op_BitConcatenate.i28.i12.i16(i12 %tmp_1, i16 0)" [firmware/myproject.cpp:53]   --->   Operation 258 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i28 %rhs_V_7 to i30" [firmware/myproject.cpp:53]   --->   Operation 259 'sext' 'sext_ln1192_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%sub_ln1192_15 = sub i30 %add_ln1192_19, %sext_ln1192_27" [firmware/myproject.cpp:53]   --->   Operation 260 'sub' 'sub_ln1192_15' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %tmp_2, i12 0)" [firmware/myproject.cpp:53]   --->   Operation 261 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i24 %rhs_V_8 to i30" [firmware/myproject.cpp:53]   --->   Operation 262 'sext' 'sext_ln1192_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_20 = add i30 %sext_ln1192_28, %sub_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 263 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i28 @_ssdm_op_BitConcatenate.i28.i12.i16(i12 %tmp_5, i16 0)" [firmware/myproject.cpp:53]   --->   Operation 264 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i28 %rhs_V_9 to i30" [firmware/myproject.cpp:53]   --->   Operation 265 'sext' 'sext_ln1192_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%sub_ln1192_16 = sub i30 %add_ln1192_20, %sext_ln1192_29" [firmware/myproject.cpp:53]   --->   Operation 266 'sub' 'sub_ln1192_16' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i12 %tmp_4 to i15" [firmware/myproject.cpp:53]   --->   Operation 267 'sext' 'sext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_4, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 268 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i14 %shl_ln1118_2 to i15" [firmware/myproject.cpp:53]   --->   Operation 269 'sext' 'sext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.76ns)   --->   "%r_V_94 = sub i15 %sext_ln1118_46, %sext_ln1118_45" [firmware/myproject.cpp:53]   --->   Operation 270 'sub' 'r_V_94' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%rhs_V_10 = call i27 @_ssdm_op_BitConcatenate.i27.i15.i12(i15 %r_V_94, i12 0)" [firmware/myproject.cpp:53]   --->   Operation 271 'bitconcatenate' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i27 %rhs_V_10 to i30" [firmware/myproject.cpp:53]   --->   Operation 272 'sext' 'sext_ln1192_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_17 = sub i30 %sub_ln1192_16, %sext_ln1192_30" [firmware/myproject.cpp:53]   --->   Operation 273 'sub' 'sub_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 274 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i30 -7602176, %sub_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 274 'add' 'ret_V_3' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_3, i32 18, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 275 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1192_20 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %add_ln1192_22, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 276 'bitconcatenate' 'shl_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln1192_21 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_26, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 277 'bitconcatenate' 'shl_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_23 = add i36 %shl_ln1192_21, %shl_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 278 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 279 [1/1] (0.78ns)   --->   "%r_V_96 = sub i17 %sext_ln1118_43, %sext_ln1118_15" [firmware/myproject.cpp:54]   --->   Operation 279 'sub' 'r_V_96' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%rhs_V_12 = call i35 @_ssdm_op_BitConcatenate.i35.i17.i18(i17 %r_V_96, i18 0)" [firmware/myproject.cpp:54]   --->   Operation 280 'bitconcatenate' 'rhs_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i35 %rhs_V_12 to i36" [firmware/myproject.cpp:54]   --->   Operation 281 'sext' 'sext_ln1192_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%sub_ln1192_20 = sub i36 %add_ln1192_23, %sext_ln1192_34" [firmware/myproject.cpp:54]   --->   Operation 282 'sub' 'sub_ln1192_20' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln1192_22 = call i36 @_ssdm_op_BitConcatenate.i36.i30.i6(i30 %mul_ln1192_27, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 283 'bitconcatenate' 'shl_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_24 = add i36 %shl_ln1192_22, %sub_ln1192_20" [firmware/myproject.cpp:54]   --->   Operation 284 'add' 'add_ln1192_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln1192_23 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %mul_ln1192_28, i12 0)" [firmware/myproject.cpp:54]   --->   Operation 285 'bitconcatenate' 'shl_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%sub_ln1192_21 = sub i36 %add_ln1192_24, %shl_ln1192_23" [firmware/myproject.cpp:54]   --->   Operation 286 'sub' 'sub_ln1192_21' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%rhs_V_13 = call i30 @_ssdm_op_BitConcatenate.i30.i12.i18(i12 %tmp_5, i18 0)" [firmware/myproject.cpp:54]   --->   Operation 287 'bitconcatenate' 'rhs_V_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i30 %rhs_V_13 to i36" [firmware/myproject.cpp:54]   --->   Operation 288 'sext' 'sext_ln1192_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_22 = sub i36 %sub_ln1192_21, %sext_ln1192_37" [firmware/myproject.cpp:54]   --->   Operation 289 'sub' 'sub_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 290 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%ret_V_4 = add i36 -436207616, %sub_ln1192_22" [firmware/myproject.cpp:54]   --->   Operation 290 'add' 'ret_V_4' <Predicate = true> <Delay = 0.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %ret_V_4, i32 24, i32 35)" [firmware/myproject.cpp:54]   --->   Operation 291 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.12>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i25 %r_V_33 to i30" [firmware/myproject.cpp:50]   --->   Operation 292 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%mul_ln1192_2 = mul i30 %sext_ln1192_5, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 293 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 294 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_1 = sub i30 %add_ln1192_1, %mul_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 294 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_3, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 295 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.86ns)   --->   "%sub_ln1192_2 = sub i30 %sub_ln1192_1, %shl_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 296 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i29 @_ssdm_op_BitConcatenate.i29.i12.i17(i12 %tmp_1, i17 0)" [firmware/myproject.cpp:50]   --->   Operation 297 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i29 %rhs_V_1 to i30" [firmware/myproject.cpp:50]   --->   Operation 298 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i30 %sext_ln1192_7, %sub_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 299 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i30 @_ssdm_op_BitConcatenate.i30.i24.i6(i24 %mul_ln1192_4, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 300 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_3 = add i30 %shl_ln1192_2, %add_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 301 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.72>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !133"   --->   Operation 302 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !139"   --->   Operation 303 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !145"   --->   Operation 304 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !151"   --->   Operation 305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !157"   --->   Operation 306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !163"   --->   Operation 307 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 308 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 309 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 310 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 311 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %r_V_87, i12 0)" [firmware/myproject.cpp:50]   --->   Operation 312 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_3 = sub i30 %add_ln1192_3, %rhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 313 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 314 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V = add i30 -11272192, %sub_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 314 'add' 'ret_V' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V, i32 18, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 315 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 316 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 317 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 318 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 319 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %trunc_ln708_4)" [firmware/myproject.cpp:54]   --->   Operation 320 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 321 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.53ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'mul' operation of DSP[23] ('r.V', firmware/myproject.cpp:50) [23]  (2.53 ns)

 <State 2>: 3.3ns
The critical path consists of the following:
	'add' operation ('r.V', firmware/myproject.cpp:51) [130]  (0.765 ns)
	'mul' operation of DSP[132] ('r.V', firmware/myproject.cpp:51) [132]  (2.53 ns)

 <State 3>: 4.13ns
The critical path consists of the following:
	'mul' operation of DSP[233] ('mul_ln1192_21', firmware/myproject.cpp:53) [232]  (0.494 ns)
	'add' operation of DSP[233] ('add_ln1192_15', firmware/myproject.cpp:53) [233]  (2.04 ns)
	'sub' operation ('sub_ln1192_13', firmware/myproject.cpp:53) [238]  (0.868 ns)
	'add' operation ('add_ln1192_16', firmware/myproject.cpp:53) [241]  (0 ns)
	'sub' operation ('sub_ln1192_14', firmware/myproject.cpp:53) [245]  (0.724 ns)

 <State 4>: 3.73ns
The critical path consists of the following:
	'sub' operation ('sub_ln1192_4', firmware/myproject.cpp:51) [119]  (0 ns)
	'sub' operation ('sub_ln1192_5', firmware/myproject.cpp:51) [126]  (0.745 ns)
	'add' operation ('add_ln1192_6', firmware/myproject.cpp:51) [137]  (0 ns)
	'add' operation ('add_ln1192_7', firmware/myproject.cpp:51) [142]  (0.745 ns)
	'sub' operation ('sub_ln1192_6', firmware/myproject.cpp:51) [149]  (0 ns)
	'add' operation ('add_ln1192_8', firmware/myproject.cpp:51) [152]  (0.745 ns)
	'add' operation ('add_ln1192_9', firmware/myproject.cpp:51) [162]  (0 ns)
	'sub' operation ('sub_ln1192_7', firmware/myproject.cpp:51) [168]  (0.745 ns)
	'sub' operation ('sub_ln1192_8', firmware/myproject.cpp:51) [173]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:51) [174]  (0.745 ns)

 <State 5>: 4.13ns
The critical path consists of the following:
	'mul' operation of DSP[78] ('mul_ln1192_2', firmware/myproject.cpp:50) [77]  (0.494 ns)
	'sub' operation of DSP[78] ('sub_ln1192_1', firmware/myproject.cpp:50) [78]  (2.04 ns)
	'sub' operation ('sub_ln1192_2', firmware/myproject.cpp:50) [83]  (0.868 ns)
	'add' operation ('add_ln1192_2', firmware/myproject.cpp:50) [86]  (0 ns)
	'add' operation ('add_ln1192_3', firmware/myproject.cpp:50) [94]  (0.724 ns)

 <State 6>: 0.724ns
The critical path consists of the following:
	'sub' operation ('sub_ln1192_3', firmware/myproject.cpp:50) [102]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:50) [103]  (0.724 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
