Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto f3d3e6af8d3a4556bbd35a3604d893e3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot memo_tb_behav xil_defaultlib.memo_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port fu_3 [/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/top.v:62]
WARNING: [VRFC 10-1783] select index 12 into az is out of bounds [/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/imm.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/top.v" Line 1. Module as doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/PC.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/mux2_4.v" Line 1. Module mux2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/single_cycle/rtl/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/instruction_memo.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/Type_decoder.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/control_unit.v" Line 1. Module unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/register_file.v" Line 1. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/imm.v" Line 1. Module immediate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/mux2_4.v" Line 1. Module mux2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/mux2_4.v" Line 1. Module mux2_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/mux1_2.v" Line 1. Module mux1_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/branch.v" Line 1. Module branch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/data.v" Line 1. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/mux1_2.v" Line 1. Module mux1_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/mux1_2.v" Line 1. Module mux1_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/muheet-ghani/RV32I-Single-Cycle/Verilog/single_cycle/mux1_2.v" Line 1. Module mux1_2 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.unit
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.immediate
Compiling module xil_defaultlib.mux1_2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.as
Compiling module xil_defaultlib.memo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot memo_tb_behav
