
ESC_G4A.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c14  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08004dec  08004dec  00014dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004dfc  08004dfc  00020b94  2**0
                  CONTENTS
  4 .ARM          00000000  08004dfc  08004dfc  00020b94  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004dfc  08004dfc  00020b94  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dfc  08004dfc  00014dfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e00  08004e00  00014e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000b94  20000000  08004e04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000b94  08005998  00020b94  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000cc8  08005998  00020cc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020b94  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d27a  00000000  00000000  00020bc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021b8  00000000  00000000  0002de3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c60  00000000  00000000  0002fff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b58  00000000  00000000  00030c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020232  00000000  00000000  000317b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e136  00000000  00000000  000519e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7b83  00000000  00000000  0005fb18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013769b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033d4  00000000  00000000  001376ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000b94 	.word	0x20000b94
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004dd4 	.word	0x08004dd4

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000b98 	.word	0x20000b98
 8000214:	08004dd4 	.word	0x08004dd4

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2f>:
 8000b14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b1c:	bf24      	itt	cs
 8000b1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_d2f+0x30>
 8000b28:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b34:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b48:	d121      	bne.n	8000b8e <__aeabi_d2f+0x7a>
 8000b4a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4e:	bfbc      	itt	lt
 8000b50:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b54:	4770      	bxlt	lr
 8000b56:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5e:	f1c2 0218 	rsb	r2, r2, #24
 8000b62:	f1c2 0c20 	rsb	ip, r2, #32
 8000b66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6e:	bf18      	it	ne
 8000b70:	f040 0001 	orrne.w	r0, r0, #1
 8000b74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b80:	ea40 000c 	orr.w	r0, r0, ip
 8000b84:	fa23 f302 	lsr.w	r3, r3, r2
 8000b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b8c:	e7cc      	b.n	8000b28 <__aeabi_d2f+0x14>
 8000b8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b92:	d107      	bne.n	8000ba4 <__aeabi_d2f+0x90>
 8000b94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b98:	bf1e      	ittt	ne
 8000b9a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ba2:	4770      	bxne	lr
 8000ba4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	0000      	movs	r0, r0
	...

08000bb8 <TIM3_IRQHandler>:
volatile uint8_t current_phase = 1;
volatile float phase_timing = 0;
volatile uint8_t zero_crossing_flag = 0;

//FOC Loop
void TIM3_IRQHandler(void) {
 8000bb8:	b5b0      	push	{r4, r5, r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	static int32_t cnt, pre_cnt;
	static float diff;
	if(TIM3->SR & 0x1){
 8000bbc:	4b7c      	ldr	r3, [pc, #496]	; (8000db0 <TIM3_IRQHandler+0x1f8>)
 8000bbe:	691b      	ldr	r3, [r3, #16]
 8000bc0:	f003 0301 	and.w	r3, r3, #1
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	f000 80ed 	beq.w	8000da4 <TIM3_IRQHandler+0x1ec>
		TIM3->SR &= ~(0x1);
 8000bca:	4b79      	ldr	r3, [pc, #484]	; (8000db0 <TIM3_IRQHandler+0x1f8>)
 8000bcc:	691b      	ldr	r3, [r3, #16]
 8000bce:	4a78      	ldr	r2, [pc, #480]	; (8000db0 <TIM3_IRQHandler+0x1f8>)
 8000bd0:	f023 0301 	bic.w	r3, r3, #1
 8000bd4:	6113      	str	r3, [r2, #16]

//		GPIOB->BSRR |= 1 << 3;

		pre_cnt = cnt;
 8000bd6:	4b77      	ldr	r3, [pc, #476]	; (8000db4 <TIM3_IRQHandler+0x1fc>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a77      	ldr	r2, [pc, #476]	; (8000db8 <TIM3_IRQHandler+0x200>)
 8000bdc:	6013      	str	r3, [r2, #0]
		cnt = (int16_t)TIM8->CNT;
 8000bde:	4b77      	ldr	r3, [pc, #476]	; (8000dbc <TIM3_IRQHandler+0x204>)
 8000be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000be2:	b21b      	sxth	r3, r3
 8000be4:	461a      	mov	r2, r3
 8000be6:	4b73      	ldr	r3, [pc, #460]	; (8000db4 <TIM3_IRQHandler+0x1fc>)
 8000be8:	601a      	str	r2, [r3, #0]
		cnt -= motor_zero_offset;
 8000bea:	4b72      	ldr	r3, [pc, #456]	; (8000db4 <TIM3_IRQHandler+0x1fc>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	4b74      	ldr	r3, [pc, #464]	; (8000dc0 <TIM3_IRQHandler+0x208>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	1ad3      	subs	r3, r2, r3
 8000bf4:	4a6f      	ldr	r2, [pc, #444]	; (8000db4 <TIM3_IRQHandler+0x1fc>)
 8000bf6:	6013      	str	r3, [r2, #0]
		if(cnt < 0) {
 8000bf8:	4b6e      	ldr	r3, [pc, #440]	; (8000db4 <TIM3_IRQHandler+0x1fc>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	da05      	bge.n	8000c0c <TIM3_IRQHandler+0x54>
			cnt += ENCODER_RES;
 8000c00:	4b6c      	ldr	r3, [pc, #432]	; (8000db4 <TIM3_IRQHandler+0x1fc>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000c08:	4a6a      	ldr	r2, [pc, #424]	; (8000db4 <TIM3_IRQHandler+0x1fc>)
 8000c0a:	6013      	str	r3, [r2, #0]
		}
		cnt = cnt % ENCODER_RES;
 8000c0c:	4b69      	ldr	r3, [pc, #420]	; (8000db4 <TIM3_IRQHandler+0x1fc>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	425a      	negs	r2, r3
 8000c12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c16:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8000c1a:	bf58      	it	pl
 8000c1c:	4253      	negpl	r3, r2
 8000c1e:	4a65      	ldr	r2, [pc, #404]	; (8000db4 <TIM3_IRQHandler+0x1fc>)
 8000c20:	6013      	str	r3, [r2, #0]
//		cnt &= 0x7FFF;

		if(diff > ENCODER_RES/2) {
 8000c22:	4b68      	ldr	r3, [pc, #416]	; (8000dc4 <TIM3_IRQHandler+0x20c>)
 8000c24:	edd3 7a00 	vldr	s15, [r3]
 8000c28:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8000dc8 <TIM3_IRQHandler+0x210>
 8000c2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c34:	dd0a      	ble.n	8000c4c <TIM3_IRQHandler+0x94>
			diff -= ENCODER_RES;
 8000c36:	4b63      	ldr	r3, [pc, #396]	; (8000dc4 <TIM3_IRQHandler+0x20c>)
 8000c38:	edd3 7a00 	vldr	s15, [r3]
 8000c3c:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8000dcc <TIM3_IRQHandler+0x214>
 8000c40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c44:	4b5f      	ldr	r3, [pc, #380]	; (8000dc4 <TIM3_IRQHandler+0x20c>)
 8000c46:	edc3 7a00 	vstr	s15, [r3]
 8000c4a:	e013      	b.n	8000c74 <TIM3_IRQHandler+0xbc>
		} else if(diff < -ENCODER_RES/2) {
 8000c4c:	4b5d      	ldr	r3, [pc, #372]	; (8000dc4 <TIM3_IRQHandler+0x20c>)
 8000c4e:	edd3 7a00 	vldr	s15, [r3]
 8000c52:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8000dd0 <TIM3_IRQHandler+0x218>
 8000c56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c5e:	d509      	bpl.n	8000c74 <TIM3_IRQHandler+0xbc>
			diff += ENCODER_RES;
 8000c60:	4b58      	ldr	r3, [pc, #352]	; (8000dc4 <TIM3_IRQHandler+0x20c>)
 8000c62:	edd3 7a00 	vldr	s15, [r3]
 8000c66:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8000dcc <TIM3_IRQHandler+0x214>
 8000c6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000c6e:	4b55      	ldr	r3, [pc, #340]	; (8000dc4 <TIM3_IRQHandler+0x20c>)
 8000c70:	edc3 7a00 	vstr	s15, [r3]
		}
		diff = ((float)cnt - (float)pre_cnt) / ENCODER_RES * 50000.0f * 60.0f;
 8000c74:	4b4f      	ldr	r3, [pc, #316]	; (8000db4 <TIM3_IRQHandler+0x1fc>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	ee07 3a90 	vmov	s15, r3
 8000c7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c80:	4b4d      	ldr	r3, [pc, #308]	; (8000db8 <TIM3_IRQHandler+0x200>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	ee07 3a90 	vmov	s15, r3
 8000c88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c90:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8000dcc <TIM3_IRQHandler+0x214>
 8000c94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c98:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8000dd4 <TIM3_IRQHandler+0x21c>
 8000c9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ca0:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8000dd8 <TIM3_IRQHandler+0x220>
 8000ca4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ca8:	4b46      	ldr	r3, [pc, #280]	; (8000dc4 <TIM3_IRQHandler+0x20c>)
 8000caa:	edc3 7a00 	vstr	s15, [r3]
		if(fabs(diff) > 10000) {
 8000cae:	4b45      	ldr	r3, [pc, #276]	; (8000dc4 <TIM3_IRQHandler+0x20c>)
 8000cb0:	edd3 7a00 	vldr	s15, [r3]
 8000cb4:	eef0 7ae7 	vabs.f32	s15, s15
 8000cb8:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8000ddc <TIM3_IRQHandler+0x224>
 8000cbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cc4:	dd03      	ble.n	8000cce <TIM3_IRQHandler+0x116>
			diff = rpm;
 8000cc6:	4b46      	ldr	r3, [pc, #280]	; (8000de0 <TIM3_IRQHandler+0x228>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a3e      	ldr	r2, [pc, #248]	; (8000dc4 <TIM3_IRQHandler+0x20c>)
 8000ccc:	6013      	str	r3, [r2, #0]
		}
		rpm = RPM_LPF * rpm + (1.0-RPM_LPF) * diff;
 8000cce:	4b44      	ldr	r3, [pc, #272]	; (8000de0 <TIM3_IRQHandler+0x228>)
 8000cd0:	edd3 7a00 	vldr	s15, [r3]
 8000cd4:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8000de4 <TIM3_IRQHandler+0x22c>
 8000cd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cdc:	ee17 0a90 	vmov	r0, s15
 8000ce0:	f7ff fbfe 	bl	80004e0 <__aeabi_f2d>
 8000ce4:	4604      	mov	r4, r0
 8000ce6:	460d      	mov	r5, r1
 8000ce8:	4b36      	ldr	r3, [pc, #216]	; (8000dc4 <TIM3_IRQHandler+0x20c>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff fbf7 	bl	80004e0 <__aeabi_f2d>
 8000cf2:	a32d      	add	r3, pc, #180	; (adr r3, 8000da8 <TIM3_IRQHandler+0x1f0>)
 8000cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cf8:	f7ff fc4a 	bl	8000590 <__aeabi_dmul>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	460b      	mov	r3, r1
 8000d00:	4620      	mov	r0, r4
 8000d02:	4629      	mov	r1, r5
 8000d04:	f7ff fa8e 	bl	8000224 <__adddf3>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4610      	mov	r0, r2
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f7ff ff00 	bl	8000b14 <__aeabi_d2f>
 8000d14:	4603      	mov	r3, r0
 8000d16:	4a32      	ldr	r2, [pc, #200]	; (8000de0 <TIM3_IRQHandler+0x228>)
 8000d18:	6013      	str	r3, [r2, #0]

		position = (float)cnt * 360.0f / ENCODER_RES;
 8000d1a:	4b26      	ldr	r3, [pc, #152]	; (8000db4 <TIM3_IRQHandler+0x1fc>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	ee07 3a90 	vmov	s15, r3
 8000d22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d26:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8000de8 <TIM3_IRQHandler+0x230>
 8000d2a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d2e:	eddf 6a27 	vldr	s13, [pc, #156]	; 8000dcc <TIM3_IRQHandler+0x214>
 8000d32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d36:	4b2d      	ldr	r3, [pc, #180]	; (8000dec <TIM3_IRQHandler+0x234>)
 8000d38:	edc3 7a00 	vstr	s15, [r3]
		if(position < 0) {
 8000d3c:	4b2b      	ldr	r3, [pc, #172]	; (8000dec <TIM3_IRQHandler+0x234>)
 8000d3e:	edd3 7a00 	vldr	s15, [r3]
 8000d42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d4a:	d512      	bpl.n	8000d72 <TIM3_IRQHandler+0x1ba>
			position += 360.0;
 8000d4c:	4b27      	ldr	r3, [pc, #156]	; (8000dec <TIM3_IRQHandler+0x234>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff fbc5 	bl	80004e0 <__aeabi_f2d>
 8000d56:	f04f 0200 	mov.w	r2, #0
 8000d5a:	4b25      	ldr	r3, [pc, #148]	; (8000df0 <TIM3_IRQHandler+0x238>)
 8000d5c:	f7ff fa62 	bl	8000224 <__adddf3>
 8000d60:	4602      	mov	r2, r0
 8000d62:	460b      	mov	r3, r1
 8000d64:	4610      	mov	r0, r2
 8000d66:	4619      	mov	r1, r3
 8000d68:	f7ff fed4 	bl	8000b14 <__aeabi_d2f>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	4a1f      	ldr	r2, [pc, #124]	; (8000dec <TIM3_IRQHandler+0x234>)
 8000d70:	6013      	str	r3, [r2, #0]
		}

		if(motor_mode) {
 8000d72:	4b20      	ldr	r3, [pc, #128]	; (8000df4 <TIM3_IRQHandler+0x23c>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d013      	beq.n	8000da4 <TIM3_IRQHandler+0x1ec>
			setPhaseVoltage(power, position * POLE_PAIRS + PHASE_DIFF);
 8000d7c:	4b1e      	ldr	r3, [pc, #120]	; (8000df8 <TIM3_IRQHandler+0x240>)
 8000d7e:	ed93 7a00 	vldr	s14, [r3]
 8000d82:	4b1a      	ldr	r3, [pc, #104]	; (8000dec <TIM3_IRQHandler+0x234>)
 8000d84:	edd3 7a00 	vldr	s15, [r3]
 8000d88:	eef1 6a0c 	vmov.f32	s13, #28	; 0x40e00000  7.0
 8000d8c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d90:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8000dfc <TIM3_IRQHandler+0x244>
 8000d94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000d98:	eef0 0a67 	vmov.f32	s1, s15
 8000d9c:	eeb0 0a47 	vmov.f32	s0, s14
 8000da0:	f000 f8b6 	bl	8000f10 <setPhaseVoltage>
		}

//		GPIOB->BSRR |= 1 << 19;
	}
}
 8000da4:	bf00      	nop
 8000da6:	bdb0      	pop	{r4, r5, r7, pc}
 8000da8:	00000000 	.word	0x00000000
 8000dac:	3f847ae0 	.word	0x3f847ae0
 8000db0:	40000400 	.word	0x40000400
 8000db4:	20000bc8 	.word	0x20000bc8
 8000db8:	20000bcc 	.word	0x20000bcc
 8000dbc:	40013400 	.word	0x40013400
 8000dc0:	20000b40 	.word	0x20000b40
 8000dc4:	20000bd0 	.word	0x20000bd0
 8000dc8:	45000000 	.word	0x45000000
 8000dcc:	45800000 	.word	0x45800000
 8000dd0:	c5000000 	.word	0xc5000000
 8000dd4:	47435000 	.word	0x47435000
 8000dd8:	42700000 	.word	0x42700000
 8000ddc:	461c4000 	.word	0x461c4000
 8000de0:	20000bb4 	.word	0x20000bb4
 8000de4:	3f7d70a4 	.word	0x3f7d70a4
 8000de8:	43b40000 	.word	0x43b40000
 8000dec:	20000bb0 	.word	0x20000bb0
 8000df0:	40768000 	.word	0x40768000
 8000df4:	20000bbc 	.word	0x20000bbc
 8000df8:	20000bb8 	.word	0x20000bb8
 8000dfc:	42b40000 	.word	0x42b40000

08000e00 <TIM1_CC_IRQHandler>:

void TIM1_CC_IRQHandler(void) {
 8000e00:	b5b0      	push	{r4, r5, r7, lr}
 8000e02:	af00      	add	r7, sp, #0
	if(TIM1->SR & 1 << 4){
 8000e04:	4b32      	ldr	r3, [pc, #200]	; (8000ed0 <TIM1_CC_IRQHandler+0xd0>)
 8000e06:	691b      	ldr	r3, [r3, #16]
 8000e08:	f003 0310 	and.w	r3, r3, #16
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d053      	beq.n	8000eb8 <TIM1_CC_IRQHandler+0xb8>
		TIM1->SR &= ~(1 << 4);
 8000e10:	4b2f      	ldr	r3, [pc, #188]	; (8000ed0 <TIM1_CC_IRQHandler+0xd0>)
 8000e12:	691b      	ldr	r3, [r3, #16]
 8000e14:	4a2e      	ldr	r2, [pc, #184]	; (8000ed0 <TIM1_CC_IRQHandler+0xd0>)
 8000e16:	f023 0310 	bic.w	r3, r3, #16
 8000e1a:	6113      	str	r3, [r2, #16]
		if(get_COMP_value(current_phase) && TIM2->CNT > 25) {
 8000e1c:	4b2d      	ldr	r3, [pc, #180]	; (8000ed4 <TIM1_CC_IRQHandler+0xd4>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	4618      	mov	r0, r3
 8000e24:	f000 fad2 	bl	80013cc <get_COMP_value>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d044      	beq.n	8000eb8 <TIM1_CC_IRQHandler+0xb8>
 8000e2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e34:	2b19      	cmp	r3, #25
 8000e36:	d93f      	bls.n	8000eb8 <TIM1_CC_IRQHandler+0xb8>
//			phase_timing = TIM2->CNT;
			phase_timing = 0.9 * phase_timing + 0.1 * (float)TIM2->CNT;
 8000e38:	4b27      	ldr	r3, [pc, #156]	; (8000ed8 <TIM1_CC_IRQHandler+0xd8>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff fb4f 	bl	80004e0 <__aeabi_f2d>
 8000e42:	a31f      	add	r3, pc, #124	; (adr r3, 8000ec0 <TIM1_CC_IRQHandler+0xc0>)
 8000e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e48:	f7ff fba2 	bl	8000590 <__aeabi_dmul>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	460b      	mov	r3, r1
 8000e50:	4614      	mov	r4, r2
 8000e52:	461d      	mov	r5, r3
 8000e54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5a:	ee07 3a90 	vmov	s15, r3
 8000e5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e62:	ee17 0a90 	vmov	r0, s15
 8000e66:	f7ff fb3b 	bl	80004e0 <__aeabi_f2d>
 8000e6a:	a317      	add	r3, pc, #92	; (adr r3, 8000ec8 <TIM1_CC_IRQHandler+0xc8>)
 8000e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e70:	f7ff fb8e 	bl	8000590 <__aeabi_dmul>
 8000e74:	4602      	mov	r2, r0
 8000e76:	460b      	mov	r3, r1
 8000e78:	4620      	mov	r0, r4
 8000e7a:	4629      	mov	r1, r5
 8000e7c:	f7ff f9d2 	bl	8000224 <__adddf3>
 8000e80:	4602      	mov	r2, r0
 8000e82:	460b      	mov	r3, r1
 8000e84:	4610      	mov	r0, r2
 8000e86:	4619      	mov	r1, r3
 8000e88:	f7ff fe44 	bl	8000b14 <__aeabi_d2f>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	4a12      	ldr	r2, [pc, #72]	; (8000ed8 <TIM1_CC_IRQHandler+0xd8>)
 8000e90:	6013      	str	r3, [r2, #0]

			zero_crossing_flag = 1;
 8000e92:	4b12      	ldr	r3, [pc, #72]	; (8000edc <TIM1_CC_IRQHandler+0xdc>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	701a      	strb	r2, [r3, #0]

			GPIOB->BSRR |= 1 << 3;
 8000e98:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <TIM1_CC_IRQHandler+0xe0>)
 8000e9a:	699b      	ldr	r3, [r3, #24]
 8000e9c:	4a10      	ldr	r2, [pc, #64]	; (8000ee0 <TIM1_CC_IRQHandler+0xe0>)
 8000e9e:	f043 0308 	orr.w	r3, r3, #8
 8000ea2:	6193      	str	r3, [r2, #24]

			TIM2->CNT = 0;
 8000ea4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	625a      	str	r2, [r3, #36]	; 0x24
//			TIM2-> ARR = phase_timing;
//			TIM2->DIER |= 1;

			TIM1->DIER &= ~(1 << 4);
 8000eac:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <TIM1_CC_IRQHandler+0xd0>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	4a07      	ldr	r2, [pc, #28]	; (8000ed0 <TIM1_CC_IRQHandler+0xd0>)
 8000eb2:	f023 0310 	bic.w	r3, r3, #16
 8000eb6:	60d3      	str	r3, [r2, #12]
		}
	}
}
 8000eb8:	bf00      	nop
 8000eba:	bdb0      	pop	{r4, r5, r7, pc}
 8000ebc:	f3af 8000 	nop.w
 8000ec0:	cccccccd 	.word	0xcccccccd
 8000ec4:	3feccccc 	.word	0x3feccccc
 8000ec8:	9999999a 	.word	0x9999999a
 8000ecc:	3fb99999 	.word	0x3fb99999
 8000ed0:	40012c00 	.word	0x40012c00
 8000ed4:	20000b44 	.word	0x20000b44
 8000ed8:	20000bc0 	.word	0x20000bc0
 8000edc:	20000bc4 	.word	0x20000bc4
 8000ee0:	48000400 	.word	0x48000400

08000ee4 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
	if(TIM2->SR & 0x1){
 8000ee8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000eec:	691b      	ldr	r3, [r3, #16]
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d007      	beq.n	8000f06 <TIM2_IRQHandler+0x22>
		TIM2->SR &= ~(0x1);
 8000ef6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000efa:	691b      	ldr	r3, [r3, #16]
 8000efc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f00:	f023 0301 	bic.w	r3, r3, #1
 8000f04:	6113      	str	r3, [r2, #16]

//		current_phase = ((++current_phase - 1) % 6 + 1);
	}
}
 8000f06:	bf00      	nop
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <setPhaseVoltage>:

inline void setPhaseVoltage(float p, float angle_el) {
 8000f10:	b5b0      	push	{r4, r5, r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f1a:	edc7 0a00 	vstr	s1, [r7]
    static float pwm_u, pwm_v, pwm_w;

    p = p < -1.0 ? -1.0 : p > 1.0 ? 1.0 : p;
 8000f1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f22:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8000f26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f2e:	d501      	bpl.n	8000f34 <setPhaseVoltage+0x24>
 8000f30:	4b89      	ldr	r3, [pc, #548]	; (8001158 <setPhaseVoltage+0x248>)
 8000f32:	e00c      	b.n	8000f4e <setPhaseVoltage+0x3e>
 8000f34:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f38:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000f3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f44:	dd02      	ble.n	8000f4c <setPhaseVoltage+0x3c>
 8000f46:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000f4a:	e000      	b.n	8000f4e <setPhaseVoltage+0x3e>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	607b      	str	r3, [r7, #4]
//    p = -p;

	static int index;

	if(p < 0) {
 8000f50:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f5c:	d50d      	bpl.n	8000f7a <setPhaseVoltage+0x6a>
		angle_el += 180;
 8000f5e:	edd7 7a00 	vldr	s15, [r7]
 8000f62:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800115c <setPhaseVoltage+0x24c>
 8000f66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f6a:	edc7 7a00 	vstr	s15, [r7]
		p = -p;
 8000f6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f72:	eef1 7a67 	vneg.f32	s15, s15
 8000f76:	edc7 7a01 	vstr	s15, [r7, #4]
	}

	angle_el *= 2;
 8000f7a:	edd7 7a00 	vldr	s15, [r7]
 8000f7e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f82:	edc7 7a00 	vstr	s15, [r7]
	index = angle_el;
 8000f86:	edd7 7a00 	vldr	s15, [r7]
 8000f8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f8e:	ee17 2a90 	vmov	r2, s15
 8000f92:	4b73      	ldr	r3, [pc, #460]	; (8001160 <setPhaseVoltage+0x250>)
 8000f94:	601a      	str	r2, [r3, #0]
	index = index % 720;
 8000f96:	4b72      	ldr	r3, [pc, #456]	; (8001160 <setPhaseVoltage+0x250>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a72      	ldr	r2, [pc, #456]	; (8001164 <setPhaseVoltage+0x254>)
 8000f9c:	fb82 1203 	smull	r1, r2, r2, r3
 8000fa0:	441a      	add	r2, r3
 8000fa2:	1251      	asrs	r1, r2, #9
 8000fa4:	17da      	asrs	r2, r3, #31
 8000fa6:	1a8a      	subs	r2, r1, r2
 8000fa8:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 8000fac:	fb01 f202 	mul.w	r2, r1, r2
 8000fb0:	1a9a      	subs	r2, r3, r2
 8000fb2:	4b6b      	ldr	r3, [pc, #428]	; (8001160 <setPhaseVoltage+0x250>)
 8000fb4:	601a      	str	r2, [r3, #0]
//	index = angle_el;
//	index = (index < 0.0) | (index >= SVPWM_SIZE) ? 0 : index;



	pwm_u = 0.5 * SVPWM_table[index] * p;
 8000fb6:	4b6a      	ldr	r3, [pc, #424]	; (8001160 <setPhaseVoltage+0x250>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4a6b      	ldr	r2, [pc, #428]	; (8001168 <setPhaseVoltage+0x258>)
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4413      	add	r3, r2
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fa8c 	bl	80004e0 <__aeabi_f2d>
 8000fc8:	f04f 0200 	mov.w	r2, #0
 8000fcc:	4b67      	ldr	r3, [pc, #412]	; (800116c <setPhaseVoltage+0x25c>)
 8000fce:	f7ff fadf 	bl	8000590 <__aeabi_dmul>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	4614      	mov	r4, r2
 8000fd8:	461d      	mov	r5, r3
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f7ff fa80 	bl	80004e0 <__aeabi_f2d>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	460b      	mov	r3, r1
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	4629      	mov	r1, r5
 8000fe8:	f7ff fad2 	bl	8000590 <__aeabi_dmul>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f7ff fd8e 	bl	8000b14 <__aeabi_d2f>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	4a5d      	ldr	r2, [pc, #372]	; (8001170 <setPhaseVoltage+0x260>)
 8000ffc:	6013      	str	r3, [r2, #0]

	index = (index + SVPWM_INCREMENT) % SVPWM_SIZE;
 8000ffe:	4b58      	ldr	r3, [pc, #352]	; (8001160 <setPhaseVoltage+0x250>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	33f0      	adds	r3, #240	; 0xf0
 8001004:	4a57      	ldr	r2, [pc, #348]	; (8001164 <setPhaseVoltage+0x254>)
 8001006:	fb82 1203 	smull	r1, r2, r2, r3
 800100a:	441a      	add	r2, r3
 800100c:	1251      	asrs	r1, r2, #9
 800100e:	17da      	asrs	r2, r3, #31
 8001010:	1a8a      	subs	r2, r1, r2
 8001012:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 8001016:	fb01 f202 	mul.w	r2, r1, r2
 800101a:	1a9a      	subs	r2, r3, r2
 800101c:	4b50      	ldr	r3, [pc, #320]	; (8001160 <setPhaseVoltage+0x250>)
 800101e:	601a      	str	r2, [r3, #0]
	pwm_v = 0.5 * SVPWM_table[index] * p;
 8001020:	4b4f      	ldr	r3, [pc, #316]	; (8001160 <setPhaseVoltage+0x250>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a50      	ldr	r2, [pc, #320]	; (8001168 <setPhaseVoltage+0x258>)
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	4413      	add	r3, r2
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff fa57 	bl	80004e0 <__aeabi_f2d>
 8001032:	f04f 0200 	mov.w	r2, #0
 8001036:	4b4d      	ldr	r3, [pc, #308]	; (800116c <setPhaseVoltage+0x25c>)
 8001038:	f7ff faaa 	bl	8000590 <__aeabi_dmul>
 800103c:	4602      	mov	r2, r0
 800103e:	460b      	mov	r3, r1
 8001040:	4614      	mov	r4, r2
 8001042:	461d      	mov	r5, r3
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff fa4b 	bl	80004e0 <__aeabi_f2d>
 800104a:	4602      	mov	r2, r0
 800104c:	460b      	mov	r3, r1
 800104e:	4620      	mov	r0, r4
 8001050:	4629      	mov	r1, r5
 8001052:	f7ff fa9d 	bl	8000590 <__aeabi_dmul>
 8001056:	4602      	mov	r2, r0
 8001058:	460b      	mov	r3, r1
 800105a:	4610      	mov	r0, r2
 800105c:	4619      	mov	r1, r3
 800105e:	f7ff fd59 	bl	8000b14 <__aeabi_d2f>
 8001062:	4603      	mov	r3, r0
 8001064:	4a43      	ldr	r2, [pc, #268]	; (8001174 <setPhaseVoltage+0x264>)
 8001066:	6013      	str	r3, [r2, #0]

	index = (index + SVPWM_INCREMENT) % SVPWM_SIZE;
 8001068:	4b3d      	ldr	r3, [pc, #244]	; (8001160 <setPhaseVoltage+0x250>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	33f0      	adds	r3, #240	; 0xf0
 800106e:	4a3d      	ldr	r2, [pc, #244]	; (8001164 <setPhaseVoltage+0x254>)
 8001070:	fb82 1203 	smull	r1, r2, r2, r3
 8001074:	441a      	add	r2, r3
 8001076:	1251      	asrs	r1, r2, #9
 8001078:	17da      	asrs	r2, r3, #31
 800107a:	1a8a      	subs	r2, r1, r2
 800107c:	f44f 7134 	mov.w	r1, #720	; 0x2d0
 8001080:	fb01 f202 	mul.w	r2, r1, r2
 8001084:	1a9a      	subs	r2, r3, r2
 8001086:	4b36      	ldr	r3, [pc, #216]	; (8001160 <setPhaseVoltage+0x250>)
 8001088:	601a      	str	r2, [r3, #0]
	pwm_w = 0.5 * SVPWM_table[index] * p;
 800108a:	4b35      	ldr	r3, [pc, #212]	; (8001160 <setPhaseVoltage+0x250>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a36      	ldr	r2, [pc, #216]	; (8001168 <setPhaseVoltage+0x258>)
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	4413      	add	r3, r2
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff fa22 	bl	80004e0 <__aeabi_f2d>
 800109c:	f04f 0200 	mov.w	r2, #0
 80010a0:	4b32      	ldr	r3, [pc, #200]	; (800116c <setPhaseVoltage+0x25c>)
 80010a2:	f7ff fa75 	bl	8000590 <__aeabi_dmul>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4614      	mov	r4, r2
 80010ac:	461d      	mov	r5, r3
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f7ff fa16 	bl	80004e0 <__aeabi_f2d>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4620      	mov	r0, r4
 80010ba:	4629      	mov	r1, r5
 80010bc:	f7ff fa68 	bl	8000590 <__aeabi_dmul>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	4610      	mov	r0, r2
 80010c6:	4619      	mov	r1, r3
 80010c8:	f7ff fd24 	bl	8000b14 <__aeabi_d2f>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a2a      	ldr	r2, [pc, #168]	; (8001178 <setPhaseVoltage+0x268>)
 80010d0:	6013      	str	r3, [r2, #0]

	static float center;
	center = MAX_PWM / 2.0;
 80010d2:	4b2a      	ldr	r3, [pc, #168]	; (800117c <setPhaseVoltage+0x26c>)
 80010d4:	4a2a      	ldr	r2, [pc, #168]	; (8001180 <setPhaseVoltage+0x270>)
 80010d6:	601a      	str	r2, [r3, #0]
//	static float Umin, Umax;
//	Umin = fmin(pwm_u, fmin(pwm_v, pwm_w));
//	Umax = fmax(pwm_u, fmax(pwm_v, pwm_w));
//	center -= (Umax+Umin) / 2;
	pwm_u += center;
 80010d8:	4b25      	ldr	r3, [pc, #148]	; (8001170 <setPhaseVoltage+0x260>)
 80010da:	ed93 7a00 	vldr	s14, [r3]
 80010de:	4b27      	ldr	r3, [pc, #156]	; (800117c <setPhaseVoltage+0x26c>)
 80010e0:	edd3 7a00 	vldr	s15, [r3]
 80010e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e8:	4b21      	ldr	r3, [pc, #132]	; (8001170 <setPhaseVoltage+0x260>)
 80010ea:	edc3 7a00 	vstr	s15, [r3]
	pwm_v += center;
 80010ee:	4b21      	ldr	r3, [pc, #132]	; (8001174 <setPhaseVoltage+0x264>)
 80010f0:	ed93 7a00 	vldr	s14, [r3]
 80010f4:	4b21      	ldr	r3, [pc, #132]	; (800117c <setPhaseVoltage+0x26c>)
 80010f6:	edd3 7a00 	vldr	s15, [r3]
 80010fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010fe:	4b1d      	ldr	r3, [pc, #116]	; (8001174 <setPhaseVoltage+0x264>)
 8001100:	edc3 7a00 	vstr	s15, [r3]
	pwm_w += center;
 8001104:	4b1c      	ldr	r3, [pc, #112]	; (8001178 <setPhaseVoltage+0x268>)
 8001106:	ed93 7a00 	vldr	s14, [r3]
 800110a:	4b1c      	ldr	r3, [pc, #112]	; (800117c <setPhaseVoltage+0x26c>)
 800110c:	edd3 7a00 	vldr	s15, [r3]
 8001110:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001114:	4b18      	ldr	r3, [pc, #96]	; (8001178 <setPhaseVoltage+0x268>)
 8001116:	edc3 7a00 	vstr	s15, [r3]

	set_motor_pwm(pwm_u, pwm_w, pwm_v);
 800111a:	4b15      	ldr	r3, [pc, #84]	; (8001170 <setPhaseVoltage+0x260>)
 800111c:	edd3 7a00 	vldr	s15, [r3]
 8001120:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001124:	ee17 3a90 	vmov	r3, s15
 8001128:	b29b      	uxth	r3, r3
 800112a:	4a13      	ldr	r2, [pc, #76]	; (8001178 <setPhaseVoltage+0x268>)
 800112c:	edd2 7a00 	vldr	s15, [r2]
 8001130:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001134:	ee17 2a90 	vmov	r2, s15
 8001138:	b291      	uxth	r1, r2
 800113a:	4a0e      	ldr	r2, [pc, #56]	; (8001174 <setPhaseVoltage+0x264>)
 800113c:	edd2 7a00 	vldr	s15, [r2]
 8001140:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001144:	ee17 2a90 	vmov	r2, s15
 8001148:	b292      	uxth	r2, r2
 800114a:	4618      	mov	r0, r3
 800114c:	f000 f982 	bl	8001454 <set_motor_pwm>
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bdb0      	pop	{r4, r5, r7, pc}
 8001158:	bf800000 	.word	0xbf800000
 800115c:	43340000 	.word	0x43340000
 8001160:	20000bd4 	.word	0x20000bd4
 8001164:	b60b60b7 	.word	0xb60b60b7
 8001168:	20000000 	.word	0x20000000
 800116c:	3fe00000 	.word	0x3fe00000
 8001170:	20000bd8 	.word	0x20000bd8
 8001174:	20000bdc 	.word	0x20000bdc
 8001178:	20000be0 	.word	0x20000be0
 800117c:	20000be4 	.word	0x20000be4
 8001180:	43dac000 	.word	0x43dac000

08001184 <BLDC_phase>:

void BLDC_phase(unsigned char phase, float p) {
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	ed87 0a00 	vstr	s0, [r7]
 8001190:	71fb      	strb	r3, [r7, #7]
	if(phase == 1) {
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d12a      	bne.n	80011ee <BLDC_phase+0x6a>
		TIM1->CCER |= TIM_CCER_CC1NP;
 8001198:	4b8a      	ldr	r3, [pc, #552]	; (80013c4 <BLDC_phase+0x240>)
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	4a89      	ldr	r2, [pc, #548]	; (80013c4 <BLDC_phase+0x240>)
 800119e:	f043 0308 	orr.w	r3, r3, #8
 80011a2:	6213      	str	r3, [r2, #32]
		TIM1->CCER &= ~TIM_CCER_CC2NP;
 80011a4:	4b87      	ldr	r3, [pc, #540]	; (80013c4 <BLDC_phase+0x240>)
 80011a6:	6a1b      	ldr	r3, [r3, #32]
 80011a8:	4a86      	ldr	r2, [pc, #536]	; (80013c4 <BLDC_phase+0x240>)
 80011aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011ae:	6213      	str	r3, [r2, #32]
		TIM1->CCER &= ~TIM_CCER_CC3NP;
 80011b0:	4b84      	ldr	r3, [pc, #528]	; (80013c4 <BLDC_phase+0x240>)
 80011b2:	6a1b      	ldr	r3, [r3, #32]
 80011b4:	4a83      	ldr	r2, [pc, #524]	; (80013c4 <BLDC_phase+0x240>)
 80011b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80011ba:	6213      	str	r3, [r2, #32]
		TIM1->EGR |= TIM_EGR_COMG;
 80011bc:	4b81      	ldr	r3, [pc, #516]	; (80013c4 <BLDC_phase+0x240>)
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	4a80      	ldr	r2, [pc, #512]	; (80013c4 <BLDC_phase+0x240>)
 80011c2:	f043 0320 	orr.w	r3, r3, #32
 80011c6:	6153      	str	r3, [r2, #20]
		TIM1->CCR1 = 0;
 80011c8:	4b7e      	ldr	r3, [pc, #504]	; (80013c4 <BLDC_phase+0x240>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = p * MAX_PWM;
 80011ce:	edd7 7a00 	vldr	s15, [r7]
 80011d2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80013c8 <BLDC_phase+0x244>
 80011d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011da:	4b7a      	ldr	r3, [pc, #488]	; (80013c4 <BLDC_phase+0x240>)
 80011dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011e0:	ee17 2a90 	vmov	r2, s15
 80011e4:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 80011e6:	4b77      	ldr	r3, [pc, #476]	; (80013c4 <BLDC_phase+0x240>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->EGR |= TIM_EGR_COMG;
		TIM1->CCR1 = p * MAX_PWM;
		TIM1->CCR2 = 0;
		TIM1->CCR3 = 0;
	}
}
 80011ec:	e0e4      	b.n	80013b8 <BLDC_phase+0x234>
	} else if(phase == 2) {
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d12a      	bne.n	800124a <BLDC_phase+0xc6>
		TIM1->CCER &= ~TIM_CCER_CC1NP;
 80011f4:	4b73      	ldr	r3, [pc, #460]	; (80013c4 <BLDC_phase+0x240>)
 80011f6:	6a1b      	ldr	r3, [r3, #32]
 80011f8:	4a72      	ldr	r2, [pc, #456]	; (80013c4 <BLDC_phase+0x240>)
 80011fa:	f023 0308 	bic.w	r3, r3, #8
 80011fe:	6213      	str	r3, [r2, #32]
		TIM1->CCER &= ~TIM_CCER_CC2NP;
 8001200:	4b70      	ldr	r3, [pc, #448]	; (80013c4 <BLDC_phase+0x240>)
 8001202:	6a1b      	ldr	r3, [r3, #32]
 8001204:	4a6f      	ldr	r2, [pc, #444]	; (80013c4 <BLDC_phase+0x240>)
 8001206:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800120a:	6213      	str	r3, [r2, #32]
		TIM1->CCER |= TIM_CCER_CC3NP;
 800120c:	4b6d      	ldr	r3, [pc, #436]	; (80013c4 <BLDC_phase+0x240>)
 800120e:	6a1b      	ldr	r3, [r3, #32]
 8001210:	4a6c      	ldr	r2, [pc, #432]	; (80013c4 <BLDC_phase+0x240>)
 8001212:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001216:	6213      	str	r3, [r2, #32]
		TIM1->EGR |= TIM_EGR_COMG;
 8001218:	4b6a      	ldr	r3, [pc, #424]	; (80013c4 <BLDC_phase+0x240>)
 800121a:	695b      	ldr	r3, [r3, #20]
 800121c:	4a69      	ldr	r2, [pc, #420]	; (80013c4 <BLDC_phase+0x240>)
 800121e:	f043 0320 	orr.w	r3, r3, #32
 8001222:	6153      	str	r3, [r2, #20]
		TIM1->CCR1 = 0;
 8001224:	4b67      	ldr	r3, [pc, #412]	; (80013c4 <BLDC_phase+0x240>)
 8001226:	2200      	movs	r2, #0
 8001228:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = p * MAX_PWM;
 800122a:	edd7 7a00 	vldr	s15, [r7]
 800122e:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80013c8 <BLDC_phase+0x244>
 8001232:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001236:	4b63      	ldr	r3, [pc, #396]	; (80013c4 <BLDC_phase+0x240>)
 8001238:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800123c:	ee17 2a90 	vmov	r2, s15
 8001240:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 8001242:	4b60      	ldr	r3, [pc, #384]	; (80013c4 <BLDC_phase+0x240>)
 8001244:	2200      	movs	r2, #0
 8001246:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001248:	e0b6      	b.n	80013b8 <BLDC_phase+0x234>
	} else if(phase == 3) {
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	2b03      	cmp	r3, #3
 800124e:	d12a      	bne.n	80012a6 <BLDC_phase+0x122>
		TIM1->CCER &= ~TIM_CCER_CC1NP;
 8001250:	4b5c      	ldr	r3, [pc, #368]	; (80013c4 <BLDC_phase+0x240>)
 8001252:	6a1b      	ldr	r3, [r3, #32]
 8001254:	4a5b      	ldr	r2, [pc, #364]	; (80013c4 <BLDC_phase+0x240>)
 8001256:	f023 0308 	bic.w	r3, r3, #8
 800125a:	6213      	str	r3, [r2, #32]
		TIM1->CCER |= TIM_CCER_CC2NP;
 800125c:	4b59      	ldr	r3, [pc, #356]	; (80013c4 <BLDC_phase+0x240>)
 800125e:	6a1b      	ldr	r3, [r3, #32]
 8001260:	4a58      	ldr	r2, [pc, #352]	; (80013c4 <BLDC_phase+0x240>)
 8001262:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001266:	6213      	str	r3, [r2, #32]
		TIM1->CCER &= ~TIM_CCER_CC3NP;
 8001268:	4b56      	ldr	r3, [pc, #344]	; (80013c4 <BLDC_phase+0x240>)
 800126a:	6a1b      	ldr	r3, [r3, #32]
 800126c:	4a55      	ldr	r2, [pc, #340]	; (80013c4 <BLDC_phase+0x240>)
 800126e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001272:	6213      	str	r3, [r2, #32]
		TIM1->EGR |= TIM_EGR_COMG;
 8001274:	4b53      	ldr	r3, [pc, #332]	; (80013c4 <BLDC_phase+0x240>)
 8001276:	695b      	ldr	r3, [r3, #20]
 8001278:	4a52      	ldr	r2, [pc, #328]	; (80013c4 <BLDC_phase+0x240>)
 800127a:	f043 0320 	orr.w	r3, r3, #32
 800127e:	6153      	str	r3, [r2, #20]
		TIM1->CCR1 = 0;
 8001280:	4b50      	ldr	r3, [pc, #320]	; (80013c4 <BLDC_phase+0x240>)
 8001282:	2200      	movs	r2, #0
 8001284:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8001286:	4b4f      	ldr	r3, [pc, #316]	; (80013c4 <BLDC_phase+0x240>)
 8001288:	2200      	movs	r2, #0
 800128a:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = p * MAX_PWM;
 800128c:	edd7 7a00 	vldr	s15, [r7]
 8001290:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80013c8 <BLDC_phase+0x244>
 8001294:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001298:	4b4a      	ldr	r3, [pc, #296]	; (80013c4 <BLDC_phase+0x240>)
 800129a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800129e:	ee17 2a90 	vmov	r2, s15
 80012a2:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80012a4:	e088      	b.n	80013b8 <BLDC_phase+0x234>
	} else if(phase == 4) {
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	2b04      	cmp	r3, #4
 80012aa:	d12a      	bne.n	8001302 <BLDC_phase+0x17e>
 		TIM1->CCER |= TIM_CCER_CC1NP;
 80012ac:	4b45      	ldr	r3, [pc, #276]	; (80013c4 <BLDC_phase+0x240>)
 80012ae:	6a1b      	ldr	r3, [r3, #32]
 80012b0:	4a44      	ldr	r2, [pc, #272]	; (80013c4 <BLDC_phase+0x240>)
 80012b2:	f043 0308 	orr.w	r3, r3, #8
 80012b6:	6213      	str	r3, [r2, #32]
 		TIM1->CCER &= ~TIM_CCER_CC2NP;
 80012b8:	4b42      	ldr	r3, [pc, #264]	; (80013c4 <BLDC_phase+0x240>)
 80012ba:	6a1b      	ldr	r3, [r3, #32]
 80012bc:	4a41      	ldr	r2, [pc, #260]	; (80013c4 <BLDC_phase+0x240>)
 80012be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80012c2:	6213      	str	r3, [r2, #32]
 		TIM1->CCER &= ~TIM_CCER_CC3NP;
 80012c4:	4b3f      	ldr	r3, [pc, #252]	; (80013c4 <BLDC_phase+0x240>)
 80012c6:	6a1b      	ldr	r3, [r3, #32]
 80012c8:	4a3e      	ldr	r2, [pc, #248]	; (80013c4 <BLDC_phase+0x240>)
 80012ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80012ce:	6213      	str	r3, [r2, #32]
 		TIM1->EGR |= TIM_EGR_COMG;
 80012d0:	4b3c      	ldr	r3, [pc, #240]	; (80013c4 <BLDC_phase+0x240>)
 80012d2:	695b      	ldr	r3, [r3, #20]
 80012d4:	4a3b      	ldr	r2, [pc, #236]	; (80013c4 <BLDC_phase+0x240>)
 80012d6:	f043 0320 	orr.w	r3, r3, #32
 80012da:	6153      	str	r3, [r2, #20]
 		TIM1->CCR1 = 0;
 80012dc:	4b39      	ldr	r3, [pc, #228]	; (80013c4 <BLDC_phase+0x240>)
 80012de:	2200      	movs	r2, #0
 80012e0:	635a      	str	r2, [r3, #52]	; 0x34
 		TIM1->CCR2 = 0;
 80012e2:	4b38      	ldr	r3, [pc, #224]	; (80013c4 <BLDC_phase+0x240>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	639a      	str	r2, [r3, #56]	; 0x38
 		TIM1->CCR3 = p * MAX_PWM;
 80012e8:	edd7 7a00 	vldr	s15, [r7]
 80012ec:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80013c8 <BLDC_phase+0x244>
 80012f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f4:	4b33      	ldr	r3, [pc, #204]	; (80013c4 <BLDC_phase+0x240>)
 80012f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012fa:	ee17 2a90 	vmov	r2, s15
 80012fe:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001300:	e05a      	b.n	80013b8 <BLDC_phase+0x234>
	} else if(phase == 5) {
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	2b05      	cmp	r3, #5
 8001306:	d12a      	bne.n	800135e <BLDC_phase+0x1da>
		TIM1->CCER &= ~TIM_CCER_CC1NP;
 8001308:	4b2e      	ldr	r3, [pc, #184]	; (80013c4 <BLDC_phase+0x240>)
 800130a:	6a1b      	ldr	r3, [r3, #32]
 800130c:	4a2d      	ldr	r2, [pc, #180]	; (80013c4 <BLDC_phase+0x240>)
 800130e:	f023 0308 	bic.w	r3, r3, #8
 8001312:	6213      	str	r3, [r2, #32]
		TIM1->CCER &= ~TIM_CCER_CC2NP;
 8001314:	4b2b      	ldr	r3, [pc, #172]	; (80013c4 <BLDC_phase+0x240>)
 8001316:	6a1b      	ldr	r3, [r3, #32]
 8001318:	4a2a      	ldr	r2, [pc, #168]	; (80013c4 <BLDC_phase+0x240>)
 800131a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800131e:	6213      	str	r3, [r2, #32]
		TIM1->CCER |= TIM_CCER_CC3NP;
 8001320:	4b28      	ldr	r3, [pc, #160]	; (80013c4 <BLDC_phase+0x240>)
 8001322:	6a1b      	ldr	r3, [r3, #32]
 8001324:	4a27      	ldr	r2, [pc, #156]	; (80013c4 <BLDC_phase+0x240>)
 8001326:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800132a:	6213      	str	r3, [r2, #32]
		TIM1->EGR |= TIM_EGR_COMG;
 800132c:	4b25      	ldr	r3, [pc, #148]	; (80013c4 <BLDC_phase+0x240>)
 800132e:	695b      	ldr	r3, [r3, #20]
 8001330:	4a24      	ldr	r2, [pc, #144]	; (80013c4 <BLDC_phase+0x240>)
 8001332:	f043 0320 	orr.w	r3, r3, #32
 8001336:	6153      	str	r3, [r2, #20]
		TIM1->CCR1 = p * MAX_PWM;
 8001338:	edd7 7a00 	vldr	s15, [r7]
 800133c:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80013c8 <BLDC_phase+0x244>
 8001340:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001344:	4b1f      	ldr	r3, [pc, #124]	; (80013c4 <BLDC_phase+0x240>)
 8001346:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800134a:	ee17 2a90 	vmov	r2, s15
 800134e:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8001350:	4b1c      	ldr	r3, [pc, #112]	; (80013c4 <BLDC_phase+0x240>)
 8001352:	2200      	movs	r2, #0
 8001354:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 8001356:	4b1b      	ldr	r3, [pc, #108]	; (80013c4 <BLDC_phase+0x240>)
 8001358:	2200      	movs	r2, #0
 800135a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800135c:	e02c      	b.n	80013b8 <BLDC_phase+0x234>
	} else if(phase == 6) {
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	2b06      	cmp	r3, #6
 8001362:	d129      	bne.n	80013b8 <BLDC_phase+0x234>
		TIM1->CCER &= ~TIM_CCER_CC1NP;
 8001364:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <BLDC_phase+0x240>)
 8001366:	6a1b      	ldr	r3, [r3, #32]
 8001368:	4a16      	ldr	r2, [pc, #88]	; (80013c4 <BLDC_phase+0x240>)
 800136a:	f023 0308 	bic.w	r3, r3, #8
 800136e:	6213      	str	r3, [r2, #32]
		TIM1->CCER |= TIM_CCER_CC2NP;
 8001370:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <BLDC_phase+0x240>)
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	4a13      	ldr	r2, [pc, #76]	; (80013c4 <BLDC_phase+0x240>)
 8001376:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800137a:	6213      	str	r3, [r2, #32]
		TIM1->CCER &= ~TIM_CCER_CC3NP;
 800137c:	4b11      	ldr	r3, [pc, #68]	; (80013c4 <BLDC_phase+0x240>)
 800137e:	6a1b      	ldr	r3, [r3, #32]
 8001380:	4a10      	ldr	r2, [pc, #64]	; (80013c4 <BLDC_phase+0x240>)
 8001382:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001386:	6213      	str	r3, [r2, #32]
		TIM1->EGR |= TIM_EGR_COMG;
 8001388:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <BLDC_phase+0x240>)
 800138a:	695b      	ldr	r3, [r3, #20]
 800138c:	4a0d      	ldr	r2, [pc, #52]	; (80013c4 <BLDC_phase+0x240>)
 800138e:	f043 0320 	orr.w	r3, r3, #32
 8001392:	6153      	str	r3, [r2, #20]
		TIM1->CCR1 = p * MAX_PWM;
 8001394:	edd7 7a00 	vldr	s15, [r7]
 8001398:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80013c8 <BLDC_phase+0x244>
 800139c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <BLDC_phase+0x240>)
 80013a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013a6:	ee17 2a90 	vmov	r2, s15
 80013aa:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 80013ac:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <BLDC_phase+0x240>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 80013b2:	4b04      	ldr	r3, [pc, #16]	; (80013c4 <BLDC_phase+0x240>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80013b8:	bf00      	nop
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	40012c00 	.word	0x40012c00
 80013c8:	445ac000 	.word	0x445ac000

080013cc <get_COMP_value>:

		COMP1->CSR |= 0b1;
	}
}

uint8_t get_COMP_value(uint8_t phase) {
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
	uint32_t t;
	if(phase == 1) {
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d104      	bne.n	80013e6 <get_COMP_value+0x1a>
		t = ~COMP2->CSR;
 80013dc:	4b1b      	ldr	r3, [pc, #108]	; (800144c <get_COMP_value+0x80>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	43db      	mvns	r3, r3
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	e026      	b.n	8001434 <get_COMP_value+0x68>
	} else if(phase == 2) {
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d104      	bne.n	80013f6 <get_COMP_value+0x2a>
		t = ~COMP1->CSR;
 80013ec:	4b18      	ldr	r3, [pc, #96]	; (8001450 <get_COMP_value+0x84>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	43db      	mvns	r3, r3
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	e01e      	b.n	8001434 <get_COMP_value+0x68>
	} else if(phase == 3) {
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	2b03      	cmp	r3, #3
 80013fa:	d103      	bne.n	8001404 <get_COMP_value+0x38>
		t = COMP1->CSR;
 80013fc:	4b14      	ldr	r3, [pc, #80]	; (8001450 <get_COMP_value+0x84>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	e017      	b.n	8001434 <get_COMP_value+0x68>
	} else if(phase == 4) {
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	2b04      	cmp	r3, #4
 8001408:	d103      	bne.n	8001412 <get_COMP_value+0x46>
		t = COMP2->CSR;
 800140a:	4b10      	ldr	r3, [pc, #64]	; (800144c <get_COMP_value+0x80>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	e010      	b.n	8001434 <get_COMP_value+0x68>
	} else if(phase == 5) {
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	2b05      	cmp	r3, #5
 8001416:	d103      	bne.n	8001420 <get_COMP_value+0x54>
		t = COMP1->CSR;
 8001418:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <get_COMP_value+0x84>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	e009      	b.n	8001434 <get_COMP_value+0x68>
	} else if(phase == 6) {
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	2b06      	cmp	r3, #6
 8001424:	d104      	bne.n	8001430 <get_COMP_value+0x64>
		t = ~COMP1->CSR;
 8001426:	4b0a      	ldr	r3, [pc, #40]	; (8001450 <get_COMP_value+0x84>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	43db      	mvns	r3, r3
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	e001      	b.n	8001434 <get_COMP_value+0x68>
	} else {
		return 0;
 8001430:	2300      	movs	r3, #0
 8001432:	e005      	b.n	8001440 <get_COMP_value+0x74>
	}
	return (t >> 30) & 1;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	0f9b      	lsrs	r3, r3, #30
 8001438:	b2db      	uxtb	r3, r3
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	b2db      	uxtb	r3, r3
}
 8001440:	4618      	mov	r0, r3
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr
 800144c:	40010204 	.word	0x40010204
 8001450:	40010200 	.word	0x40010200

08001454 <set_motor_pwm>:

void set_motor_pwm(uint16_t u, uint16_t v, uint16_t w) {
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	80fb      	strh	r3, [r7, #6]
 800145e:	460b      	mov	r3, r1
 8001460:	80bb      	strh	r3, [r7, #4]
 8001462:	4613      	mov	r3, r2
 8001464:	807b      	strh	r3, [r7, #2]
	u = u < 0 ? 0 : u;
	u = u > MAX_PWM ? MAX_PWM : u;
 8001466:	88fb      	ldrh	r3, [r7, #6]
 8001468:	ee07 3a90 	vmov	s15, r3
 800146c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001470:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001520 <set_motor_pwm+0xcc>
 8001474:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147c:	dd02      	ble.n	8001484 <set_motor_pwm+0x30>
 800147e:	f240 336b 	movw	r3, #875	; 0x36b
 8001482:	e009      	b.n	8001498 <set_motor_pwm+0x44>
 8001484:	88fb      	ldrh	r3, [r7, #6]
 8001486:	ee07 3a90 	vmov	s15, r3
 800148a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800148e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001492:	ee17 3a90 	vmov	r3, s15
 8001496:	b29b      	uxth	r3, r3
 8001498:	80fb      	strh	r3, [r7, #6]

	v = v < 0 ? 0 : v;
	v = v > MAX_PWM ? MAX_PWM : v;
 800149a:	88bb      	ldrh	r3, [r7, #4]
 800149c:	ee07 3a90 	vmov	s15, r3
 80014a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001520 <set_motor_pwm+0xcc>
 80014a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b0:	dd02      	ble.n	80014b8 <set_motor_pwm+0x64>
 80014b2:	f240 336b 	movw	r3, #875	; 0x36b
 80014b6:	e009      	b.n	80014cc <set_motor_pwm+0x78>
 80014b8:	88bb      	ldrh	r3, [r7, #4]
 80014ba:	ee07 3a90 	vmov	s15, r3
 80014be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014c6:	ee17 3a90 	vmov	r3, s15
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	80bb      	strh	r3, [r7, #4]

	w = w < 0 ? 0 : w;
	w = w > MAX_PWM ? MAX_PWM : w;
 80014ce:	887b      	ldrh	r3, [r7, #2]
 80014d0:	ee07 3a90 	vmov	s15, r3
 80014d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014d8:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001520 <set_motor_pwm+0xcc>
 80014dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e4:	dd02      	ble.n	80014ec <set_motor_pwm+0x98>
 80014e6:	f240 336b 	movw	r3, #875	; 0x36b
 80014ea:	e009      	b.n	8001500 <set_motor_pwm+0xac>
 80014ec:	887b      	ldrh	r3, [r7, #2]
 80014ee:	ee07 3a90 	vmov	s15, r3
 80014f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014fa:	ee17 3a90 	vmov	r3, s15
 80014fe:	b29b      	uxth	r3, r3
 8001500:	807b      	strh	r3, [r7, #2]

	TIM1->CCR1 = u;
 8001502:	4a08      	ldr	r2, [pc, #32]	; (8001524 <set_motor_pwm+0xd0>)
 8001504:	88fb      	ldrh	r3, [r7, #6]
 8001506:	6353      	str	r3, [r2, #52]	; 0x34
	TIM1->CCR2 = v;
 8001508:	4a06      	ldr	r2, [pc, #24]	; (8001524 <set_motor_pwm+0xd0>)
 800150a:	88bb      	ldrh	r3, [r7, #4]
 800150c:	6393      	str	r3, [r2, #56]	; 0x38
	TIM1->CCR3 = w;
 800150e:	4a05      	ldr	r2, [pc, #20]	; (8001524 <set_motor_pwm+0xd0>)
 8001510:	887b      	ldrh	r3, [r7, #2]
 8001512:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001514:	bf00      	nop
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr
 8001520:	445ac000 	.word	0x445ac000
 8001524:	40012c00 	.word	0x40012c00

08001528 <motor_on>:

void motor_on() {
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
	TIM1->CCER &= ~TIM_CCER_CC1NP;
 800152c:	4b0b      	ldr	r3, [pc, #44]	; (800155c <motor_on+0x34>)
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	4a0a      	ldr	r2, [pc, #40]	; (800155c <motor_on+0x34>)
 8001532:	f023 0308 	bic.w	r3, r3, #8
 8001536:	6213      	str	r3, [r2, #32]
	TIM1->CCER &= ~TIM_CCER_CC2NP;
 8001538:	4b08      	ldr	r3, [pc, #32]	; (800155c <motor_on+0x34>)
 800153a:	6a1b      	ldr	r3, [r3, #32]
 800153c:	4a07      	ldr	r2, [pc, #28]	; (800155c <motor_on+0x34>)
 800153e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001542:	6213      	str	r3, [r2, #32]
	TIM1->CCER &= ~TIM_CCER_CC3NP;
 8001544:	4b05      	ldr	r3, [pc, #20]	; (800155c <motor_on+0x34>)
 8001546:	6a1b      	ldr	r3, [r3, #32]
 8001548:	4a04      	ldr	r2, [pc, #16]	; (800155c <motor_on+0x34>)
 800154a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800154e:	6213      	str	r3, [r2, #32]
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	40012c00 	.word	0x40012c00

08001560 <motor_off>:

void motor_off() {
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
	TIM1->CCER |= TIM_CCER_CC1NP;
 8001564:	4b0f      	ldr	r3, [pc, #60]	; (80015a4 <motor_off+0x44>)
 8001566:	6a1b      	ldr	r3, [r3, #32]
 8001568:	4a0e      	ldr	r2, [pc, #56]	; (80015a4 <motor_off+0x44>)
 800156a:	f043 0308 	orr.w	r3, r3, #8
 800156e:	6213      	str	r3, [r2, #32]
	TIM1->CCER |= TIM_CCER_CC2NP;
 8001570:	4b0c      	ldr	r3, [pc, #48]	; (80015a4 <motor_off+0x44>)
 8001572:	6a1b      	ldr	r3, [r3, #32]
 8001574:	4a0b      	ldr	r2, [pc, #44]	; (80015a4 <motor_off+0x44>)
 8001576:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800157a:	6213      	str	r3, [r2, #32]
	TIM1->CCER |= TIM_CCER_CC3NP;
 800157c:	4b09      	ldr	r3, [pc, #36]	; (80015a4 <motor_off+0x44>)
 800157e:	6a1b      	ldr	r3, [r3, #32]
 8001580:	4a08      	ldr	r2, [pc, #32]	; (80015a4 <motor_off+0x44>)
 8001582:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001586:	6213      	str	r3, [r2, #32]
	TIM1->CCR1 = 0;
 8001588:	4b06      	ldr	r3, [pc, #24]	; (80015a4 <motor_off+0x44>)
 800158a:	2200      	movs	r2, #0
 800158c:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 800158e:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <motor_off+0x44>)
 8001590:	2200      	movs	r2, #0
 8001592:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 8001594:	4b03      	ldr	r3, [pc, #12]	; (80015a4 <motor_off+0x44>)
 8001596:	2200      	movs	r2, #0
 8001598:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800159a:	bf00      	nop
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	40012c00 	.word	0x40012c00

080015a8 <UART_init>:
#include "UART.h"
#include "main.h"

void UART_init(float freq) {
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	ed87 0a01 	vstr	s0, [r7, #4]
    RCC->APB1ENR1 |= 1 << 17;
 80015b2:	4b33      	ldr	r3, [pc, #204]	; (8001680 <UART_init+0xd8>)
 80015b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b6:	4a32      	ldr	r2, [pc, #200]	; (8001680 <UART_init+0xd8>)
 80015b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015bc:	6593      	str	r3, [r2, #88]	; 0x58

    GPIOB->AFR[0] |= 0b0111 << 12;
 80015be:	4b31      	ldr	r3, [pc, #196]	; (8001684 <UART_init+0xdc>)
 80015c0:	6a1b      	ldr	r3, [r3, #32]
 80015c2:	4a30      	ldr	r2, [pc, #192]	; (8001684 <UART_init+0xdc>)
 80015c4:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80015c8:	6213      	str	r3, [r2, #32]
    GPIOB->MODER &= ~(1<<6);
 80015ca:	4b2e      	ldr	r3, [pc, #184]	; (8001684 <UART_init+0xdc>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a2d      	ldr	r2, [pc, #180]	; (8001684 <UART_init+0xdc>)
 80015d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80015d4:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= 1<<7;
 80015d6:	4b2b      	ldr	r3, [pc, #172]	; (8001684 <UART_init+0xdc>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a2a      	ldr	r2, [pc, #168]	; (8001684 <UART_init+0xdc>)
 80015dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015e0:	6013      	str	r3, [r2, #0]

    GPIOB->AFR[0] |= 0b0111 << 16;
 80015e2:	4b28      	ldr	r3, [pc, #160]	; (8001684 <UART_init+0xdc>)
 80015e4:	6a1b      	ldr	r3, [r3, #32]
 80015e6:	4a27      	ldr	r2, [pc, #156]	; (8001684 <UART_init+0xdc>)
 80015e8:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80015ec:	6213      	str	r3, [r2, #32]
    GPIOB->MODER &= ~(1<<8);
 80015ee:	4b25      	ldr	r3, [pc, #148]	; (8001684 <UART_init+0xdc>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a24      	ldr	r2, [pc, #144]	; (8001684 <UART_init+0xdc>)
 80015f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80015f8:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= 1<<9;
 80015fa:	4b22      	ldr	r3, [pc, #136]	; (8001684 <UART_init+0xdc>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a21      	ldr	r2, [pc, #132]	; (8001684 <UART_init+0xdc>)
 8001600:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001604:	6013      	str	r3, [r2, #0]

    USART2->CR1 &= ~(1);
 8001606:	4b20      	ldr	r3, [pc, #128]	; (8001688 <UART_init+0xe0>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a1f      	ldr	r2, [pc, #124]	; (8001688 <UART_init+0xe0>)
 800160c:	f023 0301 	bic.w	r3, r3, #1
 8001610:	6013      	str	r3, [r2, #0]
    USART2->CR1 = 0x00000000;
 8001612:	4b1d      	ldr	r3, [pc, #116]	; (8001688 <UART_init+0xe0>)
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
    USART2->CR1 |= 1;
 8001618:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <UART_init+0xe0>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a1a      	ldr	r2, [pc, #104]	; (8001688 <UART_init+0xe0>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	6013      	str	r3, [r2, #0]
    USART2->CR2 = 0x00000000;
 8001624:	4b18      	ldr	r3, [pc, #96]	; (8001688 <UART_init+0xe0>)
 8001626:	2200      	movs	r2, #0
 8001628:	605a      	str	r2, [r3, #4]
    USART2->CR3 = 0x00000000;
 800162a:	4b17      	ldr	r3, [pc, #92]	; (8001688 <UART_init+0xe0>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]

    float f = 170000000.0 / freq;
 8001630:	eddf 6a16 	vldr	s13, [pc, #88]	; 800168c <UART_init+0xe4>
 8001634:	ed97 7a01 	vldr	s14, [r7, #4]
 8001638:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800163c:	edc7 7a03 	vstr	s15, [r7, #12]
	USART2->BRR = (uint32_t)f;
 8001640:	4b11      	ldr	r3, [pc, #68]	; (8001688 <UART_init+0xe0>)
 8001642:	edd7 7a03 	vldr	s15, [r7, #12]
 8001646:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800164a:	ee17 2a90 	vmov	r2, s15
 800164e:	60da      	str	r2, [r3, #12]
    USART2->PRESC &= ~(0b1111);
 8001650:	4b0d      	ldr	r3, [pc, #52]	; (8001688 <UART_init+0xe0>)
 8001652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001654:	4a0c      	ldr	r2, [pc, #48]	; (8001688 <UART_init+0xe0>)
 8001656:	f023 030f 	bic.w	r3, r3, #15
 800165a:	62d3      	str	r3, [r2, #44]	; 0x2c

    //Enable UART
    USART2->CR1 |= 1<<2;
 800165c:	4b0a      	ldr	r3, [pc, #40]	; (8001688 <UART_init+0xe0>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a09      	ldr	r2, [pc, #36]	; (8001688 <UART_init+0xe0>)
 8001662:	f043 0304 	orr.w	r3, r3, #4
 8001666:	6013      	str	r3, [r2, #0]
    USART2->CR1 |= 1<<3;
 8001668:	4b07      	ldr	r3, [pc, #28]	; (8001688 <UART_init+0xe0>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a06      	ldr	r2, [pc, #24]	; (8001688 <UART_init+0xe0>)
 800166e:	f043 0308 	orr.w	r3, r3, #8
 8001672:	6013      	str	r3, [r2, #0]
}
 8001674:	bf00      	nop
 8001676:	3714      	adds	r7, #20
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	40021000 	.word	0x40021000
 8001684:	48000400 	.word	0x48000400
 8001688:	40004400 	.word	0x40004400
 800168c:	4d221fe8 	.word	0x4d221fe8

08001690 <UART_send>:

void UART_send(uint8_t ch) {
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	71fb      	strb	r3, [r7, #7]
    while((USART2->ISR & (1 << 7)) == 0);
 800169a:	bf00      	nop
 800169c:	4b07      	ldr	r3, [pc, #28]	; (80016bc <UART_send+0x2c>)
 800169e:	69db      	ldr	r3, [r3, #28]
 80016a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d0f9      	beq.n	800169c <UART_send+0xc>
	USART2->TDR = ch;
 80016a8:	4a04      	ldr	r2, [pc, #16]	; (80016bc <UART_send+0x2c>)
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	6293      	str	r3, [r2, #40]	; 0x28
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	40004400 	.word	0x40004400

080016c0 <UART_write_float>:
    for(; tens > 0; tens /= 10) {
        UART_send(((a / tens) % 10) + 48);
    }
}

void UART_write_float(double a, unsigned char right) {
 80016c0:	b5b0      	push	{r4, r5, r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	ed87 0b02 	vstr	d0, [r7, #8]
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
    unsigned char i;
    long int tens;

    if(a < 0) {
 80016ce:	f04f 0200 	mov.w	r2, #0
 80016d2:	f04f 0300 	mov.w	r3, #0
 80016d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016da:	f7ff f9cb 	bl	8000a74 <__aeabi_dcmplt>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d008      	beq.n	80016f6 <UART_write_float+0x36>
        a *= (-1);
 80016e4:	68bc      	ldr	r4, [r7, #8]
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80016ec:	e9c7 4502 	strd	r4, r5, [r7, #8]
        UART_send('-');
 80016f0:	202d      	movs	r0, #45	; 0x2d
 80016f2:	f7ff ffcd 	bl	8001690 <UART_send>
    } 
    //else UART_send('+');
    
    if(a >= 1.0) {
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	4b47      	ldr	r3, [pc, #284]	; (8001818 <UART_write_float+0x158>)
 80016fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001700:	f7ff f9cc 	bl	8000a9c <__aeabi_dcmpge>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d04a      	beq.n	80017a0 <UART_write_float+0xe0>
        for(tens = 1; tens <= a; tens *= 10);
 800170a:	2301      	movs	r3, #1
 800170c:	613b      	str	r3, [r7, #16]
 800170e:	e005      	b.n	800171c <UART_write_float+0x5c>
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	4613      	mov	r3, r2
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	4413      	add	r3, r2
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	613b      	str	r3, [r7, #16]
 800171c:	6938      	ldr	r0, [r7, #16]
 800171e:	f7fe fecd 	bl	80004bc <__aeabi_i2d>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800172a:	f7ff f9b7 	bl	8000a9c <__aeabi_dcmpge>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1ed      	bne.n	8001710 <UART_write_float+0x50>
        tens /= 10;
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	4a39      	ldr	r2, [pc, #228]	; (800181c <UART_write_float+0x15c>)
 8001738:	fb82 1203 	smull	r1, r2, r2, r3
 800173c:	1092      	asrs	r2, r2, #2
 800173e:	17db      	asrs	r3, r3, #31
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	613b      	str	r3, [r7, #16]
        for(; tens > 0; tens /= 10)
 8001744:	e028      	b.n	8001798 <UART_write_float+0xd8>
            UART_send(((long int)(a / tens) % 10) + 48);
 8001746:	6938      	ldr	r0, [r7, #16]
 8001748:	f7fe feb8 	bl	80004bc <__aeabi_i2d>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001754:	f7ff f846 	bl	80007e4 <__aeabi_ddiv>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4610      	mov	r0, r2
 800175e:	4619      	mov	r1, r3
 8001760:	f7ff f9b0 	bl	8000ac4 <__aeabi_d2iz>
 8001764:	4602      	mov	r2, r0
 8001766:	4b2d      	ldr	r3, [pc, #180]	; (800181c <UART_write_float+0x15c>)
 8001768:	fb83 1302 	smull	r1, r3, r3, r2
 800176c:	1099      	asrs	r1, r3, #2
 800176e:	17d3      	asrs	r3, r2, #31
 8001770:	1ac9      	subs	r1, r1, r3
 8001772:	460b      	mov	r3, r1
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	440b      	add	r3, r1
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	1ad1      	subs	r1, r2, r3
 800177c:	b2cb      	uxtb	r3, r1
 800177e:	3330      	adds	r3, #48	; 0x30
 8001780:	b2db      	uxtb	r3, r3
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff ff84 	bl	8001690 <UART_send>
        for(; tens > 0; tens /= 10)
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	4a24      	ldr	r2, [pc, #144]	; (800181c <UART_write_float+0x15c>)
 800178c:	fb82 1203 	smull	r1, r2, r2, r3
 8001790:	1092      	asrs	r2, r2, #2
 8001792:	17db      	asrs	r3, r3, #31
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	613b      	str	r3, [r7, #16]
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	2b00      	cmp	r3, #0
 800179c:	dcd3      	bgt.n	8001746 <UART_write_float+0x86>
 800179e:	e002      	b.n	80017a6 <UART_write_float+0xe6>
    } else {
        UART_send('0');
 80017a0:	2030      	movs	r0, #48	; 0x30
 80017a2:	f7ff ff75 	bl	8001690 <UART_send>
    }

    UART_send('.');
 80017a6:	202e      	movs	r0, #46	; 0x2e
 80017a8:	f7ff ff72 	bl	8001690 <UART_send>
    for(i = 0, tens = 10; i < right; i++, tens *= 10) {
 80017ac:	2300      	movs	r3, #0
 80017ae:	75fb      	strb	r3, [r7, #23]
 80017b0:	230a      	movs	r3, #10
 80017b2:	613b      	str	r3, [r7, #16]
 80017b4:	e027      	b.n	8001806 <UART_write_float+0x146>
        UART_send(((long int)(a * tens) % 10) + 48);
 80017b6:	6938      	ldr	r0, [r7, #16]
 80017b8:	f7fe fe80 	bl	80004bc <__aeabi_i2d>
 80017bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80017c0:	f7fe fee6 	bl	8000590 <__aeabi_dmul>
 80017c4:	4602      	mov	r2, r0
 80017c6:	460b      	mov	r3, r1
 80017c8:	4610      	mov	r0, r2
 80017ca:	4619      	mov	r1, r3
 80017cc:	f7ff f97a 	bl	8000ac4 <__aeabi_d2iz>
 80017d0:	4602      	mov	r2, r0
 80017d2:	4b12      	ldr	r3, [pc, #72]	; (800181c <UART_write_float+0x15c>)
 80017d4:	fb83 1302 	smull	r1, r3, r3, r2
 80017d8:	1099      	asrs	r1, r3, #2
 80017da:	17d3      	asrs	r3, r2, #31
 80017dc:	1ac9      	subs	r1, r1, r3
 80017de:	460b      	mov	r3, r1
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	440b      	add	r3, r1
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	1ad1      	subs	r1, r2, r3
 80017e8:	b2cb      	uxtb	r3, r1
 80017ea:	3330      	adds	r3, #48	; 0x30
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7ff ff4e 	bl	8001690 <UART_send>
    for(i = 0, tens = 10; i < right; i++, tens *= 10) {
 80017f4:	7dfb      	ldrb	r3, [r7, #23]
 80017f6:	3301      	adds	r3, #1
 80017f8:	75fb      	strb	r3, [r7, #23]
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	4613      	mov	r3, r2
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	4413      	add	r3, r2
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	613b      	str	r3, [r7, #16]
 8001806:	7dfa      	ldrb	r2, [r7, #23]
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	429a      	cmp	r2, r3
 800180c:	d3d3      	bcc.n	80017b6 <UART_write_float+0xf6>
    }
}
 800180e:	bf00      	nop
 8001810:	bf00      	nop
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bdb0      	pop	{r4, r5, r7, pc}
 8001818:	3ff00000 	.word	0x3ff00000
 800181c:	66666667 	.word	0x66666667

08001820 <main>:
//	} else if((EXTI->PR1 >> 22) & 1) {
//		EXTI->PR1 |= 1 << 22;
//	}
//}

int main(void) {
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
	HAL_Init();
 8001824:	f001 f825 	bl	8002872 <HAL_Init>

	SystemClock_Config();
 8001828:	f000 fd12 	bl	8002250 <SystemClock_Config>

	GPIO_init();
 800182c:	f000 f8f6 	bl	8001a1c <GPIO_init>

	TIM1_init();	//PWM timer - 24/48/96 khz
 8001830:	f000 f98e 	bl	8001b50 <TIM1_init>
	TIM6_init();	//Delay timer - 1 khz
 8001834:	f000 fb92 	bl	8001f5c <TIM6_init>
	TIM3_init();	//FOC timer - 25 khz
 8001838:	f000 fb06 	bl	8001e48 <TIM3_init>
	TIM4_init();	//Audio timer
 800183c:	f000 fb4c 	bl	8001ed8 <TIM4_init>
	TIM2_init();
 8001840:	f000 fac2 	bl	8001dc8 <TIM2_init>

	COMP_init();
 8001844:	f000 fc7a 	bl	800213c <COMP_init>
	MX_ADC1_Init();
 8001848:	f000 fd4e 	bl	80022e8 <MX_ADC1_Init>
	MX_ADC2_Init();
 800184c:	f000 fdc4 	bl	80023d8 <MX_ADC2_Init>

	TIM8_init();	//Encoder
 8001850:	f000 fbf6 	bl	8002040 <TIM8_init>
	UART_init(115200);
 8001854:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8001978 <main+0x158>
 8001858:	f7ff fea6 	bl	80015a8 <UART_init>

//	TIM3_on();

	play_music();
 800185c:	f000 ff68 	bl	8002730 <play_music>
	delay_ms(500);
 8001860:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001864:	f000 fbbc 	bl	8001fe0 <delay_ms>

	TIM2_on();
 8001868:	f000 f932 	bl	8001ad0 <TIM2_on>
	motor_mode = 0;
 800186c:	4b43      	ldr	r3, [pc, #268]	; (800197c <main+0x15c>)
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]

	TIM3_on();
 8001872:	f000 f93d 	bl	8001af0 <TIM3_on>
	motor_on();
 8001876:	f7ff fe57 	bl	8001528 <motor_on>
	power = 0.2;
 800187a:	4b41      	ldr	r3, [pc, #260]	; (8001980 <main+0x160>)
 800187c:	4a41      	ldr	r2, [pc, #260]	; (8001984 <main+0x164>)
 800187e:	601a      	str	r2, [r3, #0]
	motor_mode = 1;
 8001880:	4b3e      	ldr	r3, [pc, #248]	; (800197c <main+0x15c>)
 8001882:	2201      	movs	r2, #1
 8001884:	701a      	strb	r2, [r3, #0]
//	setPhaseVoltage(0.075, 0);
	while(1) {
		UART_write_float(rpm, 2);
 8001886:	4b40      	ldr	r3, [pc, #256]	; (8001988 <main+0x168>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fe28 	bl	80004e0 <__aeabi_f2d>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	2002      	movs	r0, #2
 8001896:	ec43 2b10 	vmov	d0, r2, r3
 800189a:	f7ff ff11 	bl	80016c0 <UART_write_float>
		UART_send('\n');
 800189e:	200a      	movs	r0, #10
 80018a0:	f7ff fef6 	bl	8001690 <UART_send>
		delay_ms(50);
 80018a4:	2032      	movs	r0, #50	; 0x32
 80018a6:	f000 fb9b 	bl	8001fe0 <delay_ms>
		if(power < 0.97) {
 80018aa:	4b35      	ldr	r3, [pc, #212]	; (8001980 <main+0x160>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7fe fe16 	bl	80004e0 <__aeabi_f2d>
 80018b4:	a32a      	add	r3, pc, #168	; (adr r3, 8001960 <main+0x140>)
 80018b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ba:	f7ff f8db 	bl	8000a74 <__aeabi_dcmplt>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d105      	bne.n	80018d0 <main+0xb0>
			power += 0.003;
		} else {
			break;
 80018c4:	bf00      	nop
		}
	}
	delay_ms(500);
 80018c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018ca:	f000 fb89 	bl	8001fe0 <delay_ms>
 80018ce:	e013      	b.n	80018f8 <main+0xd8>
			power += 0.003;
 80018d0:	4b2b      	ldr	r3, [pc, #172]	; (8001980 <main+0x160>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7fe fe03 	bl	80004e0 <__aeabi_f2d>
 80018da:	a323      	add	r3, pc, #140	; (adr r3, 8001968 <main+0x148>)
 80018dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e0:	f7fe fca0 	bl	8000224 <__adddf3>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	4610      	mov	r0, r2
 80018ea:	4619      	mov	r1, r3
 80018ec:	f7ff f912 	bl	8000b14 <__aeabi_d2f>
 80018f0:	4603      	mov	r3, r0
 80018f2:	4a23      	ldr	r2, [pc, #140]	; (8001980 <main+0x160>)
 80018f4:	6013      	str	r3, [r2, #0]
		UART_write_float(rpm, 2);
 80018f6:	e7c6      	b.n	8001886 <main+0x66>
	while(1) {
		UART_write_float(rpm, 2);
 80018f8:	4b23      	ldr	r3, [pc, #140]	; (8001988 <main+0x168>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7fe fdef 	bl	80004e0 <__aeabi_f2d>
 8001902:	4602      	mov	r2, r0
 8001904:	460b      	mov	r3, r1
 8001906:	2002      	movs	r0, #2
 8001908:	ec43 2b10 	vmov	d0, r2, r3
 800190c:	f7ff fed8 	bl	80016c0 <UART_write_float>
		UART_send('\n');
 8001910:	200a      	movs	r0, #10
 8001912:	f7ff febd 	bl	8001690 <UART_send>
		delay_ms(50);
 8001916:	2032      	movs	r0, #50	; 0x32
 8001918:	f000 fb62 	bl	8001fe0 <delay_ms>
		if(power > 0.2) {
 800191c:	4b18      	ldr	r3, [pc, #96]	; (8001980 <main+0x160>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4618      	mov	r0, r3
 8001922:	f7fe fddd 	bl	80004e0 <__aeabi_f2d>
 8001926:	a312      	add	r3, pc, #72	; (adr r3, 8001970 <main+0x150>)
 8001928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800192c:	f7ff f8c0 	bl	8000ab0 <__aeabi_dcmpgt>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d012      	beq.n	800195c <main+0x13c>
			power -= 0.003;
 8001936:	4b12      	ldr	r3, [pc, #72]	; (8001980 <main+0x160>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe fdd0 	bl	80004e0 <__aeabi_f2d>
 8001940:	a309      	add	r3, pc, #36	; (adr r3, 8001968 <main+0x148>)
 8001942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001946:	f7fe fc6b 	bl	8000220 <__aeabi_dsub>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4610      	mov	r0, r2
 8001950:	4619      	mov	r1, r3
 8001952:	f7ff f8df 	bl	8000b14 <__aeabi_d2f>
 8001956:	4603      	mov	r3, r0
 8001958:	4a09      	ldr	r2, [pc, #36]	; (8001980 <main+0x160>)
 800195a:	6013      	str	r3, [r2, #0]
		UART_write_float(rpm, 2);
 800195c:	e7cc      	b.n	80018f8 <main+0xd8>
 800195e:	bf00      	nop
 8001960:	70a3d70a 	.word	0x70a3d70a
 8001964:	3fef0a3d 	.word	0x3fef0a3d
 8001968:	bc6a7efa 	.word	0xbc6a7efa
 800196c:	3f689374 	.word	0x3f689374
 8001970:	9999999a 	.word	0x9999999a
 8001974:	3fc99999 	.word	0x3fc99999
 8001978:	47e10000 	.word	0x47e10000
 800197c:	20000bbc 	.word	0x20000bbc
 8001980:	20000bb8 	.word	0x20000bb8
 8001984:	3e4ccccd 	.word	0x3e4ccccd
 8001988:	20000bb4 	.word	0x20000bb4

0800198c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199a:	2b00      	cmp	r3, #0
 800199c:	db0b      	blt.n	80019b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	f003 021f 	and.w	r2, r3, #31
 80019a4:	4907      	ldr	r1, [pc, #28]	; (80019c4 <__NVIC_EnableIRQ+0x38>)
 80019a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019aa:	095b      	lsrs	r3, r3, #5
 80019ac:	2001      	movs	r0, #1
 80019ae:	fa00 f202 	lsl.w	r2, r0, r2
 80019b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019b6:	bf00      	nop
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	e000e100 	.word	0xe000e100

080019c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	6039      	str	r1, [r7, #0]
 80019d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	db0a      	blt.n	80019f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	b2da      	uxtb	r2, r3
 80019e0:	490c      	ldr	r1, [pc, #48]	; (8001a14 <__NVIC_SetPriority+0x4c>)
 80019e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e6:	0112      	lsls	r2, r2, #4
 80019e8:	b2d2      	uxtb	r2, r2
 80019ea:	440b      	add	r3, r1
 80019ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019f0:	e00a      	b.n	8001a08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	b2da      	uxtb	r2, r3
 80019f6:	4908      	ldr	r1, [pc, #32]	; (8001a18 <__NVIC_SetPriority+0x50>)
 80019f8:	79fb      	ldrb	r3, [r7, #7]
 80019fa:	f003 030f 	and.w	r3, r3, #15
 80019fe:	3b04      	subs	r3, #4
 8001a00:	0112      	lsls	r2, r2, #4
 8001a02:	b2d2      	uxtb	r2, r2
 8001a04:	440b      	add	r3, r1
 8001a06:	761a      	strb	r2, [r3, #24]
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	e000e100 	.word	0xe000e100
 8001a18:	e000ed00 	.word	0xe000ed00

08001a1c <GPIO_init>:
#include <math.h>

ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

void GPIO_init() {
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= 0b1111111;
 8001a20:	4b29      	ldr	r3, [pc, #164]	; (8001ac8 <GPIO_init+0xac>)
 8001a22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a24:	4a28      	ldr	r2, [pc, #160]	; (8001ac8 <GPIO_init+0xac>)
 8001a26:	f043 037f 	orr.w	r3, r3, #127	; 0x7f
 8001a2a:	64d3      	str	r3, [r2, #76]	; 0x4c

	GPIOB->OTYPER &= ~(1<<3);
 8001a2c:	4b27      	ldr	r3, [pc, #156]	; (8001acc <GPIO_init+0xb0>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	4a26      	ldr	r2, [pc, #152]	; (8001acc <GPIO_init+0xb0>)
 8001a32:	f023 0308 	bic.w	r3, r3, #8
 8001a36:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER &= ~(1<<4);
 8001a38:	4b24      	ldr	r3, [pc, #144]	; (8001acc <GPIO_init+0xb0>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	4a23      	ldr	r2, [pc, #140]	; (8001acc <GPIO_init+0xb0>)
 8001a3e:	f023 0310 	bic.w	r3, r3, #16
 8001a42:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR |= (1<<7);
 8001a44:	4b21      	ldr	r3, [pc, #132]	; (8001acc <GPIO_init+0xb0>)
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	4a20      	ldr	r2, [pc, #128]	; (8001acc <GPIO_init+0xb0>)
 8001a4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a4e:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (1<9);
 8001a50:	4b1e      	ldr	r3, [pc, #120]	; (8001acc <GPIO_init+0xb0>)
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	4a1d      	ldr	r2, [pc, #116]	; (8001acc <GPIO_init+0xb0>)
 8001a56:	f043 0301 	orr.w	r3, r3, #1
 8001a5a:	6093      	str	r3, [r2, #8]

	GPIOB->MODER |= 1<<6;
 8001a5c:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <GPIO_init+0xb0>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a1a      	ldr	r2, [pc, #104]	; (8001acc <GPIO_init+0xb0>)
 8001a62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a66:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1<<7);
 8001a68:	4b18      	ldr	r3, [pc, #96]	; (8001acc <GPIO_init+0xb0>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a17      	ldr	r2, [pc, #92]	; (8001acc <GPIO_init+0xb0>)
 8001a6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001a72:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= 1<<8;
 8001a74:	4b15      	ldr	r3, [pc, #84]	; (8001acc <GPIO_init+0xb0>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a14      	ldr	r2, [pc, #80]	; (8001acc <GPIO_init+0xb0>)
 8001a7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a7e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1<<9);
 8001a80:	4b12      	ldr	r3, [pc, #72]	; (8001acc <GPIO_init+0xb0>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a11      	ldr	r2, [pc, #68]	; (8001acc <GPIO_init+0xb0>)
 8001a86:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a8a:	6013      	str	r3, [r2, #0]

	GPIOB->MODER |= 1<<6;
 8001a8c:	4b0f      	ldr	r3, [pc, #60]	; (8001acc <GPIO_init+0xb0>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a0e      	ldr	r2, [pc, #56]	; (8001acc <GPIO_init+0xb0>)
 8001a92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a96:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1<<7);
 8001a98:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <GPIO_init+0xb0>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a0b      	ldr	r2, [pc, #44]	; (8001acc <GPIO_init+0xb0>)
 8001a9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001aa2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= 1<<8;
 8001aa4:	4b09      	ldr	r3, [pc, #36]	; (8001acc <GPIO_init+0xb0>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a08      	ldr	r2, [pc, #32]	; (8001acc <GPIO_init+0xb0>)
 8001aaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aae:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(1<<9);
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <GPIO_init+0xb0>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a05      	ldr	r2, [pc, #20]	; (8001acc <GPIO_init+0xb0>)
 8001ab6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001aba:	6013      	str	r3, [r2, #0]
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	48000400 	.word	0x48000400

08001ad0 <TIM2_on>:

void TIM1_on() {
	TIM1->CR1 |= 1;
}

void TIM2_on() {
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
	TIM2->CR1 |= 1;
 8001ad4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ade:	f043 0301 	orr.w	r3, r3, #1
 8001ae2:	6013      	str	r3, [r2, #0]
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
	...

08001af0 <TIM3_on>:

void TIM3_on() {
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
	TIM3->CR1 |= 1;
 8001af4:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <TIM3_on+0x1c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a04      	ldr	r2, [pc, #16]	; (8001b0c <TIM3_on+0x1c>)
 8001afa:	f043 0301 	orr.w	r3, r3, #1
 8001afe:	6013      	str	r3, [r2, #0]
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	40000400 	.word	0x40000400

08001b10 <TIM4_on>:

void TIM4_on() {
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
	TIM4->CR1 |= 1;
 8001b14:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <TIM4_on+0x1c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a04      	ldr	r2, [pc, #16]	; (8001b2c <TIM4_on+0x1c>)
 8001b1a:	f043 0301 	orr.w	r3, r3, #1
 8001b1e:	6013      	str	r3, [r2, #0]
}
 8001b20:	bf00      	nop
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	40000800 	.word	0x40000800

08001b30 <TIM4_off>:

void TIM3_off() {
	TIM3->CR1 &= ~1;
}

void TIM4_off() {
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
	TIM4->CR1 &= ~1;
 8001b34:	4b05      	ldr	r3, [pc, #20]	; (8001b4c <TIM4_off+0x1c>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a04      	ldr	r2, [pc, #16]	; (8001b4c <TIM4_off+0x1c>)
 8001b3a:	f023 0301 	bic.w	r3, r3, #1
 8001b3e:	6013      	str	r3, [r2, #0]
}
 8001b40:	bf00      	nop
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	40000800 	.word	0x40000800

08001b50 <TIM1_init>:
	TIM8->CR1 &= ~1;
}

//---------------------

void TIM1_init() {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= 1 << 11;
 8001b54:	4b98      	ldr	r3, [pc, #608]	; (8001db8 <TIM1_init+0x268>)
 8001b56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b58:	4a97      	ldr	r2, [pc, #604]	; (8001db8 <TIM1_init+0x268>)
 8001b5a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b5e:	6613      	str	r3, [r2, #96]	; 0x60

    //PA[8] - 1P
    GPIOA->AFR[1] |= 0b0110;
 8001b60:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b66:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001b6a:	f043 0306 	orr.w	r3, r3, #6
 8001b6e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->MODER &= ~(1 << 16);
 8001b70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b7e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 1 << 17;
 8001b80:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001b8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b8e:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR |= 0b11 < 16;
 8001b90:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001b9a:	f043 0301 	orr.w	r3, r3, #1
 8001b9e:	6093      	str	r3, [r2, #8]

    //PA[7] - 1N
    GPIOA->AFR[0] |= 0b0110 << 28;
 8001ba0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001ba4:	6a1b      	ldr	r3, [r3, #32]
 8001ba6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001baa:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8001bae:	6213      	str	r3, [r2, #32]
	GPIOA->MODER &= ~(1 << 14);
 8001bb0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001bba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001bbe:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 1 << 15;
 8001bc0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001bca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bce:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR |= 0b11 < 14;
 8001bd0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001bda:	f043 0301 	orr.w	r3, r3, #1
 8001bde:	6093      	str	r3, [r2, #8]

    //PA[9] - 2P
    GPIOA->AFR[1] |= 0b0110 << 4;
 8001be0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001bea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001bee:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->MODER &= ~(1 << 18);
 8001bf0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001bfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bfe:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 1 << 19;
 8001c00:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001c0a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001c0e:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR |= 0b11 < 18;
 8001c10:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001c1a:	f043 0301 	orr.w	r3, r3, #1
 8001c1e:	6093      	str	r3, [r2, #8]

    //PB[0] - 2N
    GPIOB->AFR[0] |= 0b0110;
 8001c20:	4b66      	ldr	r3, [pc, #408]	; (8001dbc <TIM1_init+0x26c>)
 8001c22:	6a1b      	ldr	r3, [r3, #32]
 8001c24:	4a65      	ldr	r2, [pc, #404]	; (8001dbc <TIM1_init+0x26c>)
 8001c26:	f043 0306 	orr.w	r3, r3, #6
 8001c2a:	6213      	str	r3, [r2, #32]
	GPIOB->MODER &= ~1;
 8001c2c:	4b63      	ldr	r3, [pc, #396]	; (8001dbc <TIM1_init+0x26c>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a62      	ldr	r2, [pc, #392]	; (8001dbc <TIM1_init+0x26c>)
 8001c32:	f023 0301 	bic.w	r3, r3, #1
 8001c36:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= 1 << 1;
 8001c38:	4b60      	ldr	r3, [pc, #384]	; (8001dbc <TIM1_init+0x26c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a5f      	ldr	r2, [pc, #380]	; (8001dbc <TIM1_init+0x26c>)
 8001c3e:	f043 0302 	orr.w	r3, r3, #2
 8001c42:	6013      	str	r3, [r2, #0]
	GPIOB->OSPEEDR |= 0b11;
 8001c44:	4b5d      	ldr	r3, [pc, #372]	; (8001dbc <TIM1_init+0x26c>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	4a5c      	ldr	r2, [pc, #368]	; (8001dbc <TIM1_init+0x26c>)
 8001c4a:	f043 0303 	orr.w	r3, r3, #3
 8001c4e:	6093      	str	r3, [r2, #8]

    //PA[10] - 3P
    GPIOA->AFR[1] |= 0b0110 << 8;
 8001c50:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c56:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001c5a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8001c5e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->MODER &= ~(1 << 20);
 8001c60:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001c6a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001c6e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 1 << 21;
 8001c70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001c7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c7e:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR |= 0b11 < 20;
 8001c80:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001c8a:	f043 0301 	orr.w	r3, r3, #1
 8001c8e:	6093      	str	r3, [r2, #8]

    //PF[0] - 3N
    GPIOF->AFR[0] |= 0b0110;
 8001c90:	4b4b      	ldr	r3, [pc, #300]	; (8001dc0 <TIM1_init+0x270>)
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	4a4a      	ldr	r2, [pc, #296]	; (8001dc0 <TIM1_init+0x270>)
 8001c96:	f043 0306 	orr.w	r3, r3, #6
 8001c9a:	6213      	str	r3, [r2, #32]
	GPIOF->MODER &= ~1;
 8001c9c:	4b48      	ldr	r3, [pc, #288]	; (8001dc0 <TIM1_init+0x270>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a47      	ldr	r2, [pc, #284]	; (8001dc0 <TIM1_init+0x270>)
 8001ca2:	f023 0301 	bic.w	r3, r3, #1
 8001ca6:	6013      	str	r3, [r2, #0]
	GPIOF->MODER |= 1 << 1;
 8001ca8:	4b45      	ldr	r3, [pc, #276]	; (8001dc0 <TIM1_init+0x270>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a44      	ldr	r2, [pc, #272]	; (8001dc0 <TIM1_init+0x270>)
 8001cae:	f043 0302 	orr.w	r3, r3, #2
 8001cb2:	6013      	str	r3, [r2, #0]
	GPIOF->OSPEEDR |= 0b11;
 8001cb4:	4b42      	ldr	r3, [pc, #264]	; (8001dc0 <TIM1_init+0x270>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	4a41      	ldr	r2, [pc, #260]	; (8001dc0 <TIM1_init+0x270>)
 8001cba:	f043 0303 	orr.w	r3, r3, #3
 8001cbe:	6093      	str	r3, [r2, #8]

    TIM1->CR1 = 0;
 8001cc0:	4b40      	ldr	r3, [pc, #256]	; (8001dc4 <TIM1_init+0x274>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
    TIM1->CR2 = 0;
 8001cc6:	4b3f      	ldr	r3, [pc, #252]	; (8001dc4 <TIM1_init+0x274>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	605a      	str	r2, [r3, #4]

    TIM1->CR1 |= 1 << 7; //Auto-preload enable    
 8001ccc:	4b3d      	ldr	r3, [pc, #244]	; (8001dc4 <TIM1_init+0x274>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a3c      	ldr	r2, [pc, #240]	; (8001dc4 <TIM1_init+0x274>)
 8001cd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cd6:	6013      	str	r3, [r2, #0]
//    TIM1->CR1 |= 0b01 << 5; //Center-aligned mode 1
    TIM1->CR1 |= 0b10 << 5; //Center-aligned mode 2
 8001cd8:	4b3a      	ldr	r3, [pc, #232]	; (8001dc4 <TIM1_init+0x274>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a39      	ldr	r2, [pc, #228]	; (8001dc4 <TIM1_init+0x274>)
 8001cde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ce2:	6013      	str	r3, [r2, #0]

    TIM1->CCMR1 = 0;
 8001ce4:	4b37      	ldr	r3, [pc, #220]	; (8001dc4 <TIM1_init+0x274>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	619a      	str	r2, [r3, #24]
    TIM1->CCMR1 |= 0b110 << 12;
 8001cea:	4b36      	ldr	r3, [pc, #216]	; (8001dc4 <TIM1_init+0x274>)
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	4a35      	ldr	r2, [pc, #212]	; (8001dc4 <TIM1_init+0x274>)
 8001cf0:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8001cf4:	6193      	str	r3, [r2, #24]
    TIM1->CCMR1 |= 0b110 << 4;
 8001cf6:	4b33      	ldr	r3, [pc, #204]	; (8001dc4 <TIM1_init+0x274>)
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	4a32      	ldr	r2, [pc, #200]	; (8001dc4 <TIM1_init+0x274>)
 8001cfc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d00:	6193      	str	r3, [r2, #24]

    TIM1->CCMR2 = 0;
 8001d02:	4b30      	ldr	r3, [pc, #192]	; (8001dc4 <TIM1_init+0x274>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	61da      	str	r2, [r3, #28]
    TIM1->CCMR2 |= 0b110 << 4;
 8001d08:	4b2e      	ldr	r3, [pc, #184]	; (8001dc4 <TIM1_init+0x274>)
 8001d0a:	69db      	ldr	r3, [r3, #28]
 8001d0c:	4a2d      	ldr	r2, [pc, #180]	; (8001dc4 <TIM1_init+0x274>)
 8001d0e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d12:	61d3      	str	r3, [r2, #28]

    TIM1->CCMR2 = 0;
 8001d14:	4b2b      	ldr	r3, [pc, #172]	; (8001dc4 <TIM1_init+0x274>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	61da      	str	r2, [r3, #28]
	TIM1->CCMR2 |= 0b110 << 4;
 8001d1a:	4b2a      	ldr	r3, [pc, #168]	; (8001dc4 <TIM1_init+0x274>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	4a29      	ldr	r2, [pc, #164]	; (8001dc4 <TIM1_init+0x274>)
 8001d20:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d24:	61d3      	str	r3, [r2, #28]

    TIM1->ARR = MAX_PWM;
 8001d26:	4b27      	ldr	r3, [pc, #156]	; (8001dc4 <TIM1_init+0x274>)
 8001d28:	f240 326b 	movw	r2, #875	; 0x36b
 8001d2c:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM1->PSC = 0;
 8001d2e:	4b25      	ldr	r3, [pc, #148]	; (8001dc4 <TIM1_init+0x274>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	629a      	str	r2, [r3, #40]	; 0x28

    TIM1->CNT = 0;
 8001d34:	4b23      	ldr	r3, [pc, #140]	; (8001dc4 <TIM1_init+0x274>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	625a      	str	r2, [r3, #36]	; 0x24

    TIM1->CCER = 0;
 8001d3a:	4b22      	ldr	r3, [pc, #136]	; (8001dc4 <TIM1_init+0x274>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	621a      	str	r2, [r3, #32]
    TIM1->CCER |= 0b010101010101; //enable outputs
 8001d40:	4b20      	ldr	r3, [pc, #128]	; (8001dc4 <TIM1_init+0x274>)
 8001d42:	6a1b      	ldr	r3, [r3, #32]
 8001d44:	4a1f      	ldr	r2, [pc, #124]	; (8001dc4 <TIM1_init+0x274>)
 8001d46:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 8001d4a:	f043 0305 	orr.w	r3, r3, #5
 8001d4e:	6213      	str	r3, [r2, #32]

	TIM1->CCER |= TIM_CCER_CC1NP;
 8001d50:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <TIM1_init+0x274>)
 8001d52:	6a1b      	ldr	r3, [r3, #32]
 8001d54:	4a1b      	ldr	r2, [pc, #108]	; (8001dc4 <TIM1_init+0x274>)
 8001d56:	f043 0308 	orr.w	r3, r3, #8
 8001d5a:	6213      	str	r3, [r2, #32]
	TIM1->CCER |= TIM_CCER_CC2NP;
 8001d5c:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <TIM1_init+0x274>)
 8001d5e:	6a1b      	ldr	r3, [r3, #32]
 8001d60:	4a18      	ldr	r2, [pc, #96]	; (8001dc4 <TIM1_init+0x274>)
 8001d62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d66:	6213      	str	r3, [r2, #32]
	TIM1->CCER |= TIM_CCER_CC3NP;
 8001d68:	4b16      	ldr	r3, [pc, #88]	; (8001dc4 <TIM1_init+0x274>)
 8001d6a:	6a1b      	ldr	r3, [r3, #32]
 8001d6c:	4a15      	ldr	r2, [pc, #84]	; (8001dc4 <TIM1_init+0x274>)
 8001d6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d72:	6213      	str	r3, [r2, #32]
	TIM1->CCR1 = 0;
 8001d74:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <TIM1_init+0x274>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 8001d7a:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <TIM1_init+0x274>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 8001d80:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <TIM1_init+0x274>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	63da      	str	r2, [r3, #60]	; 0x3c

	//OC4
//	TIM1->CCMR2 |= 0b001 << 12;
//	TIM1->CCER |= 1 << 16;
	TIM1->CCR4 = 0;
 8001d86:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <TIM1_init+0x274>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	641a      	str	r2, [r3, #64]	; 0x40
//    TIM1->CCMR3 = 0;
//	TIM1->CCMR3 |= 0b110 << 4;
//	TIM1->CCER |= 1 << 16;
//	TIM1->CCR5 = 0;

	TIM1->BDTR |= 1 << 15;
 8001d8c:	4b0d      	ldr	r3, [pc, #52]	; (8001dc4 <TIM1_init+0x274>)
 8001d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d90:	4a0c      	ldr	r2, [pc, #48]	; (8001dc4 <TIM1_init+0x274>)
 8001d92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d96:	6453      	str	r3, [r2, #68]	; 0x44

	NVIC_SetPriority(TIM1_CC_IRQn, 2);
 8001d98:	2102      	movs	r1, #2
 8001d9a:	201b      	movs	r0, #27
 8001d9c:	f7ff fe14 	bl	80019c8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001da0:	201b      	movs	r0, #27
 8001da2:	f7ff fdf3 	bl	800198c <__NVIC_EnableIRQ>

    TIM1->CR1 |= 1;
 8001da6:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <TIM1_init+0x274>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a06      	ldr	r2, [pc, #24]	; (8001dc4 <TIM1_init+0x274>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	6013      	str	r3, [r2, #0]
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	48000400 	.word	0x48000400
 8001dc0:	48001400 	.word	0x48001400
 8001dc4:	40012c00 	.word	0x40012c00

08001dc8 <TIM2_init>:

void TIM2_init() {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
    RCC->APB1ENR1 |= 1;
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	; (8001e44 <TIM2_init+0x7c>)
 8001dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dd0:	4a1c      	ldr	r2, [pc, #112]	; (8001e44 <TIM2_init+0x7c>)
 8001dd2:	f043 0301 	orr.w	r3, r3, #1
 8001dd6:	6593      	str	r3, [r2, #88]	; 0x58

    TIM2->CR1 = 0;
 8001dd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
    TIM2->CR2 = 0;
 8001de0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001de4:	2200      	movs	r2, #0
 8001de6:	605a      	str	r2, [r3, #4]

    TIM2->CR1 |= 1 << 7;
 8001de8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001df2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001df6:	6013      	str	r3, [r2, #0]

    TIM2->ARR = 1000;
 8001df8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dfc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e00:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM2->PSC = 170 - 1;
 8001e02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e06:	22a9      	movs	r2, #169	; 0xa9
 8001e08:	629a      	str	r2, [r3, #40]	; 0x28

    TIM2->CNT = 0;
 8001e0a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e0e:	2200      	movs	r2, #0
 8001e10:	625a      	str	r2, [r3, #36]	; 0x24

    TIM2->EGR |= 1;
 8001e12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e16:	695b      	ldr	r3, [r3, #20]
 8001e18:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	6153      	str	r3, [r2, #20]

    TIM2->DIER |= 1;
 8001e22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e2c:	f043 0301 	orr.w	r3, r3, #1
 8001e30:	60d3      	str	r3, [r2, #12]

    NVIC_SetPriority(TIM2_IRQn, 3);
 8001e32:	2103      	movs	r1, #3
 8001e34:	201c      	movs	r0, #28
 8001e36:	f7ff fdc7 	bl	80019c8 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM2_IRQn);
 8001e3a:	201c      	movs	r0, #28
 8001e3c:	f7ff fda6 	bl	800198c <__NVIC_EnableIRQ>

//	TIM2->CR1 |= 1;
}
 8001e40:	bf00      	nop
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40021000 	.word	0x40021000

08001e48 <TIM3_init>:

void TIM3_init() {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
    RCC->APB1ENR1 |= 1 << 1;
 8001e4e:	4b1e      	ldr	r3, [pc, #120]	; (8001ec8 <TIM3_init+0x80>)
 8001e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e52:	4a1d      	ldr	r2, [pc, #116]	; (8001ec8 <TIM3_init+0x80>)
 8001e54:	f043 0302 	orr.w	r3, r3, #2
 8001e58:	6593      	str	r3, [r2, #88]	; 0x58

    TIM3->CR1 = 0;
 8001e5a:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <TIM3_init+0x84>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
    TIM3->CR2 = 0;
 8001e60:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <TIM3_init+0x84>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	605a      	str	r2, [r3, #4]

    TIM3->CR1 |= 1 << 7;
 8001e66:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <TIM3_init+0x84>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a18      	ldr	r2, [pc, #96]	; (8001ecc <TIM3_init+0x84>)
 8001e6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e70:	6013      	str	r3, [r2, #0]

    float freq = 50000;
 8001e72:	4b17      	ldr	r3, [pc, #92]	; (8001ed0 <TIM3_init+0x88>)
 8001e74:	607b      	str	r3, [r7, #4]
    float f = (float)SYSCLK_FREQ / freq;
 8001e76:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001ed4 <TIM3_init+0x8c>
 8001e7a:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e82:	edc7 7a00 	vstr	s15, [r7]
    TIM3->ARR = (uint16_t)f;
 8001e86:	edd7 7a00 	vldr	s15, [r7]
 8001e8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e8e:	ee17 3a90 	vmov	r3, s15
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	4b0d      	ldr	r3, [pc, #52]	; (8001ecc <TIM3_init+0x84>)
 8001e96:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->PSC = 0;
 8001e98:	4b0c      	ldr	r3, [pc, #48]	; (8001ecc <TIM3_init+0x84>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	629a      	str	r2, [r3, #40]	; 0x28

    TIM3->CNT = 0;
 8001e9e:	4b0b      	ldr	r3, [pc, #44]	; (8001ecc <TIM3_init+0x84>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	625a      	str	r2, [r3, #36]	; 0x24

    TIM3->DIER |= 1;
 8001ea4:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <TIM3_init+0x84>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	4a08      	ldr	r2, [pc, #32]	; (8001ecc <TIM3_init+0x84>)
 8001eaa:	f043 0301 	orr.w	r3, r3, #1
 8001eae:	60d3      	str	r3, [r2, #12]
//    TIM3->CR1 |= 1;
    NVIC_SetPriority(TIM3_IRQn, 2);
 8001eb0:	2102      	movs	r1, #2
 8001eb2:	201d      	movs	r0, #29
 8001eb4:	f7ff fd88 	bl	80019c8 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM3_IRQn);
 8001eb8:	201d      	movs	r0, #29
 8001eba:	f7ff fd67 	bl	800198c <__NVIC_EnableIRQ>
}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40000400 	.word	0x40000400
 8001ed0:	47435000 	.word	0x47435000
 8001ed4:	4d221fe8 	.word	0x4d221fe8

08001ed8 <TIM4_init>:

void TIM4_init() {
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
    RCC->APB1ENR1 |= 1 << 2;
 8001edc:	4b1d      	ldr	r3, [pc, #116]	; (8001f54 <TIM4_init+0x7c>)
 8001ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee0:	4a1c      	ldr	r2, [pc, #112]	; (8001f54 <TIM4_init+0x7c>)
 8001ee2:	f043 0304 	orr.w	r3, r3, #4
 8001ee6:	6593      	str	r3, [r2, #88]	; 0x58

    TIM4->CR1 = 0;
 8001ee8:	4b1b      	ldr	r3, [pc, #108]	; (8001f58 <TIM4_init+0x80>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
    TIM4->CR2 = 0;
 8001eee:	4b1a      	ldr	r3, [pc, #104]	; (8001f58 <TIM4_init+0x80>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	605a      	str	r2, [r3, #4]

    TIM4->CR1 |= 1 << 7;
 8001ef4:	4b18      	ldr	r3, [pc, #96]	; (8001f58 <TIM4_init+0x80>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a17      	ldr	r2, [pc, #92]	; (8001f58 <TIM4_init+0x80>)
 8001efa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001efe:	6013      	str	r3, [r2, #0]

    TIM4->ARR |= 0xFFFFF;
 8001f00:	4b15      	ldr	r3, [pc, #84]	; (8001f58 <TIM4_init+0x80>)
 8001f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f04:	4a14      	ldr	r2, [pc, #80]	; (8001f58 <TIM4_init+0x80>)
 8001f06:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001f0a:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001f0e:	62d3      	str	r3, [r2, #44]	; 0x2c
    TIM4->PSC = 0;
 8001f10:	4b11      	ldr	r3, [pc, #68]	; (8001f58 <TIM4_init+0x80>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	629a      	str	r2, [r3, #40]	; 0x28

    TIM4->CNT = 0;
 8001f16:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <TIM4_init+0x80>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	625a      	str	r2, [r3, #36]	; 0x24

    TIM4->EGR |= 1;
 8001f1c:	4b0e      	ldr	r3, [pc, #56]	; (8001f58 <TIM4_init+0x80>)
 8001f1e:	695b      	ldr	r3, [r3, #20]
 8001f20:	4a0d      	ldr	r2, [pc, #52]	; (8001f58 <TIM4_init+0x80>)
 8001f22:	f043 0301 	orr.w	r3, r3, #1
 8001f26:	6153      	str	r3, [r2, #20]

    TIM4->DIER |= 1;
 8001f28:	4b0b      	ldr	r3, [pc, #44]	; (8001f58 <TIM4_init+0x80>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	4a0a      	ldr	r2, [pc, #40]	; (8001f58 <TIM4_init+0x80>)
 8001f2e:	f043 0301 	orr.w	r3, r3, #1
 8001f32:	60d3      	str	r3, [r2, #12]

    TIM4->SR &= ~(0x1);
 8001f34:	4b08      	ldr	r3, [pc, #32]	; (8001f58 <TIM4_init+0x80>)
 8001f36:	691b      	ldr	r3, [r3, #16]
 8001f38:	4a07      	ldr	r2, [pc, #28]	; (8001f58 <TIM4_init+0x80>)
 8001f3a:	f023 0301 	bic.w	r3, r3, #1
 8001f3e:	6113      	str	r3, [r2, #16]

    // TIM4->CR1 |= 1;
    NVIC_SetPriority(TIM4_IRQn, 5);
 8001f40:	2105      	movs	r1, #5
 8001f42:	201e      	movs	r0, #30
 8001f44:	f7ff fd40 	bl	80019c8 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM4_IRQn);
 8001f48:	201e      	movs	r0, #30
 8001f4a:	f7ff fd1f 	bl	800198c <__NVIC_EnableIRQ>
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40021000 	.word	0x40021000
 8001f58:	40000800 	.word	0x40000800

08001f5c <TIM6_init>:

void TIM6_init() {
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
    RCC->APB1ENR1 |= 1 << 4;
 8001f62:	4b1b      	ldr	r3, [pc, #108]	; (8001fd0 <TIM6_init+0x74>)
 8001f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f66:	4a1a      	ldr	r2, [pc, #104]	; (8001fd0 <TIM6_init+0x74>)
 8001f68:	f043 0310 	orr.w	r3, r3, #16
 8001f6c:	6593      	str	r3, [r2, #88]	; 0x58

    TIM6->CR1 = 0;
 8001f6e:	4b19      	ldr	r3, [pc, #100]	; (8001fd4 <TIM6_init+0x78>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
    TIM6->CR2 = 0;
 8001f74:	4b17      	ldr	r3, [pc, #92]	; (8001fd4 <TIM6_init+0x78>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	605a      	str	r2, [r3, #4]

    float freq = 10000;
 8001f7a:	4b17      	ldr	r3, [pc, #92]	; (8001fd8 <TIM6_init+0x7c>)
 8001f7c:	607b      	str	r3, [r7, #4]
    float f = (float)SYSCLK_FREQ / freq;
 8001f7e:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001fdc <TIM6_init+0x80>
 8001f82:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f8a:	edc7 7a00 	vstr	s15, [r7]
    // TIM6->ARR |= ((uint32_t)f & 0x000FFFFF);
    // TIM6->ARR = (uint32_t)f;
    TIM6->ARR |= 0xFFFFF;
 8001f8e:	4b11      	ldr	r3, [pc, #68]	; (8001fd4 <TIM6_init+0x78>)
 8001f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f92:	4a10      	ldr	r2, [pc, #64]	; (8001fd4 <TIM6_init+0x78>)
 8001f94:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8001f98:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001f9c:	62d3      	str	r3, [r2, #44]	; 0x2c
    TIM6->PSC = (uint16_t)f - 1;
 8001f9e:	edd7 7a00 	vldr	s15, [r7]
 8001fa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fa6:	ee17 3a90 	vmov	r3, s15
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	1e5a      	subs	r2, r3, #1
 8001fae:	4b09      	ldr	r3, [pc, #36]	; (8001fd4 <TIM6_init+0x78>)
 8001fb0:	629a      	str	r2, [r3, #40]	; 0x28

    TIM6->CNT = 0;
 8001fb2:	4b08      	ldr	r3, [pc, #32]	; (8001fd4 <TIM6_init+0x78>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	625a      	str	r2, [r3, #36]	; 0x24

    TIM6->EGR |= 1;
 8001fb8:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <TIM6_init+0x78>)
 8001fba:	695b      	ldr	r3, [r3, #20]
 8001fbc:	4a05      	ldr	r2, [pc, #20]	; (8001fd4 <TIM6_init+0x78>)
 8001fbe:	f043 0301 	orr.w	r3, r3, #1
 8001fc2:	6153      	str	r3, [r2, #20]

    // TIM6->CR1 |= 1;
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	40001000 	.word	0x40001000
 8001fd8:	461c4000 	.word	0x461c4000
 8001fdc:	4d221fe8 	.word	0x4d221fe8

08001fe0 <delay_ms>:

void delay_ms(uint16_t d) {
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	80fb      	strh	r3, [r7, #6]
	TIM6->CNT = 0;
 8001fea:	4b14      	ldr	r3, [pc, #80]	; (800203c <delay_ms+0x5c>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	625a      	str	r2, [r3, #36]	; 0x24
	TIM6->PSC = 17000 - 1;
 8001ff0:	4b12      	ldr	r3, [pc, #72]	; (800203c <delay_ms+0x5c>)
 8001ff2:	f244 2267 	movw	r2, #16999	; 0x4267
 8001ff6:	629a      	str	r2, [r3, #40]	; 0x28
	TIM6->EGR |= 1;
 8001ff8:	4b10      	ldr	r3, [pc, #64]	; (800203c <delay_ms+0x5c>)
 8001ffa:	695b      	ldr	r3, [r3, #20]
 8001ffc:	4a0f      	ldr	r2, [pc, #60]	; (800203c <delay_ms+0x5c>)
 8001ffe:	f043 0301 	orr.w	r3, r3, #1
 8002002:	6153      	str	r3, [r2, #20]
	TIM6->CR1 |= 1;
 8002004:	4b0d      	ldr	r3, [pc, #52]	; (800203c <delay_ms+0x5c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a0c      	ldr	r2, [pc, #48]	; (800203c <delay_ms+0x5c>)
 800200a:	f043 0301 	orr.w	r3, r3, #1
 800200e:	6013      	str	r3, [r2, #0]
	while(TIM6->CNT < d*10);
 8002010:	bf00      	nop
 8002012:	4b0a      	ldr	r3, [pc, #40]	; (800203c <delay_ms+0x5c>)
 8002014:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002016:	88fa      	ldrh	r2, [r7, #6]
 8002018:	4613      	mov	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4413      	add	r3, r2
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	4299      	cmp	r1, r3
 8002022:	d3f6      	bcc.n	8002012 <delay_ms+0x32>
	TIM6->CR1 &= ~1;
 8002024:	4b05      	ldr	r3, [pc, #20]	; (800203c <delay_ms+0x5c>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a04      	ldr	r2, [pc, #16]	; (800203c <delay_ms+0x5c>)
 800202a:	f023 0301 	bic.w	r3, r3, #1
 800202e:	6013      	str	r3, [r2, #0]
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	40001000 	.word	0x40001000

08002040 <TIM8_init>:
	TIM6->CR1 |= 1;
	while(TIM6->CNT < d);
	TIM6->CR1 &= ~1;
}

void TIM8_init() {
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= 1 << 13;
 8002044:	4b3a      	ldr	r3, [pc, #232]	; (8002130 <TIM8_init+0xf0>)
 8002046:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002048:	4a39      	ldr	r2, [pc, #228]	; (8002130 <TIM8_init+0xf0>)
 800204a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800204e:	6613      	str	r3, [r2, #96]	; 0x60
	RCC->APB2ENR |= 0b1111111;
 8002050:	4b37      	ldr	r3, [pc, #220]	; (8002130 <TIM8_init+0xf0>)
 8002052:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002054:	4a36      	ldr	r2, [pc, #216]	; (8002130 <TIM8_init+0xf0>)
 8002056:	f043 037f 	orr.w	r3, r3, #127	; 0x7f
 800205a:	6613      	str	r3, [r2, #96]	; 0x60

	//PA15 - TIM8_CH1
	GPIOA->AFR[1] |= 0b0010 << 28;
 800205c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002062:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002066:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800206a:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOA->MODER &= ~(1<<30);
 800206c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002076:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800207a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 1<<31;
 800207c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002086:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800208a:	6013      	str	r3, [r2, #0]

	//PB8 - TIM8_CH2
	GPIOB->AFR[1] |= 0b1010;
 800208c:	4b29      	ldr	r3, [pc, #164]	; (8002134 <TIM8_init+0xf4>)
 800208e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002090:	4a28      	ldr	r2, [pc, #160]	; (8002134 <TIM8_init+0xf4>)
 8002092:	f043 030a 	orr.w	r3, r3, #10
 8002096:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOB->MODER &= ~(1<<16);
 8002098:	4b26      	ldr	r3, [pc, #152]	; (8002134 <TIM8_init+0xf4>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a25      	ldr	r2, [pc, #148]	; (8002134 <TIM8_init+0xf4>)
 800209e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020a2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= 1<<17;
 80020a4:	4b23      	ldr	r3, [pc, #140]	; (8002134 <TIM8_init+0xf4>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a22      	ldr	r2, [pc, #136]	; (8002134 <TIM8_init+0xf4>)
 80020aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ae:	6013      	str	r3, [r2, #0]

	//PB6 <> TIM8_ETR
	GPIOB->AFR[0] |= 0b0110 << 24;
 80020b0:	4b20      	ldr	r3, [pc, #128]	; (8002134 <TIM8_init+0xf4>)
 80020b2:	6a1b      	ldr	r3, [r3, #32]
 80020b4:	4a1f      	ldr	r2, [pc, #124]	; (8002134 <TIM8_init+0xf4>)
 80020b6:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 80020ba:	6213      	str	r3, [r2, #32]
	GPIOB->MODER &= ~(1<<12);
 80020bc:	4b1d      	ldr	r3, [pc, #116]	; (8002134 <TIM8_init+0xf4>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a1c      	ldr	r2, [pc, #112]	; (8002134 <TIM8_init+0xf4>)
 80020c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80020c6:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= 1<<13;
 80020c8:	4b1a      	ldr	r3, [pc, #104]	; (8002134 <TIM8_init+0xf4>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a19      	ldr	r2, [pc, #100]	; (8002134 <TIM8_init+0xf4>)
 80020ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80020d2:	6013      	str	r3, [r2, #0]

    TIM8->CR1 = 0;
 80020d4:	4b18      	ldr	r3, [pc, #96]	; (8002138 <TIM8_init+0xf8>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]

    TIM8->CR2 = 0;
 80020da:	4b17      	ldr	r3, [pc, #92]	; (8002138 <TIM8_init+0xf8>)
 80020dc:	2200      	movs	r2, #0
 80020de:	605a      	str	r2, [r3, #4]
    TIM8->SMCR = 0b0011;
 80020e0:	4b15      	ldr	r3, [pc, #84]	; (8002138 <TIM8_init+0xf8>)
 80020e2:	2203      	movs	r2, #3
 80020e4:	609a      	str	r2, [r3, #8]
    TIM8->CCMR1 |= 0b01 << 8;
 80020e6:	4b14      	ldr	r3, [pc, #80]	; (8002138 <TIM8_init+0xf8>)
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	4a13      	ldr	r2, [pc, #76]	; (8002138 <TIM8_init+0xf8>)
 80020ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f0:	6193      	str	r3, [r2, #24]
    TIM8->CCMR1 |= 0b01;
 80020f2:	4b11      	ldr	r3, [pc, #68]	; (8002138 <TIM8_init+0xf8>)
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	4a10      	ldr	r2, [pc, #64]	; (8002138 <TIM8_init+0xf8>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6193      	str	r3, [r2, #24]
    TIM8->ECR = 1;
 80020fe:	4b0e      	ldr	r3, [pc, #56]	; (8002138 <TIM8_init+0xf8>)
 8002100:	2201      	movs	r2, #1
 8002102:	659a      	str	r2, [r3, #88]	; 0x58

    TIM8->ARR |= 0xFFFFF;
 8002104:	4b0c      	ldr	r3, [pc, #48]	; (8002138 <TIM8_init+0xf8>)
 8002106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002108:	4a0b      	ldr	r2, [pc, #44]	; (8002138 <TIM8_init+0xf8>)
 800210a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800210e:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8002112:	62d3      	str	r3, [r2, #44]	; 0x2c
    TIM8->CNT = 0;
 8002114:	4b08      	ldr	r3, [pc, #32]	; (8002138 <TIM8_init+0xf8>)
 8002116:	2200      	movs	r2, #0
 8002118:	625a      	str	r2, [r3, #36]	; 0x24

    TIM8->CR1 |= 1;
 800211a:	4b07      	ldr	r3, [pc, #28]	; (8002138 <TIM8_init+0xf8>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a06      	ldr	r2, [pc, #24]	; (8002138 <TIM8_init+0xf8>)
 8002120:	f043 0301 	orr.w	r3, r3, #1
 8002124:	6013      	str	r3, [r2, #0]
}
 8002126:	bf00      	nop
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	40021000 	.word	0x40021000
 8002134:	48000400 	.word	0x48000400
 8002138:	40013400 	.word	0x40013400

0800213c <COMP_init>:

//---------------------------------------------------

void COMP_init() {
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
	//PA0 - U - COMP1_INM
	GPIOA->MODER |= 0b11;
 8002140:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800214a:	f043 0303 	orr.w	r3, r3, #3
 800214e:	6013      	str	r3, [r2, #0]

	//PA1 - X - COMP1_INP
	GPIOA->MODER |= 0b11 << 2;
 8002150:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800215a:	f043 030c 	orr.w	r3, r3, #12
 800215e:	6013      	str	r3, [r2, #0]

	//PA3 - W - COMP2_INP
	GPIOA->MODER |= 0b11 << 6;
 8002160:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800216a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800216e:	6013      	str	r3, [r2, #0]

	//PA4 - V - COMP1_INM
	GPIOA->MODER |= 0b11 << 8;
 8002170:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800217a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800217e:	6013      	str	r3, [r2, #0]

	//PA5 - X - COMP2_INM
	GPIOA->MODER |= 0b11 << 10;
 8002180:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800218a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800218e:	6013      	str	r3, [r2, #0]


	COMP1->CSR |= (0b111 << 16);
 8002190:	4b2c      	ldr	r3, [pc, #176]	; (8002244 <COMP_init+0x108>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a2b      	ldr	r2, [pc, #172]	; (8002244 <COMP_init+0x108>)
 8002196:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800219a:	6013      	str	r3, [r2, #0]
	COMP1->CSR &= ~(0b1 << 8);	//Set COMP1_INP - PA1 (X)
 800219c:	4b29      	ldr	r3, [pc, #164]	; (8002244 <COMP_init+0x108>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a28      	ldr	r2, [pc, #160]	; (8002244 <COMP_init+0x108>)
 80021a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021a6:	6013      	str	r3, [r2, #0]
	COMP1->CSR |= (0b111 << 4);	//Set COMP1_INM - PA0 (U)
 80021a8:	4b26      	ldr	r3, [pc, #152]	; (8002244 <COMP_init+0x108>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a25      	ldr	r2, [pc, #148]	; (8002244 <COMP_init+0x108>)
 80021ae:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80021b2:	6013      	str	r3, [r2, #0]
//	COMP1->CSR |= (0b001 << 19);

	COMP2->CSR |= (0b111 << 16);
 80021b4:	4b24      	ldr	r3, [pc, #144]	; (8002248 <COMP_init+0x10c>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a23      	ldr	r2, [pc, #140]	; (8002248 <COMP_init+0x10c>)
 80021ba:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80021be:	6013      	str	r3, [r2, #0]
	COMP2->CSR |= 0b1 << 8;		//Set COMP2_INP - PA3 (W)
 80021c0:	4b21      	ldr	r3, [pc, #132]	; (8002248 <COMP_init+0x10c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a20      	ldr	r2, [pc, #128]	; (8002248 <COMP_init+0x10c>)
 80021c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ca:	6013      	str	r3, [r2, #0]
	COMP2->CSR |= (0b110 << 4);	//Set COMP2_INM - PA5 (X)
 80021cc:	4b1e      	ldr	r3, [pc, #120]	; (8002248 <COMP_init+0x10c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a1d      	ldr	r2, [pc, #116]	; (8002248 <COMP_init+0x10c>)
 80021d2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80021d6:	6013      	str	r3, [r2, #0]
//	COMP2->CSR |= (0b001 << 19);

	//EXTI Interrupt masks
	EXTI->IMR1 |= 1 << 21;
 80021d8:	4b1c      	ldr	r3, [pc, #112]	; (800224c <COMP_init+0x110>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a1b      	ldr	r2, [pc, #108]	; (800224c <COMP_init+0x110>)
 80021de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021e2:	6013      	str	r3, [r2, #0]
	EXTI->IMR1 |= 1 << 22;
 80021e4:	4b19      	ldr	r3, [pc, #100]	; (800224c <COMP_init+0x110>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a18      	ldr	r2, [pc, #96]	; (800224c <COMP_init+0x110>)
 80021ea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021ee:	6013      	str	r3, [r2, #0]

	EXTI->RTSR1 |= 1 << 21;
 80021f0:	4b16      	ldr	r3, [pc, #88]	; (800224c <COMP_init+0x110>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	4a15      	ldr	r2, [pc, #84]	; (800224c <COMP_init+0x110>)
 80021f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021fa:	6093      	str	r3, [r2, #8]
	EXTI->RTSR1 |= 1 << 22;
 80021fc:	4b13      	ldr	r3, [pc, #76]	; (800224c <COMP_init+0x110>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	4a12      	ldr	r2, [pc, #72]	; (800224c <COMP_init+0x110>)
 8002202:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002206:	6093      	str	r3, [r2, #8]
	EXTI->FTSR1 |= 1 << 21;
 8002208:	4b10      	ldr	r3, [pc, #64]	; (800224c <COMP_init+0x110>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	4a0f      	ldr	r2, [pc, #60]	; (800224c <COMP_init+0x110>)
 800220e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002212:	60d3      	str	r3, [r2, #12]
	EXTI->FTSR1 |= 1 << 22;
 8002214:	4b0d      	ldr	r3, [pc, #52]	; (800224c <COMP_init+0x110>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	4a0c      	ldr	r2, [pc, #48]	; (800224c <COMP_init+0x110>)
 800221a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800221e:	60d3      	str	r3, [r2, #12]

//    NVIC_SetPriority(COMP1_2_3_IRQn, 5);
//    NVIC_EnableIRQ(COMP1_2_3_IRQn);

    //Enable COMPs
    COMP1->CSR |= 0b1;
 8002220:	4b08      	ldr	r3, [pc, #32]	; (8002244 <COMP_init+0x108>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a07      	ldr	r2, [pc, #28]	; (8002244 <COMP_init+0x108>)
 8002226:	f043 0301 	orr.w	r3, r3, #1
 800222a:	6013      	str	r3, [r2, #0]
	COMP2->CSR |= 0b1;
 800222c:	4b06      	ldr	r3, [pc, #24]	; (8002248 <COMP_init+0x10c>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a05      	ldr	r2, [pc, #20]	; (8002248 <COMP_init+0x10c>)
 8002232:	f043 0301 	orr.w	r3, r3, #1
 8002236:	6013      	str	r3, [r2, #0]
}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	40010200 	.word	0x40010200
 8002248:	40010204 	.word	0x40010204
 800224c:	40010400 	.word	0x40010400

08002250 <SystemClock_Config>:

void SystemClock_Config(void) {
 8002250:	b580      	push	{r7, lr}
 8002252:	b094      	sub	sp, #80	; 0x50
 8002254:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002256:	f107 0318 	add.w	r3, r7, #24
 800225a:	2238      	movs	r2, #56	; 0x38
 800225c:	2100      	movs	r1, #0
 800225e:	4618      	mov	r0, r3
 8002260:	f002 fdb0 	bl	8004dc4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002264:	1d3b      	adds	r3, r7, #4
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	605a      	str	r2, [r3, #4]
 800226c:	609a      	str	r2, [r3, #8]
 800226e:	60da      	str	r2, [r3, #12]
 8002270:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002272:	2000      	movs	r0, #0
 8002274:	f001 fdf2 	bl	8003e5c <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002278:	2302      	movs	r3, #2
 800227a:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800227c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002280:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002282:	2340      	movs	r3, #64	; 0x40
 8002284:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002286:	2302      	movs	r3, #2
 8002288:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800228a:	2302      	movs	r3, #2
 800228c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800228e:	2301      	movs	r3, #1
 8002290:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 21;
 8002292:	2315      	movs	r3, #21
 8002294:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002296:	2302      	movs	r3, #2
 8002298:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800229a:	2302      	movs	r3, #2
 800229c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800229e:	2302      	movs	r3, #2
 80022a0:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022a2:	f107 0318 	add.w	r3, r7, #24
 80022a6:	4618      	mov	r0, r3
 80022a8:	f001 fe7c 	bl	8003fa4 <HAL_RCC_OscConfig>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <SystemClock_Config+0x66>
	{
	Error_Handler();
 80022b2:	f000 f8f7 	bl	80024a4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022b6:	230f      	movs	r3, #15
 80022b8:	607b      	str	r3, [r7, #4]
	                          |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022ba:	2303      	movs	r3, #3
 80022bc:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022c2:	2300      	movs	r3, #0
 80022c4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022c6:	2300      	movs	r3, #0
 80022c8:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80022ca:	1d3b      	adds	r3, r7, #4
 80022cc:	2104      	movs	r1, #4
 80022ce:	4618      	mov	r0, r3
 80022d0:	f002 f980 	bl	80045d4 <HAL_RCC_ClockConfig>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <SystemClock_Config+0x8e>
	{
	Error_Handler();
 80022da:	f000 f8e3 	bl	80024a4 <Error_Handler>
	}
}
 80022de:	bf00      	nop
 80022e0:	3750      	adds	r7, #80	; 0x50
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
	...

080022e8 <MX_ADC1_Init>:

void MX_ADC1_Init(void) {
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08c      	sub	sp, #48	; 0x30
 80022ec:	af00      	add	r7, sp, #0
	ADC_MultiModeTypeDef multimode = {0};
 80022ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	605a      	str	r2, [r3, #4]
 80022f8:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = {0};
 80022fa:	1d3b      	adds	r3, r7, #4
 80022fc:	2220      	movs	r2, #32
 80022fe:	2100      	movs	r1, #0
 8002300:	4618      	mov	r0, r3
 8002302:	f002 fd5f 	bl	8004dc4 <memset>

	hadc1.Instance = ADC1;
 8002306:	4b32      	ldr	r3, [pc, #200]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002308:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800230c:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800230e:	4b30      	ldr	r3, [pc, #192]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002310:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002314:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002316:	4b2e      	ldr	r3, [pc, #184]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002318:	2200      	movs	r2, #0
 800231a:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800231c:	4b2c      	ldr	r3, [pc, #176]	; (80023d0 <MX_ADC1_Init+0xe8>)
 800231e:	2200      	movs	r2, #0
 8002320:	60da      	str	r2, [r3, #12]
	hadc1.Init.GainCompensation = 0;
 8002322:	4b2b      	ldr	r3, [pc, #172]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002324:	2200      	movs	r2, #0
 8002326:	611a      	str	r2, [r3, #16]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002328:	4b29      	ldr	r3, [pc, #164]	; (80023d0 <MX_ADC1_Init+0xe8>)
 800232a:	2200      	movs	r2, #0
 800232c:	615a      	str	r2, [r3, #20]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800232e:	4b28      	ldr	r3, [pc, #160]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002330:	2204      	movs	r2, #4
 8002332:	619a      	str	r2, [r3, #24]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8002334:	4b26      	ldr	r3, [pc, #152]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002336:	2200      	movs	r2, #0
 8002338:	771a      	strb	r2, [r3, #28]
	hadc1.Init.ContinuousConvMode = DISABLE;
 800233a:	4b25      	ldr	r3, [pc, #148]	; (80023d0 <MX_ADC1_Init+0xe8>)
 800233c:	2200      	movs	r2, #0
 800233e:	775a      	strb	r2, [r3, #29]
	hadc1.Init.NbrOfConversion = 1;
 8002340:	4b23      	ldr	r3, [pc, #140]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002342:	2201      	movs	r2, #1
 8002344:	621a      	str	r2, [r3, #32]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002346:	4b22      	ldr	r3, [pc, #136]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002348:	2200      	movs	r2, #0
 800234a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800234e:	4b20      	ldr	r3, [pc, #128]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002350:	2200      	movs	r2, #0
 8002352:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002354:	4b1e      	ldr	r3, [pc, #120]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002356:	2200      	movs	r2, #0
 8002358:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800235a:	4b1d      	ldr	r3, [pc, #116]	; (80023d0 <MX_ADC1_Init+0xe8>)
 800235c:	2200      	movs	r2, #0
 800235e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002362:	4b1b      	ldr	r3, [pc, #108]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002364:	2200      	movs	r2, #0
 8002366:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc1.Init.OversamplingMode = DISABLE;
 8002368:	4b19      	ldr	r3, [pc, #100]	; (80023d0 <MX_ADC1_Init+0xe8>)
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002370:	4817      	ldr	r0, [pc, #92]	; (80023d0 <MX_ADC1_Init+0xe8>)
 8002372:	f000 fcc9 	bl	8002d08 <HAL_ADC_Init>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <MX_ADC1_Init+0x98>
	{
	Error_Handler();
 800237c:	f000 f892 	bl	80024a4 <Error_Handler>
	}

	multimode.Mode = ADC_MODE_INDEPENDENT;
 8002380:	2300      	movs	r3, #0
 8002382:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002384:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002388:	4619      	mov	r1, r3
 800238a:	4811      	ldr	r0, [pc, #68]	; (80023d0 <MX_ADC1_Init+0xe8>)
 800238c:	f001 fa5c 	bl	8003848 <HAL_ADCEx_MultiModeConfigChannel>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <MX_ADC1_Init+0xb2>
	{
	Error_Handler();
 8002396:	f000 f885 	bl	80024a4 <Error_Handler>
	}

	sConfig.Channel = ADC_CHANNEL_3;
 800239a:	4b0e      	ldr	r3, [pc, #56]	; (80023d4 <MX_ADC1_Init+0xec>)
 800239c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800239e:	2306      	movs	r3, #6
 80023a0:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80023a2:	2300      	movs	r3, #0
 80023a4:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80023a6:	237f      	movs	r3, #127	; 0x7f
 80023a8:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80023aa:	2304      	movs	r3, #4
 80023ac:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 80023ae:	2300      	movs	r3, #0
 80023b0:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023b2:	1d3b      	adds	r3, r7, #4
 80023b4:	4619      	mov	r1, r3
 80023b6:	4806      	ldr	r0, [pc, #24]	; (80023d0 <MX_ADC1_Init+0xe8>)
 80023b8:	f000 fe30 	bl	800301c <HAL_ADC_ConfigChannel>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <MX_ADC1_Init+0xde>
	{
	Error_Handler();
 80023c2:	f000 f86f 	bl	80024a4 <Error_Handler>
	}
}
 80023c6:	bf00      	nop
 80023c8:	3730      	adds	r7, #48	; 0x30
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000be8 	.word	0x20000be8
 80023d4:	0c900008 	.word	0x0c900008

080023d8 <MX_ADC2_Init>:

void MX_ADC2_Init(void) {
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80023de:	463b      	mov	r3, r7
 80023e0:	2220      	movs	r2, #32
 80023e2:	2100      	movs	r1, #0
 80023e4:	4618      	mov	r0, r3
 80023e6:	f002 fced 	bl	8004dc4 <memset>

	hadc2.Instance = ADC2;
 80023ea:	4b2b      	ldr	r3, [pc, #172]	; (8002498 <MX_ADC2_Init+0xc0>)
 80023ec:	4a2b      	ldr	r2, [pc, #172]	; (800249c <MX_ADC2_Init+0xc4>)
 80023ee:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80023f0:	4b29      	ldr	r3, [pc, #164]	; (8002498 <MX_ADC2_Init+0xc0>)
 80023f2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80023f6:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80023f8:	4b27      	ldr	r3, [pc, #156]	; (8002498 <MX_ADC2_Init+0xc0>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	609a      	str	r2, [r3, #8]
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023fe:	4b26      	ldr	r3, [pc, #152]	; (8002498 <MX_ADC2_Init+0xc0>)
 8002400:	2200      	movs	r2, #0
 8002402:	60da      	str	r2, [r3, #12]
	hadc2.Init.GainCompensation = 0;
 8002404:	4b24      	ldr	r3, [pc, #144]	; (8002498 <MX_ADC2_Init+0xc0>)
 8002406:	2200      	movs	r2, #0
 8002408:	611a      	str	r2, [r3, #16]
	hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800240a:	4b23      	ldr	r3, [pc, #140]	; (8002498 <MX_ADC2_Init+0xc0>)
 800240c:	2200      	movs	r2, #0
 800240e:	615a      	str	r2, [r3, #20]
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002410:	4b21      	ldr	r3, [pc, #132]	; (8002498 <MX_ADC2_Init+0xc0>)
 8002412:	2204      	movs	r2, #4
 8002414:	619a      	str	r2, [r3, #24]
	hadc2.Init.LowPowerAutoWait = DISABLE;
 8002416:	4b20      	ldr	r3, [pc, #128]	; (8002498 <MX_ADC2_Init+0xc0>)
 8002418:	2200      	movs	r2, #0
 800241a:	771a      	strb	r2, [r3, #28]
	hadc2.Init.ContinuousConvMode = DISABLE;
 800241c:	4b1e      	ldr	r3, [pc, #120]	; (8002498 <MX_ADC2_Init+0xc0>)
 800241e:	2200      	movs	r2, #0
 8002420:	775a      	strb	r2, [r3, #29]
	hadc2.Init.NbrOfConversion = 1;
 8002422:	4b1d      	ldr	r3, [pc, #116]	; (8002498 <MX_ADC2_Init+0xc0>)
 8002424:	2201      	movs	r2, #1
 8002426:	621a      	str	r2, [r3, #32]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002428:	4b1b      	ldr	r3, [pc, #108]	; (8002498 <MX_ADC2_Init+0xc0>)
 800242a:	2200      	movs	r2, #0
 800242c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002430:	4b19      	ldr	r3, [pc, #100]	; (8002498 <MX_ADC2_Init+0xc0>)
 8002432:	2200      	movs	r2, #0
 8002434:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002436:	4b18      	ldr	r3, [pc, #96]	; (8002498 <MX_ADC2_Init+0xc0>)
 8002438:	2200      	movs	r2, #0
 800243a:	631a      	str	r2, [r3, #48]	; 0x30
	hadc2.Init.DMAContinuousRequests = DISABLE;
 800243c:	4b16      	ldr	r3, [pc, #88]	; (8002498 <MX_ADC2_Init+0xc0>)
 800243e:	2200      	movs	r2, #0
 8002440:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002444:	4b14      	ldr	r3, [pc, #80]	; (8002498 <MX_ADC2_Init+0xc0>)
 8002446:	2200      	movs	r2, #0
 8002448:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc2.Init.OversamplingMode = DISABLE;
 800244a:	4b13      	ldr	r3, [pc, #76]	; (8002498 <MX_ADC2_Init+0xc0>)
 800244c:	2200      	movs	r2, #0
 800244e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	if(HAL_ADC_Init(&hadc2) != HAL_OK)
 8002452:	4811      	ldr	r0, [pc, #68]	; (8002498 <MX_ADC2_Init+0xc0>)
 8002454:	f000 fc58 	bl	8002d08 <HAL_ADC_Init>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_ADC2_Init+0x8a>
	{
	Error_Handler();
 800245e:	f000 f821 	bl	80024a4 <Error_Handler>
	}

	sConfig.Channel = ADC_CHANNEL_3;
 8002462:	4b0f      	ldr	r3, [pc, #60]	; (80024a0 <MX_ADC2_Init+0xc8>)
 8002464:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002466:	2306      	movs	r3, #6
 8002468:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800246a:	2300      	movs	r3, #0
 800246c:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800246e:	237f      	movs	r3, #127	; 0x7f
 8002470:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002472:	2304      	movs	r3, #4
 8002474:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8002476:	2300      	movs	r3, #0
 8002478:	617b      	str	r3, [r7, #20]
	if(HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800247a:	463b      	mov	r3, r7
 800247c:	4619      	mov	r1, r3
 800247e:	4806      	ldr	r0, [pc, #24]	; (8002498 <MX_ADC2_Init+0xc0>)
 8002480:	f000 fdcc 	bl	800301c <HAL_ADC_ConfigChannel>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <MX_ADC2_Init+0xb6>
	{
	Error_Handler();
 800248a:	f000 f80b 	bl	80024a4 <Error_Handler>
	}
}
 800248e:	bf00      	nop
 8002490:	3720      	adds	r7, #32
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20000c54 	.word	0x20000c54
 800249c:	50000100 	.word	0x50000100
 80024a0:	0c900008 	.word	0x0c900008

080024a4 <Error_Handler>:

void Error_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024a8:	b672      	cpsid	i
}
 80024aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024ac:	e7fe      	b.n	80024ac <Error_Handler+0x8>
	...

080024b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024b6:	4b0f      	ldr	r3, [pc, #60]	; (80024f4 <HAL_MspInit+0x44>)
 80024b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024ba:	4a0e      	ldr	r2, [pc, #56]	; (80024f4 <HAL_MspInit+0x44>)
 80024bc:	f043 0301 	orr.w	r3, r3, #1
 80024c0:	6613      	str	r3, [r2, #96]	; 0x60
 80024c2:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <HAL_MspInit+0x44>)
 80024c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	607b      	str	r3, [r7, #4]
 80024cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024ce:	4b09      	ldr	r3, [pc, #36]	; (80024f4 <HAL_MspInit+0x44>)
 80024d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024d2:	4a08      	ldr	r2, [pc, #32]	; (80024f4 <HAL_MspInit+0x44>)
 80024d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024d8:	6593      	str	r3, [r2, #88]	; 0x58
 80024da:	4b06      	ldr	r3, [pc, #24]	; (80024f4 <HAL_MspInit+0x44>)
 80024dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024e2:	603b      	str	r3, [r7, #0]
 80024e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	40021000 	.word	0x40021000

080024f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b09c      	sub	sp, #112	; 0x70
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002500:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	605a      	str	r2, [r3, #4]
 800250a:	609a      	str	r2, [r3, #8]
 800250c:	60da      	str	r2, [r3, #12]
 800250e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002510:	f107 0318 	add.w	r3, r7, #24
 8002514:	2244      	movs	r2, #68	; 0x44
 8002516:	2100      	movs	r1, #0
 8002518:	4618      	mov	r0, r3
 800251a:	f002 fc53 	bl	8004dc4 <memset>
  if(hadc->Instance==ADC1)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002526:	d13e      	bne.n	80025a6 <HAL_ADC_MspInit+0xae>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002528:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800252c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800252e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002532:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002534:	f107 0318 	add.w	r3, r7, #24
 8002538:	4618      	mov	r0, r3
 800253a:	f002 fa2f 	bl	800499c <HAL_RCCEx_PeriphCLKConfig>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002544:	f7ff ffae 	bl	80024a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002548:	4b3a      	ldr	r3, [pc, #232]	; (8002634 <HAL_ADC_MspInit+0x13c>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	3301      	adds	r3, #1
 800254e:	4a39      	ldr	r2, [pc, #228]	; (8002634 <HAL_ADC_MspInit+0x13c>)
 8002550:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002552:	4b38      	ldr	r3, [pc, #224]	; (8002634 <HAL_ADC_MspInit+0x13c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d10b      	bne.n	8002572 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800255a:	4b37      	ldr	r3, [pc, #220]	; (8002638 <HAL_ADC_MspInit+0x140>)
 800255c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800255e:	4a36      	ldr	r2, [pc, #216]	; (8002638 <HAL_ADC_MspInit+0x140>)
 8002560:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002564:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002566:	4b34      	ldr	r3, [pc, #208]	; (8002638 <HAL_ADC_MspInit+0x140>)
 8002568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800256a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800256e:	617b      	str	r3, [r7, #20]
 8002570:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002572:	4b31      	ldr	r3, [pc, #196]	; (8002638 <HAL_ADC_MspInit+0x140>)
 8002574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002576:	4a30      	ldr	r2, [pc, #192]	; (8002638 <HAL_ADC_MspInit+0x140>)
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800257e:	4b2e      	ldr	r3, [pc, #184]	; (8002638 <HAL_ADC_MspInit+0x140>)
 8002580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	613b      	str	r3, [r7, #16]
 8002588:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800258a:	2304      	movs	r3, #4
 800258c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800258e:	2303      	movs	r3, #3
 8002590:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002592:	2300      	movs	r3, #0
 8002594:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002596:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800259a:	4619      	mov	r1, r3
 800259c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025a0:	f001 fada 	bl	8003b58 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80025a4:	e042      	b.n	800262c <HAL_ADC_MspInit+0x134>
  else if(hadc->Instance==ADC2)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a24      	ldr	r2, [pc, #144]	; (800263c <HAL_ADC_MspInit+0x144>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d13d      	bne.n	800262c <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80025b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80025b6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80025ba:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025bc:	f107 0318 	add.w	r3, r7, #24
 80025c0:	4618      	mov	r0, r3
 80025c2:	f002 f9eb 	bl	800499c <HAL_RCCEx_PeriphCLKConfig>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <HAL_ADC_MspInit+0xd8>
      Error_Handler();
 80025cc:	f7ff ff6a 	bl	80024a4 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80025d0:	4b18      	ldr	r3, [pc, #96]	; (8002634 <HAL_ADC_MspInit+0x13c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	3301      	adds	r3, #1
 80025d6:	4a17      	ldr	r2, [pc, #92]	; (8002634 <HAL_ADC_MspInit+0x13c>)
 80025d8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80025da:	4b16      	ldr	r3, [pc, #88]	; (8002634 <HAL_ADC_MspInit+0x13c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d10b      	bne.n	80025fa <HAL_ADC_MspInit+0x102>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80025e2:	4b15      	ldr	r3, [pc, #84]	; (8002638 <HAL_ADC_MspInit+0x140>)
 80025e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e6:	4a14      	ldr	r2, [pc, #80]	; (8002638 <HAL_ADC_MspInit+0x140>)
 80025e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80025ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025ee:	4b12      	ldr	r3, [pc, #72]	; (8002638 <HAL_ADC_MspInit+0x140>)
 80025f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025f6:	60fb      	str	r3, [r7, #12]
 80025f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fa:	4b0f      	ldr	r3, [pc, #60]	; (8002638 <HAL_ADC_MspInit+0x140>)
 80025fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025fe:	4a0e      	ldr	r2, [pc, #56]	; (8002638 <HAL_ADC_MspInit+0x140>)
 8002600:	f043 0301 	orr.w	r3, r3, #1
 8002604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002606:	4b0c      	ldr	r3, [pc, #48]	; (8002638 <HAL_ADC_MspInit+0x140>)
 8002608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	60bb      	str	r3, [r7, #8]
 8002610:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002612:	2340      	movs	r3, #64	; 0x40
 8002614:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002616:	2303      	movs	r3, #3
 8002618:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261a:	2300      	movs	r3, #0
 800261c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800261e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002622:	4619      	mov	r1, r3
 8002624:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002628:	f001 fa96 	bl	8003b58 <HAL_GPIO_Init>
}
 800262c:	bf00      	nop
 800262e:	3770      	adds	r7, #112	; 0x70
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	20000cc0 	.word	0x20000cc0
 8002638:	40021000 	.word	0x40021000
 800263c:	50000100 	.word	0x50000100

08002640 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002644:	e7fe      	b.n	8002644 <NMI_Handler+0x4>

08002646 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002646:	b480      	push	{r7}
 8002648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800264a:	e7fe      	b.n	800264a <HardFault_Handler+0x4>

0800264c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002650:	e7fe      	b.n	8002650 <MemManage_Handler+0x4>

08002652 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002652:	b480      	push	{r7}
 8002654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002656:	e7fe      	b.n	8002656 <BusFault_Handler+0x4>

08002658 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800265c:	e7fe      	b.n	800265c <UsageFault_Handler+0x4>

0800265e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800265e:	b480      	push	{r7}
 8002660:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002662:	bf00      	nop
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800267a:	b480      	push	{r7}
 800267c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800268c:	f000 f944 	bl	8002918 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002690:	bf00      	nop
 8002692:	bd80      	pop	{r7, pc}

08002694 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002698:	4b06      	ldr	r3, [pc, #24]	; (80026b4 <SystemInit+0x20>)
 800269a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800269e:	4a05      	ldr	r2, [pc, #20]	; (80026b4 <SystemInit+0x20>)
 80026a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	e000ed00 	.word	0xe000ed00

080026b8 <TIM4_IRQHandler>:
#define B6	B5 * 2

static float music_tones[] = {D5, F5, D5, C5, A4, 0, A4};
static float music_delays[] = {600, 600, 600, 600, 1000, 200, 400, 0};

void TIM4_IRQHandler(void) {
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
	static uint8_t phase = 1;
	if(TIM4->SR & 0x1){
 80026bc:	4b0e      	ldr	r3, [pc, #56]	; (80026f8 <TIM4_IRQHandler+0x40>)
 80026be:	691b      	ldr	r3, [r3, #16]
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d015      	beq.n	80026f4 <TIM4_IRQHandler+0x3c>
		TIM4->SR &= ~(0x1);
 80026c8:	4b0b      	ldr	r3, [pc, #44]	; (80026f8 <TIM4_IRQHandler+0x40>)
 80026ca:	691b      	ldr	r3, [r3, #16]
 80026cc:	4a0a      	ldr	r2, [pc, #40]	; (80026f8 <TIM4_IRQHandler+0x40>)
 80026ce:	f023 0301 	bic.w	r3, r3, #1
 80026d2:	6113      	str	r3, [r2, #16]
		BLDC_phase(phase + 1, TONE_POWER);
 80026d4:	4b09      	ldr	r3, [pc, #36]	; (80026fc <TIM4_IRQHandler+0x44>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	3301      	adds	r3, #1
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8002700 <TIM4_IRQHandler+0x48>
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7fe fd4f 	bl	8001184 <BLDC_phase>
//		setPhaseVoltage(0.15, phase*90);
		phase ^= 1;
 80026e6:	4b05      	ldr	r3, [pc, #20]	; (80026fc <TIM4_IRQHandler+0x44>)
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	f083 0301 	eor.w	r3, r3, #1
 80026ee:	b2da      	uxtb	r2, r3
 80026f0:	4b02      	ldr	r3, [pc, #8]	; (80026fc <TIM4_IRQHandler+0x44>)
 80026f2:	701a      	strb	r2, [r3, #0]
	}
}
 80026f4:	bf00      	nop
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	40000800 	.word	0x40000800
 80026fc:	20000b88 	.word	0x20000b88
 8002700:	3d4ccccd 	.word	0x3d4ccccd

08002704 <play_tone>:

void play_tone(float tone) {
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	ed87 0a01 	vstr	s0, [r7, #4]
	motor_on();
 800270e:	f7fe ff0b 	bl	8001528 <motor_on>
	TIM4_on();
 8002712:	f7ff f9fd 	bl	8001b10 <TIM4_on>
	TIM4_update_freq(tone*2);
 8002716:	edd7 7a01 	vldr	s15, [r7, #4]
 800271a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800271e:	eeb0 0a67 	vmov.f32	s0, s15
 8002722:	f000 f857 	bl	80027d4 <TIM4_update_freq>
}
 8002726:	bf00      	nop
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <play_music>:

void play_music() {
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8002736:	2300      	movs	r3, #0
 8002738:	80fb      	strh	r3, [r7, #6]
	motor_on();
 800273a:	f7fe fef5 	bl	8001528 <motor_on>
	TIM4_on();
 800273e:	f7ff f9e7 	bl	8001b10 <TIM4_on>
	do {
		if(music_tones[i] < 0.5) {
 8002742:	88fb      	ldrh	r3, [r7, #6]
 8002744:	4a1d      	ldr	r2, [pc, #116]	; (80027bc <play_music+0x8c>)
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	edd3 7a00 	vldr	s15, [r3]
 800274e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002752:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275a:	d502      	bpl.n	8002762 <play_music+0x32>
			tone_off();
 800275c:	f000 f832 	bl	80027c4 <tone_off>
 8002760:	e009      	b.n	8002776 <play_music+0x46>
		} else {
			play_tone(music_tones[i]);
 8002762:	88fb      	ldrh	r3, [r7, #6]
 8002764:	4a15      	ldr	r2, [pc, #84]	; (80027bc <play_music+0x8c>)
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	4413      	add	r3, r2
 800276a:	edd3 7a00 	vldr	s15, [r3]
 800276e:	eeb0 0a67 	vmov.f32	s0, s15
 8002772:	f7ff ffc7 	bl	8002704 <play_tone>
		}
		delay_ms(music_delays[i]);
 8002776:	88fb      	ldrh	r3, [r7, #6]
 8002778:	4a11      	ldr	r2, [pc, #68]	; (80027c0 <play_music+0x90>)
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4413      	add	r3, r2
 800277e:	edd3 7a00 	vldr	s15, [r3]
 8002782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002786:	ee17 3a90 	vmov	r3, s15
 800278a:	b29b      	uxth	r3, r3
 800278c:	4618      	mov	r0, r3
 800278e:	f7ff fc27 	bl	8001fe0 <delay_ms>
		i++;
 8002792:	88fb      	ldrh	r3, [r7, #6]
 8002794:	3301      	adds	r3, #1
 8002796:	80fb      	strh	r3, [r7, #6]
	}while(music_delays[i] != 0);
 8002798:	88fb      	ldrh	r3, [r7, #6]
 800279a:	4a09      	ldr	r2, [pc, #36]	; (80027c0 <play_music+0x90>)
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4413      	add	r3, r2
 80027a0:	edd3 7a00 	vldr	s15, [r3]
 80027a4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80027a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ac:	d1c9      	bne.n	8002742 <play_music+0x12>
	tone_off();
 80027ae:	f000 f809 	bl	80027c4 <tone_off>
}
 80027b2:	bf00      	nop
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	20000b4c 	.word	0x20000b4c
 80027c0:	20000b68 	.word	0x20000b68

080027c4 <tone_off>:

void tone_off() {
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
	TIM4_off();
 80027c8:	f7ff f9b2 	bl	8001b30 <TIM4_off>
	motor_off();
 80027cc:	f7fe fec8 	bl	8001560 <motor_off>
}
 80027d0:	bf00      	nop
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <TIM4_update_freq>:

void TIM4_update_freq(float freq) {
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	ed87 0a01 	vstr	s0, [r7, #4]
//	uint32_t flag = TIM4->CR1 & 0b10;
//	TIM4->CR1 &= ~(1 << 1);

    float f = (float)(SYSCLK_FREQ/100) / freq;
 80027de:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002818 <TIM4_update_freq+0x44>
 80027e2:	ed97 7a01 	vldr	s14, [r7, #4]
 80027e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027ea:	edc7 7a03 	vstr	s15, [r7, #12]
    // TIM4->ARR |= ((uint32_t)f & 0x000FFFFF);
    TIM4->ARR = (uint32_t)f;
 80027ee:	4b0b      	ldr	r3, [pc, #44]	; (800281c <TIM4_update_freq+0x48>)
 80027f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80027f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027f8:	ee17 2a90 	vmov	r2, s15
 80027fc:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM4->PSC = 100 - 1;
 80027fe:	4b07      	ldr	r3, [pc, #28]	; (800281c <TIM4_update_freq+0x48>)
 8002800:	2263      	movs	r2, #99	; 0x63
 8002802:	629a      	str	r2, [r3, #40]	; 0x28

    TIM4->CNT = 0;
 8002804:	4b05      	ldr	r3, [pc, #20]	; (800281c <TIM4_update_freq+0x48>)
 8002806:	2200      	movs	r2, #0
 8002808:	625a      	str	r2, [r3, #36]	; 0x24

//    TIM4->CR1 |= flag << 1;
}
 800280a:	bf00      	nop
 800280c:	3714      	adds	r7, #20
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	49cf8500 	.word	0x49cf8500
 800281c:	40000800 	.word	0x40000800

08002820 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002820:	480d      	ldr	r0, [pc, #52]	; (8002858 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002822:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002824:	480d      	ldr	r0, [pc, #52]	; (800285c <LoopForever+0x6>)
  ldr r1, =_edata
 8002826:	490e      	ldr	r1, [pc, #56]	; (8002860 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002828:	4a0e      	ldr	r2, [pc, #56]	; (8002864 <LoopForever+0xe>)
  movs r3, #0
 800282a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800282c:	e002      	b.n	8002834 <LoopCopyDataInit>

0800282e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800282e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002832:	3304      	adds	r3, #4

08002834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002838:	d3f9      	bcc.n	800282e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800283a:	4a0b      	ldr	r2, [pc, #44]	; (8002868 <LoopForever+0x12>)
  ldr r4, =_ebss
 800283c:	4c0b      	ldr	r4, [pc, #44]	; (800286c <LoopForever+0x16>)
  movs r3, #0
 800283e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002840:	e001      	b.n	8002846 <LoopFillZerobss>

08002842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002844:	3204      	adds	r2, #4

08002846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002848:	d3fb      	bcc.n	8002842 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800284a:	f7ff ff23 	bl	8002694 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800284e:	f002 fa95 	bl	8004d7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002852:	f7fe ffe5 	bl	8001820 <main>

08002856 <LoopForever>:

LoopForever:
    b LoopForever
 8002856:	e7fe      	b.n	8002856 <LoopForever>
  ldr   r0, =_estack
 8002858:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800285c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002860:	20000b94 	.word	0x20000b94
  ldr r2, =_sidata
 8002864:	08004e04 	.word	0x08004e04
  ldr r2, =_sbss
 8002868:	20000b94 	.word	0x20000b94
  ldr r4, =_ebss
 800286c:	20000cc8 	.word	0x20000cc8

08002870 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002870:	e7fe      	b.n	8002870 <ADC1_2_IRQHandler>

08002872 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b082      	sub	sp, #8
 8002876:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002878:	2300      	movs	r3, #0
 800287a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800287c:	2003      	movs	r0, #3
 800287e:	f001 f939 	bl	8003af4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002882:	200f      	movs	r0, #15
 8002884:	f000 f80e 	bl	80028a4 <HAL_InitTick>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d002      	beq.n	8002894 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	71fb      	strb	r3, [r7, #7]
 8002892:	e001      	b.n	8002898 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002894:	f7ff fe0c 	bl	80024b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002898:	79fb      	ldrb	r3, [r7, #7]

}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
	...

080028a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80028ac:	2300      	movs	r3, #0
 80028ae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80028b0:	4b16      	ldr	r3, [pc, #88]	; (800290c <HAL_InitTick+0x68>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d022      	beq.n	80028fe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80028b8:	4b15      	ldr	r3, [pc, #84]	; (8002910 <HAL_InitTick+0x6c>)
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	4b13      	ldr	r3, [pc, #76]	; (800290c <HAL_InitTick+0x68>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80028c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80028c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028cc:	4618      	mov	r0, r3
 80028ce:	f001 f936 	bl	8003b3e <HAL_SYSTICK_Config>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d10f      	bne.n	80028f8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b0f      	cmp	r3, #15
 80028dc:	d809      	bhi.n	80028f2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028de:	2200      	movs	r2, #0
 80028e0:	6879      	ldr	r1, [r7, #4]
 80028e2:	f04f 30ff 	mov.w	r0, #4294967295
 80028e6:	f001 f910 	bl	8003b0a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028ea:	4a0a      	ldr	r2, [pc, #40]	; (8002914 <HAL_InitTick+0x70>)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6013      	str	r3, [r2, #0]
 80028f0:	e007      	b.n	8002902 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	73fb      	strb	r3, [r7, #15]
 80028f6:	e004      	b.n	8002902 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	73fb      	strb	r3, [r7, #15]
 80028fc:	e001      	b.n	8002902 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002902:	7bfb      	ldrb	r3, [r7, #15]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3710      	adds	r7, #16
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	20000b90 	.word	0x20000b90
 8002910:	20000b48 	.word	0x20000b48
 8002914:	20000b8c 	.word	0x20000b8c

08002918 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800291c:	4b05      	ldr	r3, [pc, #20]	; (8002934 <HAL_IncTick+0x1c>)
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <HAL_IncTick+0x20>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4413      	add	r3, r2
 8002926:	4a03      	ldr	r2, [pc, #12]	; (8002934 <HAL_IncTick+0x1c>)
 8002928:	6013      	str	r3, [r2, #0]
}
 800292a:	bf00      	nop
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	20000cc4 	.word	0x20000cc4
 8002938:	20000b90 	.word	0x20000b90

0800293c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  return uwTick;
 8002940:	4b03      	ldr	r3, [pc, #12]	; (8002950 <HAL_GetTick+0x14>)
 8002942:	681b      	ldr	r3, [r3, #0]
}
 8002944:	4618      	mov	r0, r3
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	20000cc4 	.word	0x20000cc4

08002954 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	431a      	orrs	r2, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	609a      	str	r2, [r3, #8]
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr

0800297a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800297a:	b480      	push	{r7}
 800297c:	b083      	sub	sp, #12
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
 8002982:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	431a      	orrs	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	609a      	str	r2, [r3, #8]
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80029bc:	b480      	push	{r7}
 80029be:	b087      	sub	sp, #28
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
 80029c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	3360      	adds	r3, #96	; 0x60
 80029ce:	461a      	mov	r2, r3
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4413      	add	r3, r2
 80029d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	4b08      	ldr	r3, [pc, #32]	; (8002a00 <LL_ADC_SetOffset+0x44>)
 80029de:	4013      	ands	r3, r2
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	4313      	orrs	r3, r2
 80029ec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80029f4:	bf00      	nop
 80029f6:	371c      	adds	r7, #28
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	03fff000 	.word	0x03fff000

08002a04 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	3360      	adds	r3, #96	; 0x60
 8002a12:	461a      	mov	r2, r3
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	4413      	add	r3, r2
 8002a1a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3714      	adds	r7, #20
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b087      	sub	sp, #28
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	3360      	adds	r3, #96	; 0x60
 8002a40:	461a      	mov	r2, r3
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	431a      	orrs	r2, r3
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002a5a:	bf00      	nop
 8002a5c:	371c      	adds	r7, #28
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b087      	sub	sp, #28
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	60f8      	str	r0, [r7, #12]
 8002a6e:	60b9      	str	r1, [r7, #8]
 8002a70:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	3360      	adds	r3, #96	; 0x60
 8002a76:	461a      	mov	r2, r3
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	4413      	add	r3, r2
 8002a7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002a90:	bf00      	nop
 8002a92:	371c      	adds	r7, #28
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b087      	sub	sp, #28
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	3360      	adds	r3, #96	; 0x60
 8002aac:	461a      	mov	r2, r3
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4413      	add	r3, r2
 8002ab4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	431a      	orrs	r2, r3
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002ac6:	bf00      	nop
 8002ac8:	371c      	adds	r7, #28
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
 8002ada:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	695b      	ldr	r3, [r3, #20]
 8002ae0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	615a      	str	r2, [r3, #20]
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b087      	sub	sp, #28
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	3330      	adds	r3, #48	; 0x30
 8002b08:	461a      	mov	r2, r3
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	0a1b      	lsrs	r3, r3, #8
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	f003 030c 	and.w	r3, r3, #12
 8002b14:	4413      	add	r3, r2
 8002b16:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f003 031f 	and.w	r3, r3, #31
 8002b22:	211f      	movs	r1, #31
 8002b24:	fa01 f303 	lsl.w	r3, r1, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	401a      	ands	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	0e9b      	lsrs	r3, r3, #26
 8002b30:	f003 011f 	and.w	r1, r3, #31
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	f003 031f 	and.w	r3, r3, #31
 8002b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002b44:	bf00      	nop
 8002b46:	371c      	adds	r7, #28
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b087      	sub	sp, #28
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	3314      	adds	r3, #20
 8002b60:	461a      	mov	r2, r3
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	0e5b      	lsrs	r3, r3, #25
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	4413      	add	r3, r2
 8002b6e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	0d1b      	lsrs	r3, r3, #20
 8002b78:	f003 031f 	and.w	r3, r3, #31
 8002b7c:	2107      	movs	r1, #7
 8002b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b82:	43db      	mvns	r3, r3
 8002b84:	401a      	ands	r2, r3
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	0d1b      	lsrs	r3, r3, #20
 8002b8a:	f003 031f 	and.w	r3, r3, #31
 8002b8e:	6879      	ldr	r1, [r7, #4]
 8002b90:	fa01 f303 	lsl.w	r3, r1, r3
 8002b94:	431a      	orrs	r2, r3
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b9a:	bf00      	nop
 8002b9c:	371c      	adds	r7, #28
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
	...

08002ba8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	4a0f      	ldr	r2, [pc, #60]	; (8002bf4 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d10a      	bne.n	8002bd2 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bc8:	431a      	orrs	r2, r3
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002bd0:	e00a      	b.n	8002be8 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bde:	43db      	mvns	r3, r3
 8002be0:	401a      	ands	r2, r3
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002be8:	bf00      	nop
 8002bea:	3714      	adds	r7, #20
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	407f0000 	.word	0x407f0000

08002bf8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002c08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	6093      	str	r3, [r2, #8]
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c30:	d101      	bne.n	8002c36 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c32:	2301      	movs	r3, #1
 8002c34:	e000      	b.n	8002c38 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002c54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c58:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002c80:	d101      	bne.n	8002c86 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c82:	2301      	movs	r3, #1
 8002c84:	e000      	b.n	8002c88 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	f003 0301 	and.w	r3, r3, #1
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d101      	bne.n	8002cac <LL_ADC_IsEnabled+0x18>
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e000      	b.n	8002cae <LL_ADC_IsEnabled+0x1a>
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr

08002cba <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002cba:	b480      	push	{r7}
 8002cbc:	b083      	sub	sp, #12
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f003 0304 	and.w	r3, r3, #4
 8002cca:	2b04      	cmp	r3, #4
 8002ccc:	d101      	bne.n	8002cd2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e000      	b.n	8002cd4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	d101      	bne.n	8002cf8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e000      	b.n	8002cfa <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
	...

08002d08 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d08:	b590      	push	{r4, r7, lr}
 8002d0a:	b089      	sub	sp, #36	; 0x24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d10:	2300      	movs	r3, #0
 8002d12:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002d14:	2300      	movs	r3, #0
 8002d16:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d101      	bne.n	8002d22 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e177      	b.n	8003012 <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d109      	bne.n	8002d44 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f7ff fbe1 	bl	80024f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7ff ff67 	bl	8002c1c <LL_ADC_IsDeepPowerDownEnabled>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d004      	beq.n	8002d5e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff ff4d 	bl	8002bf8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7ff ff82 	bl	8002c6c <LL_ADC_IsInternalRegulatorEnabled>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d115      	bne.n	8002d9a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff ff66 	bl	8002c44 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d78:	4b9c      	ldr	r3, [pc, #624]	; (8002fec <HAL_ADC_Init+0x2e4>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	099b      	lsrs	r3, r3, #6
 8002d7e:	4a9c      	ldr	r2, [pc, #624]	; (8002ff0 <HAL_ADC_Init+0x2e8>)
 8002d80:	fba2 2303 	umull	r2, r3, r2, r3
 8002d84:	099b      	lsrs	r3, r3, #6
 8002d86:	3301      	adds	r3, #1
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d8c:	e002      	b.n	8002d94 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	3b01      	subs	r3, #1
 8002d92:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1f9      	bne.n	8002d8e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7ff ff64 	bl	8002c6c <LL_ADC_IsInternalRegulatorEnabled>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d10d      	bne.n	8002dc6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dae:	f043 0210 	orr.w	r2, r3, #16
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dba:	f043 0201 	orr.w	r2, r3, #1
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff ff75 	bl	8002cba <LL_ADC_REG_IsConversionOngoing>
 8002dd0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dd6:	f003 0310 	and.w	r3, r3, #16
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	f040 8110 	bne.w	8003000 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	f040 810c 	bne.w	8003000 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dec:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002df0:	f043 0202 	orr.w	r2, r3, #2
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff ff49 	bl	8002c94 <LL_ADC_IsEnabled>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d111      	bne.n	8002e2c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e08:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002e0c:	f7ff ff42 	bl	8002c94 <LL_ADC_IsEnabled>
 8002e10:	4604      	mov	r4, r0
 8002e12:	4878      	ldr	r0, [pc, #480]	; (8002ff4 <HAL_ADC_Init+0x2ec>)
 8002e14:	f7ff ff3e 	bl	8002c94 <LL_ADC_IsEnabled>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	4323      	orrs	r3, r4
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d105      	bne.n	8002e2c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	4619      	mov	r1, r3
 8002e26:	4874      	ldr	r0, [pc, #464]	; (8002ff8 <HAL_ADC_Init+0x2f0>)
 8002e28:	f7ff fd94 	bl	8002954 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	7f5b      	ldrb	r3, [r3, #29]
 8002e30:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e36:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002e3c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002e42:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e4a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d106      	bne.n	8002e68 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	045b      	lsls	r3, r3, #17
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d009      	beq.n	8002e84 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e74:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	68da      	ldr	r2, [r3, #12]
 8002e8a:	4b5c      	ldr	r3, [pc, #368]	; (8002ffc <HAL_ADC_Init+0x2f4>)
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	69b9      	ldr	r1, [r7, #24]
 8002e94:	430b      	orrs	r3, r1
 8002e96:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff ff01 	bl	8002cba <LL_ADC_REG_IsConversionOngoing>
 8002eb8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff ff0e 	bl	8002ce0 <LL_ADC_INJ_IsConversionOngoing>
 8002ec4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d16d      	bne.n	8002fa8 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d16a      	bne.n	8002fa8 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ed6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002ede:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002eee:	f023 0302 	bic.w	r3, r3, #2
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6812      	ldr	r2, [r2, #0]
 8002ef6:	69b9      	ldr	r1, [r7, #24]
 8002ef8:	430b      	orrs	r3, r1
 8002efa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d017      	beq.n	8002f34 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	691a      	ldr	r2, [r3, #16]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002f12:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002f1c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002f20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	6911      	ldr	r1, [r2, #16]
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6812      	ldr	r2, [r2, #0]
 8002f2c:	430b      	orrs	r3, r1
 8002f2e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002f32:	e013      	b.n	8002f5c <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	691a      	ldr	r2, [r3, #16]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002f42:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	6812      	ldr	r2, [r2, #0]
 8002f50:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002f54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002f58:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d118      	bne.n	8002f98 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002f70:	f023 0304 	bic.w	r3, r3, #4
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002f7c:	4311      	orrs	r1, r2
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002f82:	4311      	orrs	r1, r2
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f042 0201 	orr.w	r2, r2, #1
 8002f94:	611a      	str	r2, [r3, #16]
 8002f96:	e007      	b.n	8002fa8 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	691a      	ldr	r2, [r3, #16]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0201 	bic.w	r2, r2, #1
 8002fa6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	695b      	ldr	r3, [r3, #20]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d10c      	bne.n	8002fca <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	f023 010f 	bic.w	r1, r3, #15
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a1b      	ldr	r3, [r3, #32]
 8002fbe:	1e5a      	subs	r2, r3, #1
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	631a      	str	r2, [r3, #48]	; 0x30
 8002fc8:	e007      	b.n	8002fda <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 020f 	bic.w	r2, r2, #15
 8002fd8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fde:	f023 0303 	bic.w	r3, r3, #3
 8002fe2:	f043 0201 	orr.w	r2, r3, #1
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fea:	e011      	b.n	8003010 <HAL_ADC_Init+0x308>
 8002fec:	20000b48 	.word	0x20000b48
 8002ff0:	053e2d63 	.word	0x053e2d63
 8002ff4:	50000100 	.word	0x50000100
 8002ff8:	50000300 	.word	0x50000300
 8002ffc:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003004:	f043 0210 	orr.w	r2, r3, #16
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003010:	7ffb      	ldrb	r3, [r7, #31]
}
 8003012:	4618      	mov	r0, r3
 8003014:	3724      	adds	r7, #36	; 0x24
 8003016:	46bd      	mov	sp, r7
 8003018:	bd90      	pop	{r4, r7, pc}
 800301a:	bf00      	nop

0800301c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b0b6      	sub	sp, #216	; 0xd8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003026:	2300      	movs	r3, #0
 8003028:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800302c:	2300      	movs	r3, #0
 800302e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003036:	2b01      	cmp	r3, #1
 8003038:	d101      	bne.n	800303e <HAL_ADC_ConfigChannel+0x22>
 800303a:	2302      	movs	r3, #2
 800303c:	e3c8      	b.n	80037d0 <HAL_ADC_ConfigChannel+0x7b4>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2201      	movs	r2, #1
 8003042:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f7ff fe35 	bl	8002cba <LL_ADC_REG_IsConversionOngoing>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	f040 83ad 	bne.w	80037b2 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6818      	ldr	r0, [r3, #0]
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	6859      	ldr	r1, [r3, #4]
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	461a      	mov	r2, r3
 8003066:	f7ff fd47 	bl	8002af8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4618      	mov	r0, r3
 8003070:	f7ff fe23 	bl	8002cba <LL_ADC_REG_IsConversionOngoing>
 8003074:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff fe2f 	bl	8002ce0 <LL_ADC_INJ_IsConversionOngoing>
 8003082:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003086:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800308a:	2b00      	cmp	r3, #0
 800308c:	f040 81d9 	bne.w	8003442 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003090:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003094:	2b00      	cmp	r3, #0
 8003096:	f040 81d4 	bne.w	8003442 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80030a2:	d10f      	bne.n	80030c4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6818      	ldr	r0, [r3, #0]
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2200      	movs	r2, #0
 80030ae:	4619      	mov	r1, r3
 80030b0:	f7ff fd4e 	bl	8002b50 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80030bc:	4618      	mov	r0, r3
 80030be:	f7ff fd08 	bl	8002ad2 <LL_ADC_SetSamplingTimeCommonConfig>
 80030c2:	e00e      	b.n	80030e2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6818      	ldr	r0, [r3, #0]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	6819      	ldr	r1, [r3, #0]
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	461a      	mov	r2, r3
 80030d2:	f7ff fd3d 	bl	8002b50 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2100      	movs	r1, #0
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff fcf8 	bl	8002ad2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	695a      	ldr	r2, [r3, #20]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	08db      	lsrs	r3, r3, #3
 80030ee:	f003 0303 	and.w	r3, r3, #3
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	fa02 f303 	lsl.w	r3, r2, r3
 80030f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	691b      	ldr	r3, [r3, #16]
 8003100:	2b04      	cmp	r3, #4
 8003102:	d022      	beq.n	800314a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6818      	ldr	r0, [r3, #0]
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	6919      	ldr	r1, [r3, #16]
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003114:	f7ff fc52 	bl	80029bc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6818      	ldr	r0, [r3, #0]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	6919      	ldr	r1, [r3, #16]
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	461a      	mov	r2, r3
 8003126:	f7ff fc9e 	bl	8002a66 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6919      	ldr	r1, [r3, #16]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	7f1b      	ldrb	r3, [r3, #28]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d102      	bne.n	8003140 <HAL_ADC_ConfigChannel+0x124>
 800313a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800313e:	e000      	b.n	8003142 <HAL_ADC_ConfigChannel+0x126>
 8003140:	2300      	movs	r3, #0
 8003142:	461a      	mov	r2, r3
 8003144:	f7ff fcaa 	bl	8002a9c <LL_ADC_SetOffsetSaturation>
 8003148:	e17b      	b.n	8003442 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2100      	movs	r1, #0
 8003150:	4618      	mov	r0, r3
 8003152:	f7ff fc57 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 8003156:	4603      	mov	r3, r0
 8003158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800315c:	2b00      	cmp	r3, #0
 800315e:	d10a      	bne.n	8003176 <HAL_ADC_ConfigChannel+0x15a>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2100      	movs	r1, #0
 8003166:	4618      	mov	r0, r3
 8003168:	f7ff fc4c 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 800316c:	4603      	mov	r3, r0
 800316e:	0e9b      	lsrs	r3, r3, #26
 8003170:	f003 021f 	and.w	r2, r3, #31
 8003174:	e01e      	b.n	80031b4 <HAL_ADC_ConfigChannel+0x198>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2100      	movs	r1, #0
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff fc41 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 8003182:	4603      	mov	r3, r0
 8003184:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003188:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800318c:	fa93 f3a3 	rbit	r3, r3
 8003190:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003194:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003198:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800319c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d101      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80031a4:	2320      	movs	r3, #32
 80031a6:	e004      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80031a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80031ac:	fab3 f383 	clz	r3, r3
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d105      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x1b0>
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	0e9b      	lsrs	r3, r3, #26
 80031c6:	f003 031f 	and.w	r3, r3, #31
 80031ca:	e018      	b.n	80031fe <HAL_ADC_ConfigChannel+0x1e2>
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80031d8:	fa93 f3a3 	rbit	r3, r3
 80031dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80031e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80031e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80031e8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d101      	bne.n	80031f4 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80031f0:	2320      	movs	r3, #32
 80031f2:	e004      	b.n	80031fe <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80031f4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80031f8:	fab3 f383 	clz	r3, r3
 80031fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031fe:	429a      	cmp	r2, r3
 8003200:	d106      	bne.n	8003210 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2200      	movs	r2, #0
 8003208:	2100      	movs	r1, #0
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff fc10 	bl	8002a30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2101      	movs	r1, #1
 8003216:	4618      	mov	r0, r3
 8003218:	f7ff fbf4 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 800321c:	4603      	mov	r3, r0
 800321e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003222:	2b00      	cmp	r3, #0
 8003224:	d10a      	bne.n	800323c <HAL_ADC_ConfigChannel+0x220>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2101      	movs	r1, #1
 800322c:	4618      	mov	r0, r3
 800322e:	f7ff fbe9 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 8003232:	4603      	mov	r3, r0
 8003234:	0e9b      	lsrs	r3, r3, #26
 8003236:	f003 021f 	and.w	r2, r3, #31
 800323a:	e01e      	b.n	800327a <HAL_ADC_ConfigChannel+0x25e>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2101      	movs	r1, #1
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff fbde 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 8003248:	4603      	mov	r3, r0
 800324a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003252:	fa93 f3a3 	rbit	r3, r3
 8003256:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800325a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800325e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003262:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800326a:	2320      	movs	r3, #32
 800326c:	e004      	b.n	8003278 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800326e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003272:	fab3 f383 	clz	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003282:	2b00      	cmp	r3, #0
 8003284:	d105      	bne.n	8003292 <HAL_ADC_ConfigChannel+0x276>
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	0e9b      	lsrs	r3, r3, #26
 800328c:	f003 031f 	and.w	r3, r3, #31
 8003290:	e018      	b.n	80032c4 <HAL_ADC_ConfigChannel+0x2a8>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800329e:	fa93 f3a3 	rbit	r3, r3
 80032a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80032a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80032aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80032ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80032b6:	2320      	movs	r3, #32
 80032b8:	e004      	b.n	80032c4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80032ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80032be:	fab3 f383 	clz	r3, r3
 80032c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d106      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2200      	movs	r2, #0
 80032ce:	2101      	movs	r1, #1
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff fbad 	bl	8002a30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2102      	movs	r1, #2
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff fb91 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 80032e2:	4603      	mov	r3, r0
 80032e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d10a      	bne.n	8003302 <HAL_ADC_ConfigChannel+0x2e6>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2102      	movs	r1, #2
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7ff fb86 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 80032f8:	4603      	mov	r3, r0
 80032fa:	0e9b      	lsrs	r3, r3, #26
 80032fc:	f003 021f 	and.w	r2, r3, #31
 8003300:	e01e      	b.n	8003340 <HAL_ADC_ConfigChannel+0x324>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2102      	movs	r1, #2
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff fb7b 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 800330e:	4603      	mov	r3, r0
 8003310:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003314:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003318:	fa93 f3a3 	rbit	r3, r3
 800331c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003320:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003324:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003328:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800332c:	2b00      	cmp	r3, #0
 800332e:	d101      	bne.n	8003334 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003330:	2320      	movs	r3, #32
 8003332:	e004      	b.n	800333e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003334:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003338:	fab3 f383 	clz	r3, r3
 800333c:	b2db      	uxtb	r3, r3
 800333e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003348:	2b00      	cmp	r3, #0
 800334a:	d105      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x33c>
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	0e9b      	lsrs	r3, r3, #26
 8003352:	f003 031f 	and.w	r3, r3, #31
 8003356:	e016      	b.n	8003386 <HAL_ADC_ConfigChannel+0x36a>
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003360:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003364:	fa93 f3a3 	rbit	r3, r3
 8003368:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800336a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800336c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003370:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003374:	2b00      	cmp	r3, #0
 8003376:	d101      	bne.n	800337c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003378:	2320      	movs	r3, #32
 800337a:	e004      	b.n	8003386 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800337c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003380:	fab3 f383 	clz	r3, r3
 8003384:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003386:	429a      	cmp	r2, r3
 8003388:	d106      	bne.n	8003398 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2200      	movs	r2, #0
 8003390:	2102      	movs	r1, #2
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff fb4c 	bl	8002a30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2103      	movs	r1, #3
 800339e:	4618      	mov	r0, r3
 80033a0:	f7ff fb30 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 80033a4:	4603      	mov	r3, r0
 80033a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10a      	bne.n	80033c4 <HAL_ADC_ConfigChannel+0x3a8>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2103      	movs	r1, #3
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7ff fb25 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 80033ba:	4603      	mov	r3, r0
 80033bc:	0e9b      	lsrs	r3, r3, #26
 80033be:	f003 021f 	and.w	r2, r3, #31
 80033c2:	e017      	b.n	80033f4 <HAL_ADC_ConfigChannel+0x3d8>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2103      	movs	r1, #3
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7ff fb1a 	bl	8002a04 <LL_ADC_GetOffsetChannel>
 80033d0:	4603      	mov	r3, r0
 80033d2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80033d6:	fa93 f3a3 	rbit	r3, r3
 80033da:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80033dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033de:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80033e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80033e6:	2320      	movs	r3, #32
 80033e8:	e003      	b.n	80033f2 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80033ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80033ec:	fab3 f383 	clz	r3, r3
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d105      	bne.n	800340c <HAL_ADC_ConfigChannel+0x3f0>
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	0e9b      	lsrs	r3, r3, #26
 8003406:	f003 031f 	and.w	r3, r3, #31
 800340a:	e011      	b.n	8003430 <HAL_ADC_ConfigChannel+0x414>
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003412:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003414:	fa93 f3a3 	rbit	r3, r3
 8003418:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800341a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800341c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800341e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003424:	2320      	movs	r3, #32
 8003426:	e003      	b.n	8003430 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003428:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800342a:	fab3 f383 	clz	r3, r3
 800342e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003430:	429a      	cmp	r2, r3
 8003432:	d106      	bne.n	8003442 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2200      	movs	r2, #0
 800343a:	2103      	movs	r1, #3
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff faf7 	bl	8002a30 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff fc24 	bl	8002c94 <LL_ADC_IsEnabled>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	f040 8140 	bne.w	80036d4 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6818      	ldr	r0, [r3, #0]
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	6819      	ldr	r1, [r3, #0]
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	461a      	mov	r2, r3
 8003462:	f7ff fba1 	bl	8002ba8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	4a8f      	ldr	r2, [pc, #572]	; (80036a8 <HAL_ADC_ConfigChannel+0x68c>)
 800346c:	4293      	cmp	r3, r2
 800346e:	f040 8131 	bne.w	80036d4 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10b      	bne.n	800349a <HAL_ADC_ConfigChannel+0x47e>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	0e9b      	lsrs	r3, r3, #26
 8003488:	3301      	adds	r3, #1
 800348a:	f003 031f 	and.w	r3, r3, #31
 800348e:	2b09      	cmp	r3, #9
 8003490:	bf94      	ite	ls
 8003492:	2301      	movls	r3, #1
 8003494:	2300      	movhi	r3, #0
 8003496:	b2db      	uxtb	r3, r3
 8003498:	e019      	b.n	80034ce <HAL_ADC_ConfigChannel+0x4b2>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034a2:	fa93 f3a3 	rbit	r3, r3
 80034a6:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80034a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034aa:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80034ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80034b2:	2320      	movs	r3, #32
 80034b4:	e003      	b.n	80034be <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80034b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034b8:	fab3 f383 	clz	r3, r3
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	3301      	adds	r3, #1
 80034c0:	f003 031f 	and.w	r3, r3, #31
 80034c4:	2b09      	cmp	r3, #9
 80034c6:	bf94      	ite	ls
 80034c8:	2301      	movls	r3, #1
 80034ca:	2300      	movhi	r3, #0
 80034cc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d079      	beq.n	80035c6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d107      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x4d2>
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	0e9b      	lsrs	r3, r3, #26
 80034e4:	3301      	adds	r3, #1
 80034e6:	069b      	lsls	r3, r3, #26
 80034e8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034ec:	e015      	b.n	800351a <HAL_ADC_ConfigChannel+0x4fe>
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034f6:	fa93 f3a3 	rbit	r3, r3
 80034fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80034fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034fe:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003500:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003502:	2b00      	cmp	r3, #0
 8003504:	d101      	bne.n	800350a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003506:	2320      	movs	r3, #32
 8003508:	e003      	b.n	8003512 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800350a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800350c:	fab3 f383 	clz	r3, r3
 8003510:	b2db      	uxtb	r3, r3
 8003512:	3301      	adds	r3, #1
 8003514:	069b      	lsls	r3, r3, #26
 8003516:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003522:	2b00      	cmp	r3, #0
 8003524:	d109      	bne.n	800353a <HAL_ADC_ConfigChannel+0x51e>
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	0e9b      	lsrs	r3, r3, #26
 800352c:	3301      	adds	r3, #1
 800352e:	f003 031f 	and.w	r3, r3, #31
 8003532:	2101      	movs	r1, #1
 8003534:	fa01 f303 	lsl.w	r3, r1, r3
 8003538:	e017      	b.n	800356a <HAL_ADC_ConfigChannel+0x54e>
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003540:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003542:	fa93 f3a3 	rbit	r3, r3
 8003546:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003548:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800354a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800354c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003552:	2320      	movs	r3, #32
 8003554:	e003      	b.n	800355e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003556:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003558:	fab3 f383 	clz	r3, r3
 800355c:	b2db      	uxtb	r3, r3
 800355e:	3301      	adds	r3, #1
 8003560:	f003 031f 	and.w	r3, r3, #31
 8003564:	2101      	movs	r1, #1
 8003566:	fa01 f303 	lsl.w	r3, r1, r3
 800356a:	ea42 0103 	orr.w	r1, r2, r3
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003576:	2b00      	cmp	r3, #0
 8003578:	d10a      	bne.n	8003590 <HAL_ADC_ConfigChannel+0x574>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	0e9b      	lsrs	r3, r3, #26
 8003580:	3301      	adds	r3, #1
 8003582:	f003 021f 	and.w	r2, r3, #31
 8003586:	4613      	mov	r3, r2
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	4413      	add	r3, r2
 800358c:	051b      	lsls	r3, r3, #20
 800358e:	e018      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x5a6>
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003598:	fa93 f3a3 	rbit	r3, r3
 800359c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800359e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80035a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d101      	bne.n	80035ac <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80035a8:	2320      	movs	r3, #32
 80035aa:	e003      	b.n	80035b4 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80035ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035ae:	fab3 f383 	clz	r3, r3
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	3301      	adds	r3, #1
 80035b6:	f003 021f 	and.w	r2, r3, #31
 80035ba:	4613      	mov	r3, r2
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	4413      	add	r3, r2
 80035c0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035c2:	430b      	orrs	r3, r1
 80035c4:	e081      	b.n	80036ca <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d107      	bne.n	80035e2 <HAL_ADC_ConfigChannel+0x5c6>
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	0e9b      	lsrs	r3, r3, #26
 80035d8:	3301      	adds	r3, #1
 80035da:	069b      	lsls	r3, r3, #26
 80035dc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035e0:	e015      	b.n	800360e <HAL_ADC_ConfigChannel+0x5f2>
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ea:	fa93 f3a3 	rbit	r3, r3
 80035ee:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80035f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035f2:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80035f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80035fa:	2320      	movs	r3, #32
 80035fc:	e003      	b.n	8003606 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80035fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003600:	fab3 f383 	clz	r3, r3
 8003604:	b2db      	uxtb	r3, r3
 8003606:	3301      	adds	r3, #1
 8003608:	069b      	lsls	r3, r3, #26
 800360a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003616:	2b00      	cmp	r3, #0
 8003618:	d109      	bne.n	800362e <HAL_ADC_ConfigChannel+0x612>
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	0e9b      	lsrs	r3, r3, #26
 8003620:	3301      	adds	r3, #1
 8003622:	f003 031f 	and.w	r3, r3, #31
 8003626:	2101      	movs	r1, #1
 8003628:	fa01 f303 	lsl.w	r3, r1, r3
 800362c:	e017      	b.n	800365e <HAL_ADC_ConfigChannel+0x642>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003634:	6a3b      	ldr	r3, [r7, #32]
 8003636:	fa93 f3a3 	rbit	r3, r3
 800363a:	61fb      	str	r3, [r7, #28]
  return result;
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003646:	2320      	movs	r3, #32
 8003648:	e003      	b.n	8003652 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800364a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364c:	fab3 f383 	clz	r3, r3
 8003650:	b2db      	uxtb	r3, r3
 8003652:	3301      	adds	r3, #1
 8003654:	f003 031f 	and.w	r3, r3, #31
 8003658:	2101      	movs	r1, #1
 800365a:	fa01 f303 	lsl.w	r3, r1, r3
 800365e:	ea42 0103 	orr.w	r1, r2, r3
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800366a:	2b00      	cmp	r3, #0
 800366c:	d10d      	bne.n	800368a <HAL_ADC_ConfigChannel+0x66e>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	0e9b      	lsrs	r3, r3, #26
 8003674:	3301      	adds	r3, #1
 8003676:	f003 021f 	and.w	r2, r3, #31
 800367a:	4613      	mov	r3, r2
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	4413      	add	r3, r2
 8003680:	3b1e      	subs	r3, #30
 8003682:	051b      	lsls	r3, r3, #20
 8003684:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003688:	e01e      	b.n	80036c8 <HAL_ADC_ConfigChannel+0x6ac>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	fa93 f3a3 	rbit	r3, r3
 8003696:	613b      	str	r3, [r7, #16]
  return result;
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d104      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80036a2:	2320      	movs	r3, #32
 80036a4:	e006      	b.n	80036b4 <HAL_ADC_ConfigChannel+0x698>
 80036a6:	bf00      	nop
 80036a8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	fab3 f383 	clz	r3, r3
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	3301      	adds	r3, #1
 80036b6:	f003 021f 	and.w	r2, r3, #31
 80036ba:	4613      	mov	r3, r2
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	4413      	add	r3, r2
 80036c0:	3b1e      	subs	r3, #30
 80036c2:	051b      	lsls	r3, r3, #20
 80036c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036c8:	430b      	orrs	r3, r1
 80036ca:	683a      	ldr	r2, [r7, #0]
 80036cc:	6892      	ldr	r2, [r2, #8]
 80036ce:	4619      	mov	r1, r3
 80036d0:	f7ff fa3e 	bl	8002b50 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	4b3f      	ldr	r3, [pc, #252]	; (80037d8 <HAL_ADC_ConfigChannel+0x7bc>)
 80036da:	4013      	ands	r3, r2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d071      	beq.n	80037c4 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036e0:	483e      	ldr	r0, [pc, #248]	; (80037dc <HAL_ADC_ConfigChannel+0x7c0>)
 80036e2:	f7ff f95d 	bl	80029a0 <LL_ADC_GetCommonPathInternalCh>
 80036e6:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a3c      	ldr	r2, [pc, #240]	; (80037e0 <HAL_ADC_ConfigChannel+0x7c4>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d004      	beq.n	80036fe <HAL_ADC_ConfigChannel+0x6e2>
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a3a      	ldr	r2, [pc, #232]	; (80037e4 <HAL_ADC_ConfigChannel+0x7c8>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d127      	bne.n	800374e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80036fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003702:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d121      	bne.n	800374e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003712:	d157      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003714:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003718:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800371c:	4619      	mov	r1, r3
 800371e:	482f      	ldr	r0, [pc, #188]	; (80037dc <HAL_ADC_ConfigChannel+0x7c0>)
 8003720:	f7ff f92b 	bl	800297a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003724:	4b30      	ldr	r3, [pc, #192]	; (80037e8 <HAL_ADC_ConfigChannel+0x7cc>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	099b      	lsrs	r3, r3, #6
 800372a:	4a30      	ldr	r2, [pc, #192]	; (80037ec <HAL_ADC_ConfigChannel+0x7d0>)
 800372c:	fba2 2303 	umull	r2, r3, r2, r3
 8003730:	099b      	lsrs	r3, r3, #6
 8003732:	1c5a      	adds	r2, r3, #1
 8003734:	4613      	mov	r3, r2
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	4413      	add	r3, r2
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800373e:	e002      	b.n	8003746 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	3b01      	subs	r3, #1
 8003744:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d1f9      	bne.n	8003740 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800374c:	e03a      	b.n	80037c4 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a27      	ldr	r2, [pc, #156]	; (80037f0 <HAL_ADC_ConfigChannel+0x7d4>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d113      	bne.n	8003780 <HAL_ADC_ConfigChannel+0x764>
 8003758:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800375c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d10d      	bne.n	8003780 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a22      	ldr	r2, [pc, #136]	; (80037f4 <HAL_ADC_ConfigChannel+0x7d8>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d02a      	beq.n	80037c4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800376e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003772:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003776:	4619      	mov	r1, r3
 8003778:	4818      	ldr	r0, [pc, #96]	; (80037dc <HAL_ADC_ConfigChannel+0x7c0>)
 800377a:	f7ff f8fe 	bl	800297a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800377e:	e021      	b.n	80037c4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a1c      	ldr	r2, [pc, #112]	; (80037f8 <HAL_ADC_ConfigChannel+0x7dc>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d11c      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800378a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800378e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d116      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a16      	ldr	r2, [pc, #88]	; (80037f4 <HAL_ADC_ConfigChannel+0x7d8>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d011      	beq.n	80037c4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80037a8:	4619      	mov	r1, r3
 80037aa:	480c      	ldr	r0, [pc, #48]	; (80037dc <HAL_ADC_ConfigChannel+0x7c0>)
 80037ac:	f7ff f8e5 	bl	800297a <LL_ADC_SetCommonPathInternalCh>
 80037b0:	e008      	b.n	80037c4 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037b6:	f043 0220 	orr.w	r2, r3, #32
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80037cc:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	37d8      	adds	r7, #216	; 0xd8
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	80080000 	.word	0x80080000
 80037dc:	50000300 	.word	0x50000300
 80037e0:	c3210000 	.word	0xc3210000
 80037e4:	90c00010 	.word	0x90c00010
 80037e8:	20000b48 	.word	0x20000b48
 80037ec:	053e2d63 	.word	0x053e2d63
 80037f0:	c7520000 	.word	0xc7520000
 80037f4:	50000100 	.word	0x50000100
 80037f8:	cb840000 	.word	0xcb840000

080037fc <LL_ADC_IsEnabled>:
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f003 0301 	and.w	r3, r3, #1
 800380c:	2b01      	cmp	r3, #1
 800380e:	d101      	bne.n	8003814 <LL_ADC_IsEnabled+0x18>
 8003810:	2301      	movs	r3, #1
 8003812:	e000      	b.n	8003816 <LL_ADC_IsEnabled+0x1a>
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <LL_ADC_REG_IsConversionOngoing>:
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 0304 	and.w	r3, r3, #4
 8003832:	2b04      	cmp	r3, #4
 8003834:	d101      	bne.n	800383a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003836:	2301      	movs	r3, #1
 8003838:	e000      	b.n	800383c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003848:	b590      	push	{r4, r7, lr}
 800384a:	b0a1      	sub	sp, #132	; 0x84
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003852:	2300      	movs	r3, #0
 8003854:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003862:	2302      	movs	r3, #2
 8003864:	e08b      	b.n	800397e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800386e:	2300      	movs	r3, #0
 8003870:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003872:	2300      	movs	r3, #0
 8003874:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800387e:	d102      	bne.n	8003886 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003880:	4b41      	ldr	r3, [pc, #260]	; (8003988 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003882:	60bb      	str	r3, [r7, #8]
 8003884:	e001      	b.n	800388a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003886:	2300      	movs	r3, #0
 8003888:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d10b      	bne.n	80038a8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003894:	f043 0220 	orr.w	r2, r3, #32
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e06a      	b.n	800397e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff ffb9 	bl	8003822 <LL_ADC_REG_IsConversionOngoing>
 80038b0:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7ff ffb3 	bl	8003822 <LL_ADC_REG_IsConversionOngoing>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d14c      	bne.n	800395c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80038c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d149      	bne.n	800395c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80038c8:	4b30      	ldr	r3, [pc, #192]	; (800398c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80038ca:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d028      	beq.n	8003926 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80038d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	6859      	ldr	r1, [r3, #4]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80038e6:	035b      	lsls	r3, r3, #13
 80038e8:	430b      	orrs	r3, r1
 80038ea:	431a      	orrs	r2, r3
 80038ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038ee:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80038f0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80038f4:	f7ff ff82 	bl	80037fc <LL_ADC_IsEnabled>
 80038f8:	4604      	mov	r4, r0
 80038fa:	4823      	ldr	r0, [pc, #140]	; (8003988 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80038fc:	f7ff ff7e 	bl	80037fc <LL_ADC_IsEnabled>
 8003900:	4603      	mov	r3, r0
 8003902:	4323      	orrs	r3, r4
 8003904:	2b00      	cmp	r3, #0
 8003906:	d133      	bne.n	8003970 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003908:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003910:	f023 030f 	bic.w	r3, r3, #15
 8003914:	683a      	ldr	r2, [r7, #0]
 8003916:	6811      	ldr	r1, [r2, #0]
 8003918:	683a      	ldr	r2, [r7, #0]
 800391a:	6892      	ldr	r2, [r2, #8]
 800391c:	430a      	orrs	r2, r1
 800391e:	431a      	orrs	r2, r3
 8003920:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003922:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003924:	e024      	b.n	8003970 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003926:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800392e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003930:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003932:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003936:	f7ff ff61 	bl	80037fc <LL_ADC_IsEnabled>
 800393a:	4604      	mov	r4, r0
 800393c:	4812      	ldr	r0, [pc, #72]	; (8003988 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800393e:	f7ff ff5d 	bl	80037fc <LL_ADC_IsEnabled>
 8003942:	4603      	mov	r3, r0
 8003944:	4323      	orrs	r3, r4
 8003946:	2b00      	cmp	r3, #0
 8003948:	d112      	bne.n	8003970 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800394a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003952:	f023 030f 	bic.w	r3, r3, #15
 8003956:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003958:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800395a:	e009      	b.n	8003970 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003960:	f043 0220 	orr.w	r2, r3, #32
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800396e:	e000      	b.n	8003972 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003970:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800397a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800397e:	4618      	mov	r0, r3
 8003980:	3784      	adds	r7, #132	; 0x84
 8003982:	46bd      	mov	sp, r7
 8003984:	bd90      	pop	{r4, r7, pc}
 8003986:	bf00      	nop
 8003988:	50000100 	.word	0x50000100
 800398c:	50000300 	.word	0x50000300

08003990 <__NVIC_SetPriorityGrouping>:
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039a0:	4b0c      	ldr	r3, [pc, #48]	; (80039d4 <__NVIC_SetPriorityGrouping+0x44>)
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039ac:	4013      	ands	r3, r2
 80039ae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039c2:	4a04      	ldr	r2, [pc, #16]	; (80039d4 <__NVIC_SetPriorityGrouping+0x44>)
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	60d3      	str	r3, [r2, #12]
}
 80039c8:	bf00      	nop
 80039ca:	3714      	adds	r7, #20
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	e000ed00 	.word	0xe000ed00

080039d8 <__NVIC_GetPriorityGrouping>:
{
 80039d8:	b480      	push	{r7}
 80039da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039dc:	4b04      	ldr	r3, [pc, #16]	; (80039f0 <__NVIC_GetPriorityGrouping+0x18>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	0a1b      	lsrs	r3, r3, #8
 80039e2:	f003 0307 	and.w	r3, r3, #7
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	e000ed00 	.word	0xe000ed00

080039f4 <__NVIC_SetPriority>:
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	4603      	mov	r3, r0
 80039fc:	6039      	str	r1, [r7, #0]
 80039fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	db0a      	blt.n	8003a1e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	b2da      	uxtb	r2, r3
 8003a0c:	490c      	ldr	r1, [pc, #48]	; (8003a40 <__NVIC_SetPriority+0x4c>)
 8003a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a12:	0112      	lsls	r2, r2, #4
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	440b      	add	r3, r1
 8003a18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003a1c:	e00a      	b.n	8003a34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	b2da      	uxtb	r2, r3
 8003a22:	4908      	ldr	r1, [pc, #32]	; (8003a44 <__NVIC_SetPriority+0x50>)
 8003a24:	79fb      	ldrb	r3, [r7, #7]
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	3b04      	subs	r3, #4
 8003a2c:	0112      	lsls	r2, r2, #4
 8003a2e:	b2d2      	uxtb	r2, r2
 8003a30:	440b      	add	r3, r1
 8003a32:	761a      	strb	r2, [r3, #24]
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr
 8003a40:	e000e100 	.word	0xe000e100
 8003a44:	e000ed00 	.word	0xe000ed00

08003a48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b089      	sub	sp, #36	; 0x24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f003 0307 	and.w	r3, r3, #7
 8003a5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	f1c3 0307 	rsb	r3, r3, #7
 8003a62:	2b04      	cmp	r3, #4
 8003a64:	bf28      	it	cs
 8003a66:	2304      	movcs	r3, #4
 8003a68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	3304      	adds	r3, #4
 8003a6e:	2b06      	cmp	r3, #6
 8003a70:	d902      	bls.n	8003a78 <NVIC_EncodePriority+0x30>
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	3b03      	subs	r3, #3
 8003a76:	e000      	b.n	8003a7a <NVIC_EncodePriority+0x32>
 8003a78:	2300      	movs	r3, #0
 8003a7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	fa02 f303 	lsl.w	r3, r2, r3
 8003a86:	43da      	mvns	r2, r3
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	401a      	ands	r2, r3
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a90:	f04f 31ff 	mov.w	r1, #4294967295
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	fa01 f303 	lsl.w	r3, r1, r3
 8003a9a:	43d9      	mvns	r1, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aa0:	4313      	orrs	r3, r2
         );
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3724      	adds	r7, #36	; 0x24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
	...

08003ab0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3b01      	subs	r3, #1
 8003abc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ac0:	d301      	bcc.n	8003ac6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e00f      	b.n	8003ae6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ac6:	4a0a      	ldr	r2, [pc, #40]	; (8003af0 <SysTick_Config+0x40>)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	3b01      	subs	r3, #1
 8003acc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ace:	210f      	movs	r1, #15
 8003ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad4:	f7ff ff8e 	bl	80039f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ad8:	4b05      	ldr	r3, [pc, #20]	; (8003af0 <SysTick_Config+0x40>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ade:	4b04      	ldr	r3, [pc, #16]	; (8003af0 <SysTick_Config+0x40>)
 8003ae0:	2207      	movs	r2, #7
 8003ae2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3708      	adds	r7, #8
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	e000e010 	.word	0xe000e010

08003af4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f7ff ff47 	bl	8003990 <__NVIC_SetPriorityGrouping>
}
 8003b02:	bf00      	nop
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b086      	sub	sp, #24
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	4603      	mov	r3, r0
 8003b12:	60b9      	str	r1, [r7, #8]
 8003b14:	607a      	str	r2, [r7, #4]
 8003b16:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b18:	f7ff ff5e 	bl	80039d8 <__NVIC_GetPriorityGrouping>
 8003b1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	68b9      	ldr	r1, [r7, #8]
 8003b22:	6978      	ldr	r0, [r7, #20]
 8003b24:	f7ff ff90 	bl	8003a48 <NVIC_EncodePriority>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b2e:	4611      	mov	r1, r2
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7ff ff5f 	bl	80039f4 <__NVIC_SetPriority>
}
 8003b36:	bf00      	nop
 8003b38:	3718      	adds	r7, #24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b082      	sub	sp, #8
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f7ff ffb2 	bl	8003ab0 <SysTick_Config>
 8003b4c:	4603      	mov	r3, r0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b087      	sub	sp, #28
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003b62:	2300      	movs	r3, #0
 8003b64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003b66:	e15a      	b.n	8003e1e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	2101      	movs	r1, #1
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	fa01 f303 	lsl.w	r3, r1, r3
 8003b74:	4013      	ands	r3, r2
 8003b76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f000 814c 	beq.w	8003e18 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 0303 	and.w	r3, r3, #3
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d005      	beq.n	8003b98 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d130      	bne.n	8003bfa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	2203      	movs	r2, #3
 8003ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	4013      	ands	r3, r2
 8003bae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	68da      	ldr	r2, [r3, #12]
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bbc:	693a      	ldr	r2, [r7, #16]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	693a      	ldr	r2, [r7, #16]
 8003bc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003bce:	2201      	movs	r2, #1
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	091b      	lsrs	r3, r3, #4
 8003be4:	f003 0201 	and.w	r2, r3, #1
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	fa02 f303 	lsl.w	r3, r2, r3
 8003bee:	693a      	ldr	r2, [r7, #16]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f003 0303 	and.w	r3, r3, #3
 8003c02:	2b03      	cmp	r3, #3
 8003c04:	d017      	beq.n	8003c36 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	005b      	lsls	r3, r3, #1
 8003c10:	2203      	movs	r2, #3
 8003c12:	fa02 f303 	lsl.w	r3, r2, r3
 8003c16:	43db      	mvns	r3, r3
 8003c18:	693a      	ldr	r2, [r7, #16]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	689a      	ldr	r2, [r3, #8]
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	005b      	lsls	r3, r3, #1
 8003c26:	fa02 f303 	lsl.w	r3, r2, r3
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f003 0303 	and.w	r3, r3, #3
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d123      	bne.n	8003c8a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	08da      	lsrs	r2, r3, #3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	3208      	adds	r2, #8
 8003c4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f003 0307 	and.w	r3, r3, #7
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	220f      	movs	r2, #15
 8003c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5e:	43db      	mvns	r3, r3
 8003c60:	693a      	ldr	r2, [r7, #16]
 8003c62:	4013      	ands	r3, r2
 8003c64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	691a      	ldr	r2, [r3, #16]
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	fa02 f303 	lsl.w	r3, r2, r3
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	08da      	lsrs	r2, r3, #3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	3208      	adds	r2, #8
 8003c84:	6939      	ldr	r1, [r7, #16]
 8003c86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	2203      	movs	r2, #3
 8003c96:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9a:	43db      	mvns	r3, r3
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f003 0203 	and.w	r2, r3, #3
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	005b      	lsls	r3, r3, #1
 8003cae:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f000 80a6 	beq.w	8003e18 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ccc:	4b5b      	ldr	r3, [pc, #364]	; (8003e3c <HAL_GPIO_Init+0x2e4>)
 8003cce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cd0:	4a5a      	ldr	r2, [pc, #360]	; (8003e3c <HAL_GPIO_Init+0x2e4>)
 8003cd2:	f043 0301 	orr.w	r3, r3, #1
 8003cd6:	6613      	str	r3, [r2, #96]	; 0x60
 8003cd8:	4b58      	ldr	r3, [pc, #352]	; (8003e3c <HAL_GPIO_Init+0x2e4>)
 8003cda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	60bb      	str	r3, [r7, #8]
 8003ce2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ce4:	4a56      	ldr	r2, [pc, #344]	; (8003e40 <HAL_GPIO_Init+0x2e8>)
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	089b      	lsrs	r3, r3, #2
 8003cea:	3302      	adds	r3, #2
 8003cec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	f003 0303 	and.w	r3, r3, #3
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	220f      	movs	r2, #15
 8003cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003d00:	43db      	mvns	r3, r3
 8003d02:	693a      	ldr	r2, [r7, #16]
 8003d04:	4013      	ands	r3, r2
 8003d06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003d0e:	d01f      	beq.n	8003d50 <HAL_GPIO_Init+0x1f8>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a4c      	ldr	r2, [pc, #304]	; (8003e44 <HAL_GPIO_Init+0x2ec>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d019      	beq.n	8003d4c <HAL_GPIO_Init+0x1f4>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a4b      	ldr	r2, [pc, #300]	; (8003e48 <HAL_GPIO_Init+0x2f0>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d013      	beq.n	8003d48 <HAL_GPIO_Init+0x1f0>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a4a      	ldr	r2, [pc, #296]	; (8003e4c <HAL_GPIO_Init+0x2f4>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d00d      	beq.n	8003d44 <HAL_GPIO_Init+0x1ec>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a49      	ldr	r2, [pc, #292]	; (8003e50 <HAL_GPIO_Init+0x2f8>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d007      	beq.n	8003d40 <HAL_GPIO_Init+0x1e8>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a48      	ldr	r2, [pc, #288]	; (8003e54 <HAL_GPIO_Init+0x2fc>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d101      	bne.n	8003d3c <HAL_GPIO_Init+0x1e4>
 8003d38:	2305      	movs	r3, #5
 8003d3a:	e00a      	b.n	8003d52 <HAL_GPIO_Init+0x1fa>
 8003d3c:	2306      	movs	r3, #6
 8003d3e:	e008      	b.n	8003d52 <HAL_GPIO_Init+0x1fa>
 8003d40:	2304      	movs	r3, #4
 8003d42:	e006      	b.n	8003d52 <HAL_GPIO_Init+0x1fa>
 8003d44:	2303      	movs	r3, #3
 8003d46:	e004      	b.n	8003d52 <HAL_GPIO_Init+0x1fa>
 8003d48:	2302      	movs	r3, #2
 8003d4a:	e002      	b.n	8003d52 <HAL_GPIO_Init+0x1fa>
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e000      	b.n	8003d52 <HAL_GPIO_Init+0x1fa>
 8003d50:	2300      	movs	r3, #0
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	f002 0203 	and.w	r2, r2, #3
 8003d58:	0092      	lsls	r2, r2, #2
 8003d5a:	4093      	lsls	r3, r2
 8003d5c:	693a      	ldr	r2, [r7, #16]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d62:	4937      	ldr	r1, [pc, #220]	; (8003e40 <HAL_GPIO_Init+0x2e8>)
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	089b      	lsrs	r3, r3, #2
 8003d68:	3302      	adds	r3, #2
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d70:	4b39      	ldr	r3, [pc, #228]	; (8003e58 <HAL_GPIO_Init+0x300>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	43db      	mvns	r3, r3
 8003d7a:	693a      	ldr	r2, [r7, #16]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d003      	beq.n	8003d94 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003d8c:	693a      	ldr	r2, [r7, #16]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d94:	4a30      	ldr	r2, [pc, #192]	; (8003e58 <HAL_GPIO_Init+0x300>)
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003d9a:	4b2f      	ldr	r3, [pc, #188]	; (8003e58 <HAL_GPIO_Init+0x300>)
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	43db      	mvns	r3, r3
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	4013      	ands	r3, r2
 8003da8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d003      	beq.n	8003dbe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003db6:	693a      	ldr	r2, [r7, #16]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003dbe:	4a26      	ldr	r2, [pc, #152]	; (8003e58 <HAL_GPIO_Init+0x300>)
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003dc4:	4b24      	ldr	r3, [pc, #144]	; (8003e58 <HAL_GPIO_Init+0x300>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	43db      	mvns	r3, r3
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d003      	beq.n	8003de8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003de0:	693a      	ldr	r2, [r7, #16]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003de8:	4a1b      	ldr	r2, [pc, #108]	; (8003e58 <HAL_GPIO_Init+0x300>)
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003dee:	4b1a      	ldr	r3, [pc, #104]	; (8003e58 <HAL_GPIO_Init+0x300>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	43db      	mvns	r3, r3
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d003      	beq.n	8003e12 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003e0a:	693a      	ldr	r2, [r7, #16]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003e12:	4a11      	ldr	r2, [pc, #68]	; (8003e58 <HAL_GPIO_Init+0x300>)
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	fa22 f303 	lsr.w	r3, r2, r3
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f47f ae9d 	bne.w	8003b68 <HAL_GPIO_Init+0x10>
  }
}
 8003e2e:	bf00      	nop
 8003e30:	bf00      	nop
 8003e32:	371c      	adds	r7, #28
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr
 8003e3c:	40021000 	.word	0x40021000
 8003e40:	40010000 	.word	0x40010000
 8003e44:	48000400 	.word	0x48000400
 8003e48:	48000800 	.word	0x48000800
 8003e4c:	48000c00 	.word	0x48000c00
 8003e50:	48001000 	.word	0x48001000
 8003e54:	48001400 	.word	0x48001400
 8003e58:	40010400 	.word	0x40010400

08003e5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d141      	bne.n	8003eee <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e6a:	4b4b      	ldr	r3, [pc, #300]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003e72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e76:	d131      	bne.n	8003edc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e78:	4b47      	ldr	r3, [pc, #284]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e7e:	4a46      	ldr	r2, [pc, #280]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e88:	4b43      	ldr	r3, [pc, #268]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003e90:	4a41      	ldr	r2, [pc, #260]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e96:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e98:	4b40      	ldr	r3, [pc, #256]	; (8003f9c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2232      	movs	r2, #50	; 0x32
 8003e9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ea2:	4a3f      	ldr	r2, [pc, #252]	; (8003fa0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea8:	0c9b      	lsrs	r3, r3, #18
 8003eaa:	3301      	adds	r3, #1
 8003eac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003eae:	e002      	b.n	8003eb6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003eb6:	4b38      	ldr	r3, [pc, #224]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ebe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ec2:	d102      	bne.n	8003eca <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f2      	bne.n	8003eb0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003eca:	4b33      	ldr	r3, [pc, #204]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ed2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ed6:	d158      	bne.n	8003f8a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e057      	b.n	8003f8c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003edc:	4b2e      	ldr	r3, [pc, #184]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ede:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ee2:	4a2d      	ldr	r2, [pc, #180]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ee4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ee8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003eec:	e04d      	b.n	8003f8a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ef4:	d141      	bne.n	8003f7a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ef6:	4b28      	ldr	r3, [pc, #160]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003efe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f02:	d131      	bne.n	8003f68 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f04:	4b24      	ldr	r3, [pc, #144]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f0a:	4a23      	ldr	r2, [pc, #140]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f10:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f14:	4b20      	ldr	r3, [pc, #128]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f1c:	4a1e      	ldr	r2, [pc, #120]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f24:	4b1d      	ldr	r3, [pc, #116]	; (8003f9c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2232      	movs	r2, #50	; 0x32
 8003f2a:	fb02 f303 	mul.w	r3, r2, r3
 8003f2e:	4a1c      	ldr	r2, [pc, #112]	; (8003fa0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003f30:	fba2 2303 	umull	r2, r3, r2, r3
 8003f34:	0c9b      	lsrs	r3, r3, #18
 8003f36:	3301      	adds	r3, #1
 8003f38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f3a:	e002      	b.n	8003f42 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f42:	4b15      	ldr	r3, [pc, #84]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f4e:	d102      	bne.n	8003f56 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d1f2      	bne.n	8003f3c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f56:	4b10      	ldr	r3, [pc, #64]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f62:	d112      	bne.n	8003f8a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	e011      	b.n	8003f8c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f68:	4b0b      	ldr	r3, [pc, #44]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f6e:	4a0a      	ldr	r2, [pc, #40]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f74:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003f78:	e007      	b.n	8003f8a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f7a:	4b07      	ldr	r3, [pc, #28]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f82:	4a05      	ldr	r2, [pc, #20]	; (8003f98 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f88:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3714      	adds	r7, #20
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	40007000 	.word	0x40007000
 8003f9c:	20000b48 	.word	0x20000b48
 8003fa0:	431bde83 	.word	0x431bde83

08003fa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b088      	sub	sp, #32
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e306      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d075      	beq.n	80040ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fc2:	4b97      	ldr	r3, [pc, #604]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f003 030c 	and.w	r3, r3, #12
 8003fca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fcc:	4b94      	ldr	r3, [pc, #592]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	f003 0303 	and.w	r3, r3, #3
 8003fd4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	2b0c      	cmp	r3, #12
 8003fda:	d102      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x3e>
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	2b03      	cmp	r3, #3
 8003fe0:	d002      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x44>
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	2b08      	cmp	r3, #8
 8003fe6:	d10b      	bne.n	8004000 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe8:	4b8d      	ldr	r3, [pc, #564]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d05b      	beq.n	80040ac <HAL_RCC_OscConfig+0x108>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d157      	bne.n	80040ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e2e1      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004008:	d106      	bne.n	8004018 <HAL_RCC_OscConfig+0x74>
 800400a:	4b85      	ldr	r3, [pc, #532]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a84      	ldr	r2, [pc, #528]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004010:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004014:	6013      	str	r3, [r2, #0]
 8004016:	e01d      	b.n	8004054 <HAL_RCC_OscConfig+0xb0>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004020:	d10c      	bne.n	800403c <HAL_RCC_OscConfig+0x98>
 8004022:	4b7f      	ldr	r3, [pc, #508]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a7e      	ldr	r2, [pc, #504]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004028:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800402c:	6013      	str	r3, [r2, #0]
 800402e:	4b7c      	ldr	r3, [pc, #496]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a7b      	ldr	r2, [pc, #492]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004034:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004038:	6013      	str	r3, [r2, #0]
 800403a:	e00b      	b.n	8004054 <HAL_RCC_OscConfig+0xb0>
 800403c:	4b78      	ldr	r3, [pc, #480]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a77      	ldr	r2, [pc, #476]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004042:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004046:	6013      	str	r3, [r2, #0]
 8004048:	4b75      	ldr	r3, [pc, #468]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a74      	ldr	r2, [pc, #464]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 800404e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004052:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d013      	beq.n	8004084 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405c:	f7fe fc6e 	bl	800293c <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004064:	f7fe fc6a 	bl	800293c <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b64      	cmp	r3, #100	; 0x64
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e2a6      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004076:	4b6a      	ldr	r3, [pc, #424]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d0f0      	beq.n	8004064 <HAL_RCC_OscConfig+0xc0>
 8004082:	e014      	b.n	80040ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004084:	f7fe fc5a 	bl	800293c <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800408c:	f7fe fc56 	bl	800293c <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b64      	cmp	r3, #100	; 0x64
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e292      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800409e:	4b60      	ldr	r3, [pc, #384]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1f0      	bne.n	800408c <HAL_RCC_OscConfig+0xe8>
 80040aa:	e000      	b.n	80040ae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d075      	beq.n	80041a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040ba:	4b59      	ldr	r3, [pc, #356]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f003 030c 	and.w	r3, r3, #12
 80040c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040c4:	4b56      	ldr	r3, [pc, #344]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	f003 0303 	and.w	r3, r3, #3
 80040cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	2b0c      	cmp	r3, #12
 80040d2:	d102      	bne.n	80040da <HAL_RCC_OscConfig+0x136>
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d002      	beq.n	80040e0 <HAL_RCC_OscConfig+0x13c>
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	2b04      	cmp	r3, #4
 80040de:	d11f      	bne.n	8004120 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040e0:	4b4f      	ldr	r3, [pc, #316]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d005      	beq.n	80040f8 <HAL_RCC_OscConfig+0x154>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e265      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f8:	4b49      	ldr	r3, [pc, #292]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	061b      	lsls	r3, r3, #24
 8004106:	4946      	ldr	r1, [pc, #280]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004108:	4313      	orrs	r3, r2
 800410a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800410c:	4b45      	ldr	r3, [pc, #276]	; (8004224 <HAL_RCC_OscConfig+0x280>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4618      	mov	r0, r3
 8004112:	f7fe fbc7 	bl	80028a4 <HAL_InitTick>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d043      	beq.n	80041a4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e251      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d023      	beq.n	8004170 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004128:	4b3d      	ldr	r3, [pc, #244]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a3c      	ldr	r2, [pc, #240]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 800412e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004132:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004134:	f7fe fc02 	bl	800293c <HAL_GetTick>
 8004138:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800413a:	e008      	b.n	800414e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800413c:	f7fe fbfe 	bl	800293c <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d901      	bls.n	800414e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e23a      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800414e:	4b34      	ldr	r3, [pc, #208]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004156:	2b00      	cmp	r3, #0
 8004158:	d0f0      	beq.n	800413c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800415a:	4b31      	ldr	r3, [pc, #196]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	061b      	lsls	r3, r3, #24
 8004168:	492d      	ldr	r1, [pc, #180]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 800416a:	4313      	orrs	r3, r2
 800416c:	604b      	str	r3, [r1, #4]
 800416e:	e01a      	b.n	80041a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004170:	4b2b      	ldr	r3, [pc, #172]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a2a      	ldr	r2, [pc, #168]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004176:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800417a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417c:	f7fe fbde 	bl	800293c <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004184:	f7fe fbda 	bl	800293c <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e216      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004196:	4b22      	ldr	r3, [pc, #136]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f0      	bne.n	8004184 <HAL_RCC_OscConfig+0x1e0>
 80041a2:	e000      	b.n	80041a6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0308 	and.w	r3, r3, #8
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d041      	beq.n	8004236 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d01c      	beq.n	80041f4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041ba:	4b19      	ldr	r3, [pc, #100]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 80041bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041c0:	4a17      	ldr	r2, [pc, #92]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 80041c2:	f043 0301 	orr.w	r3, r3, #1
 80041c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ca:	f7fe fbb7 	bl	800293c <HAL_GetTick>
 80041ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041d0:	e008      	b.n	80041e4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041d2:	f7fe fbb3 	bl	800293c <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d901      	bls.n	80041e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e1ef      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041e4:	4b0e      	ldr	r3, [pc, #56]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 80041e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d0ef      	beq.n	80041d2 <HAL_RCC_OscConfig+0x22e>
 80041f2:	e020      	b.n	8004236 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041f4:	4b0a      	ldr	r3, [pc, #40]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 80041f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041fa:	4a09      	ldr	r2, [pc, #36]	; (8004220 <HAL_RCC_OscConfig+0x27c>)
 80041fc:	f023 0301 	bic.w	r3, r3, #1
 8004200:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004204:	f7fe fb9a 	bl	800293c <HAL_GetTick>
 8004208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800420a:	e00d      	b.n	8004228 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800420c:	f7fe fb96 	bl	800293c <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b02      	cmp	r3, #2
 8004218:	d906      	bls.n	8004228 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e1d2      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
 800421e:	bf00      	nop
 8004220:	40021000 	.word	0x40021000
 8004224:	20000b8c 	.word	0x20000b8c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004228:	4b8c      	ldr	r3, [pc, #560]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 800422a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1ea      	bne.n	800420c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0304 	and.w	r3, r3, #4
 800423e:	2b00      	cmp	r3, #0
 8004240:	f000 80a6 	beq.w	8004390 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004244:	2300      	movs	r3, #0
 8004246:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004248:	4b84      	ldr	r3, [pc, #528]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 800424a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800424c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <HAL_RCC_OscConfig+0x2b4>
 8004254:	2301      	movs	r3, #1
 8004256:	e000      	b.n	800425a <HAL_RCC_OscConfig+0x2b6>
 8004258:	2300      	movs	r3, #0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00d      	beq.n	800427a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800425e:	4b7f      	ldr	r3, [pc, #508]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 8004260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004262:	4a7e      	ldr	r2, [pc, #504]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 8004264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004268:	6593      	str	r3, [r2, #88]	; 0x58
 800426a:	4b7c      	ldr	r3, [pc, #496]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 800426c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800426e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004272:	60fb      	str	r3, [r7, #12]
 8004274:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004276:	2301      	movs	r3, #1
 8004278:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800427a:	4b79      	ldr	r3, [pc, #484]	; (8004460 <HAL_RCC_OscConfig+0x4bc>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004282:	2b00      	cmp	r3, #0
 8004284:	d118      	bne.n	80042b8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004286:	4b76      	ldr	r3, [pc, #472]	; (8004460 <HAL_RCC_OscConfig+0x4bc>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a75      	ldr	r2, [pc, #468]	; (8004460 <HAL_RCC_OscConfig+0x4bc>)
 800428c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004290:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004292:	f7fe fb53 	bl	800293c <HAL_GetTick>
 8004296:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004298:	e008      	b.n	80042ac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800429a:	f7fe fb4f 	bl	800293c <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e18b      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042ac:	4b6c      	ldr	r3, [pc, #432]	; (8004460 <HAL_RCC_OscConfig+0x4bc>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d0f0      	beq.n	800429a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d108      	bne.n	80042d2 <HAL_RCC_OscConfig+0x32e>
 80042c0:	4b66      	ldr	r3, [pc, #408]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80042c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042c6:	4a65      	ldr	r2, [pc, #404]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80042c8:	f043 0301 	orr.w	r3, r3, #1
 80042cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80042d0:	e024      	b.n	800431c <HAL_RCC_OscConfig+0x378>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	2b05      	cmp	r3, #5
 80042d8:	d110      	bne.n	80042fc <HAL_RCC_OscConfig+0x358>
 80042da:	4b60      	ldr	r3, [pc, #384]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80042dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042e0:	4a5e      	ldr	r2, [pc, #376]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80042e2:	f043 0304 	orr.w	r3, r3, #4
 80042e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80042ea:	4b5c      	ldr	r3, [pc, #368]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80042ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042f0:	4a5a      	ldr	r2, [pc, #360]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80042f2:	f043 0301 	orr.w	r3, r3, #1
 80042f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80042fa:	e00f      	b.n	800431c <HAL_RCC_OscConfig+0x378>
 80042fc:	4b57      	ldr	r3, [pc, #348]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80042fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004302:	4a56      	ldr	r2, [pc, #344]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 8004304:	f023 0301 	bic.w	r3, r3, #1
 8004308:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800430c:	4b53      	ldr	r3, [pc, #332]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 800430e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004312:	4a52      	ldr	r2, [pc, #328]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 8004314:	f023 0304 	bic.w	r3, r3, #4
 8004318:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d016      	beq.n	8004352 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004324:	f7fe fb0a 	bl	800293c <HAL_GetTick>
 8004328:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800432a:	e00a      	b.n	8004342 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800432c:	f7fe fb06 	bl	800293c <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	f241 3288 	movw	r2, #5000	; 0x1388
 800433a:	4293      	cmp	r3, r2
 800433c:	d901      	bls.n	8004342 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e140      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004342:	4b46      	ldr	r3, [pc, #280]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 8004344:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d0ed      	beq.n	800432c <HAL_RCC_OscConfig+0x388>
 8004350:	e015      	b.n	800437e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004352:	f7fe faf3 	bl	800293c <HAL_GetTick>
 8004356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004358:	e00a      	b.n	8004370 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800435a:	f7fe faef 	bl	800293c <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	f241 3288 	movw	r2, #5000	; 0x1388
 8004368:	4293      	cmp	r3, r2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e129      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004370:	4b3a      	ldr	r3, [pc, #232]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 8004372:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d1ed      	bne.n	800435a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800437e:	7ffb      	ldrb	r3, [r7, #31]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d105      	bne.n	8004390 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004384:	4b35      	ldr	r3, [pc, #212]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 8004386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004388:	4a34      	ldr	r2, [pc, #208]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 800438a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800438e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0320 	and.w	r3, r3, #32
 8004398:	2b00      	cmp	r3, #0
 800439a:	d03c      	beq.n	8004416 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d01c      	beq.n	80043de <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80043a4:	4b2d      	ldr	r3, [pc, #180]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80043a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80043aa:	4a2c      	ldr	r2, [pc, #176]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80043ac:	f043 0301 	orr.w	r3, r3, #1
 80043b0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043b4:	f7fe fac2 	bl	800293c <HAL_GetTick>
 80043b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043bc:	f7fe fabe 	bl	800293c <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e0fa      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80043ce:	4b23      	ldr	r3, [pc, #140]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80043d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d0ef      	beq.n	80043bc <HAL_RCC_OscConfig+0x418>
 80043dc:	e01b      	b.n	8004416 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80043de:	4b1f      	ldr	r3, [pc, #124]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80043e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80043e4:	4a1d      	ldr	r2, [pc, #116]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 80043e6:	f023 0301 	bic.w	r3, r3, #1
 80043ea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043ee:	f7fe faa5 	bl	800293c <HAL_GetTick>
 80043f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80043f4:	e008      	b.n	8004408 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80043f6:	f7fe faa1 	bl	800293c <HAL_GetTick>
 80043fa:	4602      	mov	r2, r0
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	2b02      	cmp	r3, #2
 8004402:	d901      	bls.n	8004408 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e0dd      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004408:	4b14      	ldr	r3, [pc, #80]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 800440a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1ef      	bne.n	80043f6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	69db      	ldr	r3, [r3, #28]
 800441a:	2b00      	cmp	r3, #0
 800441c:	f000 80d1 	beq.w	80045c2 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004420:	4b0e      	ldr	r3, [pc, #56]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f003 030c 	and.w	r3, r3, #12
 8004428:	2b0c      	cmp	r3, #12
 800442a:	f000 808b 	beq.w	8004544 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	69db      	ldr	r3, [r3, #28]
 8004432:	2b02      	cmp	r3, #2
 8004434:	d15e      	bne.n	80044f4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004436:	4b09      	ldr	r3, [pc, #36]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a08      	ldr	r2, [pc, #32]	; (800445c <HAL_RCC_OscConfig+0x4b8>)
 800443c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004440:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004442:	f7fe fa7b 	bl	800293c <HAL_GetTick>
 8004446:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004448:	e00c      	b.n	8004464 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800444a:	f7fe fa77 	bl	800293c <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d905      	bls.n	8004464 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e0b3      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
 800445c:	40021000 	.word	0x40021000
 8004460:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004464:	4b59      	ldr	r3, [pc, #356]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800446c:	2b00      	cmp	r3, #0
 800446e:	d1ec      	bne.n	800444a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004470:	4b56      	ldr	r3, [pc, #344]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 8004472:	68da      	ldr	r2, [r3, #12]
 8004474:	4b56      	ldr	r3, [pc, #344]	; (80045d0 <HAL_RCC_OscConfig+0x62c>)
 8004476:	4013      	ands	r3, r2
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	6a11      	ldr	r1, [r2, #32]
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004480:	3a01      	subs	r2, #1
 8004482:	0112      	lsls	r2, r2, #4
 8004484:	4311      	orrs	r1, r2
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800448a:	0212      	lsls	r2, r2, #8
 800448c:	4311      	orrs	r1, r2
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004492:	0852      	lsrs	r2, r2, #1
 8004494:	3a01      	subs	r2, #1
 8004496:	0552      	lsls	r2, r2, #21
 8004498:	4311      	orrs	r1, r2
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800449e:	0852      	lsrs	r2, r2, #1
 80044a0:	3a01      	subs	r2, #1
 80044a2:	0652      	lsls	r2, r2, #25
 80044a4:	4311      	orrs	r1, r2
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80044aa:	06d2      	lsls	r2, r2, #27
 80044ac:	430a      	orrs	r2, r1
 80044ae:	4947      	ldr	r1, [pc, #284]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044b4:	4b45      	ldr	r3, [pc, #276]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a44      	ldr	r2, [pc, #272]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 80044ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044be:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044c0:	4b42      	ldr	r3, [pc, #264]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	4a41      	ldr	r2, [pc, #260]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 80044c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044cc:	f7fe fa36 	bl	800293c <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044d4:	f7fe fa32 	bl	800293c <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e06e      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044e6:	4b39      	ldr	r3, [pc, #228]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0f0      	beq.n	80044d4 <HAL_RCC_OscConfig+0x530>
 80044f2:	e066      	b.n	80045c2 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044f4:	4b35      	ldr	r3, [pc, #212]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a34      	ldr	r2, [pc, #208]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 80044fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044fe:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004500:	4b32      	ldr	r3, [pc, #200]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	4a31      	ldr	r2, [pc, #196]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 8004506:	f023 0303 	bic.w	r3, r3, #3
 800450a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800450c:	4b2f      	ldr	r3, [pc, #188]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	4a2e      	ldr	r2, [pc, #184]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 8004512:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004516:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800451a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800451c:	f7fe fa0e 	bl	800293c <HAL_GetTick>
 8004520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004522:	e008      	b.n	8004536 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004524:	f7fe fa0a 	bl	800293c <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	2b02      	cmp	r3, #2
 8004530:	d901      	bls.n	8004536 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e046      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004536:	4b25      	ldr	r3, [pc, #148]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1f0      	bne.n	8004524 <HAL_RCC_OscConfig+0x580>
 8004542:	e03e      	b.n	80045c2 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e039      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004550:	4b1e      	ldr	r3, [pc, #120]	; (80045cc <HAL_RCC_OscConfig+0x628>)
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	f003 0203 	and.w	r2, r3, #3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	429a      	cmp	r2, r3
 8004562:	d12c      	bne.n	80045be <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456e:	3b01      	subs	r3, #1
 8004570:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004572:	429a      	cmp	r2, r3
 8004574:	d123      	bne.n	80045be <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004580:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004582:	429a      	cmp	r2, r3
 8004584:	d11b      	bne.n	80045be <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004590:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004592:	429a      	cmp	r2, r3
 8004594:	d113      	bne.n	80045be <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a0:	085b      	lsrs	r3, r3, #1
 80045a2:	3b01      	subs	r3, #1
 80045a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d109      	bne.n	80045be <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045b4:	085b      	lsrs	r3, r3, #1
 80045b6:	3b01      	subs	r3, #1
 80045b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d001      	beq.n	80045c2 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e000      	b.n	80045c4 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3720      	adds	r7, #32
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	40021000 	.word	0x40021000
 80045d0:	019f800c 	.word	0x019f800c

080045d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80045de:	2300      	movs	r3, #0
 80045e0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d101      	bne.n	80045ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e11e      	b.n	800482a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045ec:	4b91      	ldr	r3, [pc, #580]	; (8004834 <HAL_RCC_ClockConfig+0x260>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 030f 	and.w	r3, r3, #15
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d910      	bls.n	800461c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045fa:	4b8e      	ldr	r3, [pc, #568]	; (8004834 <HAL_RCC_ClockConfig+0x260>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f023 020f 	bic.w	r2, r3, #15
 8004602:	498c      	ldr	r1, [pc, #560]	; (8004834 <HAL_RCC_ClockConfig+0x260>)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	4313      	orrs	r3, r2
 8004608:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800460a:	4b8a      	ldr	r3, [pc, #552]	; (8004834 <HAL_RCC_ClockConfig+0x260>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 030f 	and.w	r3, r3, #15
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	429a      	cmp	r2, r3
 8004616:	d001      	beq.n	800461c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e106      	b.n	800482a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	2b00      	cmp	r3, #0
 8004626:	d073      	beq.n	8004710 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	2b03      	cmp	r3, #3
 800462e:	d129      	bne.n	8004684 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004630:	4b81      	ldr	r3, [pc, #516]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d101      	bne.n	8004640 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e0f4      	b.n	800482a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004640:	f000 f966 	bl	8004910 <RCC_GetSysClockFreqFromPLLSource>
 8004644:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	4a7c      	ldr	r2, [pc, #496]	; (800483c <HAL_RCC_ClockConfig+0x268>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d93f      	bls.n	80046ce <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800464e:	4b7a      	ldr	r3, [pc, #488]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d009      	beq.n	800466e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004662:	2b00      	cmp	r3, #0
 8004664:	d033      	beq.n	80046ce <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800466a:	2b00      	cmp	r3, #0
 800466c:	d12f      	bne.n	80046ce <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800466e:	4b72      	ldr	r3, [pc, #456]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004676:	4a70      	ldr	r2, [pc, #448]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 8004678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800467c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800467e:	2380      	movs	r3, #128	; 0x80
 8004680:	617b      	str	r3, [r7, #20]
 8004682:	e024      	b.n	80046ce <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	2b02      	cmp	r3, #2
 800468a:	d107      	bne.n	800469c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800468c:	4b6a      	ldr	r3, [pc, #424]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d109      	bne.n	80046ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e0c6      	b.n	800482a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800469c:	4b66      	ldr	r3, [pc, #408]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d101      	bne.n	80046ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e0be      	b.n	800482a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80046ac:	f000 f8ce 	bl	800484c <HAL_RCC_GetSysClockFreq>
 80046b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	4a61      	ldr	r2, [pc, #388]	; (800483c <HAL_RCC_ClockConfig+0x268>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d909      	bls.n	80046ce <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80046ba:	4b5f      	ldr	r3, [pc, #380]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046c2:	4a5d      	ldr	r2, [pc, #372]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 80046c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046c8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80046ca:	2380      	movs	r3, #128	; 0x80
 80046cc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80046ce:	4b5a      	ldr	r3, [pc, #360]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f023 0203 	bic.w	r2, r3, #3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	4957      	ldr	r1, [pc, #348]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046e0:	f7fe f92c 	bl	800293c <HAL_GetTick>
 80046e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046e6:	e00a      	b.n	80046fe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046e8:	f7fe f928 	bl	800293c <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d901      	bls.n	80046fe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80046fa:	2303      	movs	r3, #3
 80046fc:	e095      	b.n	800482a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046fe:	4b4e      	ldr	r3, [pc, #312]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f003 020c 	and.w	r2, r3, #12
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	429a      	cmp	r2, r3
 800470e:	d1eb      	bne.n	80046e8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d023      	beq.n	8004764 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0304 	and.w	r3, r3, #4
 8004724:	2b00      	cmp	r3, #0
 8004726:	d005      	beq.n	8004734 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004728:	4b43      	ldr	r3, [pc, #268]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	4a42      	ldr	r2, [pc, #264]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 800472e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004732:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0308 	and.w	r3, r3, #8
 800473c:	2b00      	cmp	r3, #0
 800473e:	d007      	beq.n	8004750 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004740:	4b3d      	ldr	r3, [pc, #244]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004748:	4a3b      	ldr	r2, [pc, #236]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 800474a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800474e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004750:	4b39      	ldr	r3, [pc, #228]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	4936      	ldr	r1, [pc, #216]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 800475e:	4313      	orrs	r3, r2
 8004760:	608b      	str	r3, [r1, #8]
 8004762:	e008      	b.n	8004776 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	2b80      	cmp	r3, #128	; 0x80
 8004768:	d105      	bne.n	8004776 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800476a:	4b33      	ldr	r3, [pc, #204]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	4a32      	ldr	r2, [pc, #200]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 8004770:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004774:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004776:	4b2f      	ldr	r3, [pc, #188]	; (8004834 <HAL_RCC_ClockConfig+0x260>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 030f 	and.w	r3, r3, #15
 800477e:	683a      	ldr	r2, [r7, #0]
 8004780:	429a      	cmp	r2, r3
 8004782:	d21d      	bcs.n	80047c0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004784:	4b2b      	ldr	r3, [pc, #172]	; (8004834 <HAL_RCC_ClockConfig+0x260>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f023 020f 	bic.w	r2, r3, #15
 800478c:	4929      	ldr	r1, [pc, #164]	; (8004834 <HAL_RCC_ClockConfig+0x260>)
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	4313      	orrs	r3, r2
 8004792:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004794:	f7fe f8d2 	bl	800293c <HAL_GetTick>
 8004798:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800479a:	e00a      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800479c:	f7fe f8ce 	bl	800293c <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e03b      	b.n	800482a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047b2:	4b20      	ldr	r3, [pc, #128]	; (8004834 <HAL_RCC_ClockConfig+0x260>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 030f 	and.w	r3, r3, #15
 80047ba:	683a      	ldr	r2, [r7, #0]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d1ed      	bne.n	800479c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 0304 	and.w	r3, r3, #4
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d008      	beq.n	80047de <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047cc:	4b1a      	ldr	r3, [pc, #104]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	4917      	ldr	r1, [pc, #92]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f003 0308 	and.w	r3, r3, #8
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d009      	beq.n	80047fe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047ea:	4b13      	ldr	r3, [pc, #76]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	00db      	lsls	r3, r3, #3
 80047f8:	490f      	ldr	r1, [pc, #60]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 80047fa:	4313      	orrs	r3, r2
 80047fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047fe:	f000 f825 	bl	800484c <HAL_RCC_GetSysClockFreq>
 8004802:	4602      	mov	r2, r0
 8004804:	4b0c      	ldr	r3, [pc, #48]	; (8004838 <HAL_RCC_ClockConfig+0x264>)
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	091b      	lsrs	r3, r3, #4
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	490c      	ldr	r1, [pc, #48]	; (8004840 <HAL_RCC_ClockConfig+0x26c>)
 8004810:	5ccb      	ldrb	r3, [r1, r3]
 8004812:	f003 031f 	and.w	r3, r3, #31
 8004816:	fa22 f303 	lsr.w	r3, r2, r3
 800481a:	4a0a      	ldr	r2, [pc, #40]	; (8004844 <HAL_RCC_ClockConfig+0x270>)
 800481c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800481e:	4b0a      	ldr	r3, [pc, #40]	; (8004848 <HAL_RCC_ClockConfig+0x274>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4618      	mov	r0, r3
 8004824:	f7fe f83e 	bl	80028a4 <HAL_InitTick>
 8004828:	4603      	mov	r3, r0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3718      	adds	r7, #24
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	40022000 	.word	0x40022000
 8004838:	40021000 	.word	0x40021000
 800483c:	04c4b400 	.word	0x04c4b400
 8004840:	08004dec 	.word	0x08004dec
 8004844:	20000b48 	.word	0x20000b48
 8004848:	20000b8c 	.word	0x20000b8c

0800484c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800484c:	b480      	push	{r7}
 800484e:	b087      	sub	sp, #28
 8004850:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004852:	4b2c      	ldr	r3, [pc, #176]	; (8004904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f003 030c 	and.w	r3, r3, #12
 800485a:	2b04      	cmp	r3, #4
 800485c:	d102      	bne.n	8004864 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800485e:	4b2a      	ldr	r3, [pc, #168]	; (8004908 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004860:	613b      	str	r3, [r7, #16]
 8004862:	e047      	b.n	80048f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004864:	4b27      	ldr	r3, [pc, #156]	; (8004904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f003 030c 	and.w	r3, r3, #12
 800486c:	2b08      	cmp	r3, #8
 800486e:	d102      	bne.n	8004876 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004870:	4b26      	ldr	r3, [pc, #152]	; (800490c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004872:	613b      	str	r3, [r7, #16]
 8004874:	e03e      	b.n	80048f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004876:	4b23      	ldr	r3, [pc, #140]	; (8004904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f003 030c 	and.w	r3, r3, #12
 800487e:	2b0c      	cmp	r3, #12
 8004880:	d136      	bne.n	80048f0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004882:	4b20      	ldr	r3, [pc, #128]	; (8004904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800488c:	4b1d      	ldr	r3, [pc, #116]	; (8004904 <HAL_RCC_GetSysClockFreq+0xb8>)
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	091b      	lsrs	r3, r3, #4
 8004892:	f003 030f 	and.w	r3, r3, #15
 8004896:	3301      	adds	r3, #1
 8004898:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2b03      	cmp	r3, #3
 800489e:	d10c      	bne.n	80048ba <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048a0:	4a1a      	ldr	r2, [pc, #104]	; (800490c <HAL_RCC_GetSysClockFreq+0xc0>)
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a8:	4a16      	ldr	r2, [pc, #88]	; (8004904 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048aa:	68d2      	ldr	r2, [r2, #12]
 80048ac:	0a12      	lsrs	r2, r2, #8
 80048ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80048b2:	fb02 f303 	mul.w	r3, r2, r3
 80048b6:	617b      	str	r3, [r7, #20]
      break;
 80048b8:	e00c      	b.n	80048d4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048ba:	4a13      	ldr	r2, [pc, #76]	; (8004908 <HAL_RCC_GetSysClockFreq+0xbc>)
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	fbb2 f3f3 	udiv	r3, r2, r3
 80048c2:	4a10      	ldr	r2, [pc, #64]	; (8004904 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048c4:	68d2      	ldr	r2, [r2, #12]
 80048c6:	0a12      	lsrs	r2, r2, #8
 80048c8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80048cc:	fb02 f303 	mul.w	r3, r2, r3
 80048d0:	617b      	str	r3, [r7, #20]
      break;
 80048d2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80048d4:	4b0b      	ldr	r3, [pc, #44]	; (8004904 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	0e5b      	lsrs	r3, r3, #25
 80048da:	f003 0303 	and.w	r3, r3, #3
 80048de:	3301      	adds	r3, #1
 80048e0:	005b      	lsls	r3, r3, #1
 80048e2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80048e4:	697a      	ldr	r2, [r7, #20]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ec:	613b      	str	r3, [r7, #16]
 80048ee:	e001      	b.n	80048f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80048f0:	2300      	movs	r3, #0
 80048f2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80048f4:	693b      	ldr	r3, [r7, #16]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	371c      	adds	r7, #28
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	40021000 	.word	0x40021000
 8004908:	00f42400 	.word	0x00f42400
 800490c:	007a1200 	.word	0x007a1200

08004910 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004910:	b480      	push	{r7}
 8004912:	b087      	sub	sp, #28
 8004914:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004916:	4b1e      	ldr	r3, [pc, #120]	; (8004990 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	f003 0303 	and.w	r3, r3, #3
 800491e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004920:	4b1b      	ldr	r3, [pc, #108]	; (8004990 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	091b      	lsrs	r3, r3, #4
 8004926:	f003 030f 	and.w	r3, r3, #15
 800492a:	3301      	adds	r3, #1
 800492c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	2b03      	cmp	r3, #3
 8004932:	d10c      	bne.n	800494e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004934:	4a17      	ldr	r2, [pc, #92]	; (8004994 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	fbb2 f3f3 	udiv	r3, r2, r3
 800493c:	4a14      	ldr	r2, [pc, #80]	; (8004990 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800493e:	68d2      	ldr	r2, [r2, #12]
 8004940:	0a12      	lsrs	r2, r2, #8
 8004942:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004946:	fb02 f303 	mul.w	r3, r2, r3
 800494a:	617b      	str	r3, [r7, #20]
    break;
 800494c:	e00c      	b.n	8004968 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800494e:	4a12      	ldr	r2, [pc, #72]	; (8004998 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	fbb2 f3f3 	udiv	r3, r2, r3
 8004956:	4a0e      	ldr	r2, [pc, #56]	; (8004990 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004958:	68d2      	ldr	r2, [r2, #12]
 800495a:	0a12      	lsrs	r2, r2, #8
 800495c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004960:	fb02 f303 	mul.w	r3, r2, r3
 8004964:	617b      	str	r3, [r7, #20]
    break;
 8004966:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004968:	4b09      	ldr	r3, [pc, #36]	; (8004990 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	0e5b      	lsrs	r3, r3, #25
 800496e:	f003 0303 	and.w	r3, r3, #3
 8004972:	3301      	adds	r3, #1
 8004974:	005b      	lsls	r3, r3, #1
 8004976:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004978:	697a      	ldr	r2, [r7, #20]
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004980:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004982:	687b      	ldr	r3, [r7, #4]
}
 8004984:	4618      	mov	r0, r3
 8004986:	371c      	adds	r7, #28
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr
 8004990:	40021000 	.word	0x40021000
 8004994:	007a1200 	.word	0x007a1200
 8004998:	00f42400 	.word	0x00f42400

0800499c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b086      	sub	sp, #24
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80049a4:	2300      	movs	r3, #0
 80049a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049a8:	2300      	movs	r3, #0
 80049aa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	f000 8098 	beq.w	8004aea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ba:	2300      	movs	r3, #0
 80049bc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049be:	4b43      	ldr	r3, [pc, #268]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10d      	bne.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049ca:	4b40      	ldr	r3, [pc, #256]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ce:	4a3f      	ldr	r2, [pc, #252]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049d4:	6593      	str	r3, [r2, #88]	; 0x58
 80049d6:	4b3d      	ldr	r3, [pc, #244]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049de:	60bb      	str	r3, [r7, #8]
 80049e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049e2:	2301      	movs	r3, #1
 80049e4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049e6:	4b3a      	ldr	r3, [pc, #232]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a39      	ldr	r2, [pc, #228]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80049ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80049f2:	f7fd ffa3 	bl	800293c <HAL_GetTick>
 80049f6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80049f8:	e009      	b.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049fa:	f7fd ff9f 	bl	800293c <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d902      	bls.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	74fb      	strb	r3, [r7, #19]
        break;
 8004a0c:	e005      	b.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a0e:	4b30      	ldr	r3, [pc, #192]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d0ef      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004a1a:	7cfb      	ldrb	r3, [r7, #19]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d159      	bne.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a20:	4b2a      	ldr	r3, [pc, #168]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a2a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d01e      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d019      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a3c:	4b23      	ldr	r3, [pc, #140]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a46:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a48:	4b20      	ldr	r3, [pc, #128]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a4e:	4a1f      	ldr	r2, [pc, #124]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a58:	4b1c      	ldr	r3, [pc, #112]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a5e:	4a1b      	ldr	r2, [pc, #108]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a68:	4a18      	ldr	r2, [pc, #96]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d016      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a7a:	f7fd ff5f 	bl	800293c <HAL_GetTick>
 8004a7e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a80:	e00b      	b.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a82:	f7fd ff5b 	bl	800293c <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d902      	bls.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	74fb      	strb	r3, [r7, #19]
            break;
 8004a98:	e006      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a9a:	4b0c      	ldr	r3, [pc, #48]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aa0:	f003 0302 	and.w	r3, r3, #2
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d0ec      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004aa8:	7cfb      	ldrb	r3, [r7, #19]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10b      	bne.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004aae:	4b07      	ldr	r3, [pc, #28]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ab4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abc:	4903      	ldr	r1, [pc, #12]	; (8004acc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004ac4:	e008      	b.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004ac6:	7cfb      	ldrb	r3, [r7, #19]
 8004ac8:	74bb      	strb	r3, [r7, #18]
 8004aca:	e005      	b.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004acc:	40021000 	.word	0x40021000
 8004ad0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ad4:	7cfb      	ldrb	r3, [r7, #19]
 8004ad6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ad8:	7c7b      	ldrb	r3, [r7, #17]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d105      	bne.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ade:	4ba6      	ldr	r3, [pc, #664]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ae2:	4aa5      	ldr	r2, [pc, #660]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ae4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ae8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d00a      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004af6:	4ba0      	ldr	r3, [pc, #640]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004afc:	f023 0203 	bic.w	r2, r3, #3
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	499c      	ldr	r1, [pc, #624]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0302 	and.w	r3, r3, #2
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d00a      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b18:	4b97      	ldr	r3, [pc, #604]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b1e:	f023 020c 	bic.w	r2, r3, #12
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	4994      	ldr	r1, [pc, #592]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0304 	and.w	r3, r3, #4
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d00a      	beq.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b3a:	4b8f      	ldr	r3, [pc, #572]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b40:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	498b      	ldr	r1, [pc, #556]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0308 	and.w	r3, r3, #8
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00a      	beq.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b5c:	4b86      	ldr	r3, [pc, #536]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b62:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	691b      	ldr	r3, [r3, #16]
 8004b6a:	4983      	ldr	r1, [pc, #524]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0320 	and.w	r3, r3, #32
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d00a      	beq.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b7e:	4b7e      	ldr	r3, [pc, #504]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b84:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	695b      	ldr	r3, [r3, #20]
 8004b8c:	497a      	ldr	r1, [pc, #488]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d00a      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ba0:	4b75      	ldr	r3, [pc, #468]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	4972      	ldr	r1, [pc, #456]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00a      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004bc2:	4b6d      	ldr	r3, [pc, #436]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bc8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	69db      	ldr	r3, [r3, #28]
 8004bd0:	4969      	ldr	r1, [pc, #420]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00a      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004be4:	4b64      	ldr	r3, [pc, #400]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a1b      	ldr	r3, [r3, #32]
 8004bf2:	4961      	ldr	r1, [pc, #388]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00a      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c06:	4b5c      	ldr	r3, [pc, #368]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c0c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c14:	4958      	ldr	r1, [pc, #352]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c16:	4313      	orrs	r3, r2
 8004c18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d015      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c28:	4b53      	ldr	r3, [pc, #332]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c2e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c36:	4950      	ldr	r1, [pc, #320]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c46:	d105      	bne.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c48:	4b4b      	ldr	r3, [pc, #300]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	4a4a      	ldr	r2, [pc, #296]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c52:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d015      	beq.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c60:	4b45      	ldr	r3, [pc, #276]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c66:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c6e:	4942      	ldr	r1, [pc, #264]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c70:	4313      	orrs	r3, r2
 8004c72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c7e:	d105      	bne.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c80:	4b3d      	ldr	r3, [pc, #244]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	4a3c      	ldr	r2, [pc, #240]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c8a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d015      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004c98:	4b37      	ldr	r3, [pc, #220]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c9e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca6:	4934      	ldr	r1, [pc, #208]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cb2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004cb6:	d105      	bne.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cb8:	4b2f      	ldr	r3, [pc, #188]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	4a2e      	ldr	r2, [pc, #184]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cbe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cc2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d015      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cd0:	4b29      	ldr	r3, [pc, #164]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cd6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cde:	4926      	ldr	r1, [pc, #152]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004cee:	d105      	bne.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cf0:	4b21      	ldr	r3, [pc, #132]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	4a20      	ldr	r2, [pc, #128]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cfa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d015      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d08:	4b1b      	ldr	r3, [pc, #108]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d0e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d16:	4918      	ldr	r1, [pc, #96]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d26:	d105      	bne.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d28:	4b13      	ldr	r3, [pc, #76]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	4a12      	ldr	r2, [pc, #72]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d32:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d015      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004d40:	4b0d      	ldr	r3, [pc, #52]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d46:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d4e:	490a      	ldr	r1, [pc, #40]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d5e:	d105      	bne.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004d60:	4b05      	ldr	r3, [pc, #20]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	4a04      	ldr	r2, [pc, #16]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d6a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004d6c:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3718      	adds	r7, #24
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	40021000 	.word	0x40021000

08004d7c <__libc_init_array>:
 8004d7c:	b570      	push	{r4, r5, r6, lr}
 8004d7e:	4d0d      	ldr	r5, [pc, #52]	; (8004db4 <__libc_init_array+0x38>)
 8004d80:	4c0d      	ldr	r4, [pc, #52]	; (8004db8 <__libc_init_array+0x3c>)
 8004d82:	1b64      	subs	r4, r4, r5
 8004d84:	10a4      	asrs	r4, r4, #2
 8004d86:	2600      	movs	r6, #0
 8004d88:	42a6      	cmp	r6, r4
 8004d8a:	d109      	bne.n	8004da0 <__libc_init_array+0x24>
 8004d8c:	4d0b      	ldr	r5, [pc, #44]	; (8004dbc <__libc_init_array+0x40>)
 8004d8e:	4c0c      	ldr	r4, [pc, #48]	; (8004dc0 <__libc_init_array+0x44>)
 8004d90:	f000 f820 	bl	8004dd4 <_init>
 8004d94:	1b64      	subs	r4, r4, r5
 8004d96:	10a4      	asrs	r4, r4, #2
 8004d98:	2600      	movs	r6, #0
 8004d9a:	42a6      	cmp	r6, r4
 8004d9c:	d105      	bne.n	8004daa <__libc_init_array+0x2e>
 8004d9e:	bd70      	pop	{r4, r5, r6, pc}
 8004da0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004da4:	4798      	blx	r3
 8004da6:	3601      	adds	r6, #1
 8004da8:	e7ee      	b.n	8004d88 <__libc_init_array+0xc>
 8004daa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dae:	4798      	blx	r3
 8004db0:	3601      	adds	r6, #1
 8004db2:	e7f2      	b.n	8004d9a <__libc_init_array+0x1e>
 8004db4:	08004dfc 	.word	0x08004dfc
 8004db8:	08004dfc 	.word	0x08004dfc
 8004dbc:	08004dfc 	.word	0x08004dfc
 8004dc0:	08004e00 	.word	0x08004e00

08004dc4 <memset>:
 8004dc4:	4402      	add	r2, r0
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d100      	bne.n	8004dce <memset+0xa>
 8004dcc:	4770      	bx	lr
 8004dce:	f803 1b01 	strb.w	r1, [r3], #1
 8004dd2:	e7f9      	b.n	8004dc8 <memset+0x4>

08004dd4 <_init>:
 8004dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dd6:	bf00      	nop
 8004dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dda:	bc08      	pop	{r3}
 8004ddc:	469e      	mov	lr, r3
 8004dde:	4770      	bx	lr

08004de0 <_fini>:
 8004de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004de2:	bf00      	nop
 8004de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004de6:	bc08      	pop	{r3}
 8004de8:	469e      	mov	lr, r3
 8004dea:	4770      	bx	lr
