

================================================================
== Vitis HLS Report for 'needwun_Pipeline_fill_in'
================================================================
* Date:           Sat Apr  5 08:32:42 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.501 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.295 us|  1.295 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- fill_in  |      257|      257|         4|          2|          1|   128|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_idx_2 = alloca i32 1"   --->   Operation 9 'alloca' 'a_idx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%max_1 = alloca i32 1"   --->   Operation 10 'alloca' 'max_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_shl2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_shl2"   --->   Operation 11 'read' 'p_shl2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln28_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln28"   --->   Operation 12 'read' 'zext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln29_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln29"   --->   Operation 13 'read' 'zext_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln39_3_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %add_ln39_3"   --->   Operation 14 'read' 'add_ln39_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%SEQB_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %SEQB_load"   --->   Operation 15 'read' 'SEQB_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%M_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %M_load"   --->   Operation 16 'read' 'M_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln28_cast = zext i8 %zext_ln28_read"   --->   Operation 17 'zext' 'zext_ln28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln29_cast = zext i14 %zext_ln29_read"   --->   Operation 18 'zext' 'zext_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ptr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQA, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %M_load_read, i32 %max_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 1, i8 %a_idx_2"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%a_idx = load i8 %a_idx_2"   --->   Operation 27 'load' 'a_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.58ns)   --->   "%icmp_ln29 = icmp_eq  i8 %a_idx, i8 129" [nw.c:29]   --->   Operation 29 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body16.split_ifconv, void %for.inc77.exitStub" [nw.c:29]   --->   Operation 31 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_18 = trunc i8 %a_idx"   --->   Operation 32 'trunc' 'empty_18' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i8 %a_idx" [nw.c:30]   --->   Operation 33 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln30 = add i7 %empty_18, i7 127" [nw.c:30]   --->   Operation 34 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i7 %add_ln30" [nw.c:30]   --->   Operation 35 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%SEQA_addr = getelementptr i8 %SEQA, i64 0, i64 %zext_ln30_1" [nw.c:30]   --->   Operation 36 'getelementptr' 'SEQA_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.56ns)   --->   "%SEQA_load = load i7 %SEQA_addr" [nw.c:30]   --->   Operation 37 'load' 'SEQA_load' <Predicate = (!icmp_ln29)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln39 = add i15 %add_ln39_3_read, i15 %zext_ln30" [nw.c:39]   --->   Operation 38 'add' 'add_ln39' <Predicate = (!icmp_ln29)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i15 %add_ln39" [nw.c:39]   --->   Operation 39 'zext' 'zext_ln39' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln39" [nw.c:39]   --->   Operation 40 'getelementptr' 'M_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.24ns)   --->   "%M_load_1 = load i15 %M_addr" [nw.c:39]   --->   Operation 41 'load' 'M_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16641> <RAM>
ST_1 : Operation 42 [1/1] (0.76ns)   --->   "%add_ln40 = add i15 %zext_ln30, i15 %zext_ln29_cast" [nw.c:40]   --->   Operation 42 'add' 'add_ln40' <Predicate = (!icmp_ln29)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i15 %add_ln40" [nw.c:40]   --->   Operation 43 'zext' 'zext_ln40' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr i32 %M, i64 0, i64 %zext_ln40" [nw.c:40]   --->   Operation 44 'getelementptr' 'M_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.24ns)   --->   "%M_load_2 = load i15 %M_addr_1" [nw.c:40]   --->   Operation 45 'load' 'M_load_2' <Predicate = (!icmp_ln29)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16641> <RAM>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%max_1_load = load i32 %max_1" [nw.c:41]   --->   Operation 46 'load' 'max_1_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln30_cast12 = zext i8 %a_idx"   --->   Operation 47 'zext' 'trunc_ln30_cast12' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.56ns)   --->   "%SEQA_load = load i7 %SEQA_addr" [nw.c:30]   --->   Operation 48 'load' 'SEQA_load' <Predicate = (!icmp_ln29)> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%icmp_ln30 = icmp_eq  i8 %SEQA_load, i8 %SEQB_load_read" [nw.c:30]   --->   Operation 49 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node up_left)   --->   "%select_ln39 = select i1 %icmp_ln30, i32 1, i32 4294967295" [nw.c:39]   --->   Operation 50 'select' 'select_ln39' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 51 'load' 'reuse_reg_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 52 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (1.24ns)   --->   "%M_load_1 = load i15 %M_addr" [nw.c:39]   --->   Operation 53 'load' 'M_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16641> <RAM>
ST_2 : Operation 54 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln39" [nw.c:39]   --->   Operation 54 'icmp' 'addr_cmp' <Predicate = (!icmp_ln29)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node up_left)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %M_load_1" [nw.c:39]   --->   Operation 55 'select' 'reuse_select' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.88ns) (out node of the LUT)   --->   "%up_left = add i32 %reuse_select, i32 %select_ln39" [nw.c:39]   --->   Operation 56 'add' 'up_left' <Predicate = (!icmp_ln29)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/2] (1.24ns)   --->   "%M_load_2 = load i15 %M_addr_1" [nw.c:40]   --->   Operation 57 'load' 'M_load_2' <Predicate = (!icmp_ln29)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16641> <RAM>
ST_2 : Operation 58 [1/1] (0.88ns)   --->   "%up = add i32 %M_load_2, i32 4294967295" [nw.c:40]   --->   Operation 58 'add' 'up' <Predicate = (!icmp_ln29)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%left = add i32 %max_1_load, i32 4294967295" [nw.c:41]   --->   Operation 59 'add' 'left' <Predicate = (!icmp_ln29)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.85ns)   --->   "%icmp_ln43 = icmp_sgt  i32 %up, i32 %left" [nw.c:43]   --->   Operation 60 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln29)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.22ns)   --->   "%select_ln43 = select i1 %icmp_ln43, i32 %up, i32 %left" [nw.c:43]   --->   Operation 61 'select' 'select_ln43' <Predicate = (!icmp_ln29)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln45_1 = add i9 %zext_ln28_cast, i9 %trunc_ln30_cast12" [nw.c:45]   --->   Operation 62 'add' 'add_ln45_1' <Predicate = (!icmp_ln29)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln29 = add i8 %a_idx, i8 1" [nw.c:29]   --->   Operation 63 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln29 = store i8 %add_ln29, i8 %a_idx_2" [nw.c:29]   --->   Operation 64 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.38>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 65 [1/1] (0.85ns)   --->   "%icmp_ln43_1 = icmp_sgt  i32 %up_left, i32 %select_ln43" [nw.c:43]   --->   Operation 65 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.22ns)   --->   "%max = select i1 %icmp_ln43_1, i32 %up_left, i32 %select_ln43" [nw.c:43]   --->   Operation 66 'select' 'max' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i9 %add_ln45_1" [nw.c:45]   --->   Operation 67 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.77ns)   --->   "%add_ln45 = add i15 %zext_ln45, i15 %p_shl2_read" [nw.c:45]   --->   Operation 68 'add' 'add_ln45' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i15 %add_ln45" [nw.c:45]   --->   Operation 69 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln43 = store i32 %max, i32 %reuse_reg" [nw.c:43]   --->   Operation 70 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln45 = store i64 %zext_ln45_1, i64 %reuse_addr_reg" [nw.c:45]   --->   Operation 71 'store' 'store_ln45' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 72 [1/1] (0.85ns)   --->   "%icmp_ln46 = icmp_eq  i32 %left, i32 %max" [nw.c:46]   --->   Operation 72 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%ptr_addr = getelementptr i8 %ptr, i64 0, i64 %zext_ln45_1" [nw.c:51]   --->   Operation 73 'getelementptr' 'ptr_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.85ns)   --->   "%icmp_ln48 = icmp_eq  i32 %max, i32 %up" [nw.c:48]   --->   Operation 74 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%select_ln46 = select i1 %icmp_ln46, i7 60, i7 94" [nw.c:46]   --->   Operation 75 'select' 'select_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%or_ln46 = or i1 %icmp_ln46, i1 %icmp_ln48" [nw.c:46]   --->   Operation 76 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln46_1 = select i1 %or_ln46, i7 %select_ln46, i7 92" [nw.c:46]   --->   Operation 77 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %select_ln46_1" [nw.c:47]   --->   Operation 78 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.24ns)   --->   "%store_ln47 = store i8 %zext_ln47, i15 %ptr_addr" [nw.c:47]   --->   Operation 79 'store' 'store_ln47' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16641> <RAM>
ST_3 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln29 = store i32 %max, i32 %max_1" [nw.c:29]   --->   Operation 80 'store' 'store_ln29' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.24>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [nw.c:17]   --->   Operation 81 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%M_addr_2 = getelementptr i32 %M, i64 0, i64 %zext_ln45_1" [nw.c:45]   --->   Operation 82 'getelementptr' 'M_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.24ns)   --->   "%store_ln45 = store i32 %max, i15 %M_addr_2" [nw.c:45]   --->   Operation 83 'store' 'store_ln45' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16641> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body16" [nw.c:29]   --->   Operation 84 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	'alloca' operation ('a_idx') [12]  (0 ns)
	'load' operation ('a_idx') on local variable 'a_idx' [31]  (0 ns)
	'add' operation ('add_ln39', nw.c:39) [48]  (0.775 ns)
	'getelementptr' operation ('M_addr', nw.c:39) [50]  (0 ns)
	'load' operation ('M_load_1', nw.c:39) on array 'M' [53]  (1.25 ns)

 <State 2>: 3.21ns
The critical path consists of the following:
	'load' operation ('M_load_2', nw.c:40) on array 'M' [60]  (1.25 ns)
	'add' operation ('up', nw.c:40) [61]  (0.88 ns)
	'icmp' operation ('icmp_ln43', nw.c:43) [63]  (0.859 ns)
	'select' operation ('select_ln43', nw.c:43) [64]  (0.227 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln43_1', nw.c:43) [65]  (0.859 ns)
	'select' operation ('max', nw.c:43) [66]  (0.227 ns)
	'icmp' operation ('icmp_ln46', nw.c:46) [75]  (0.859 ns)
	'select' operation ('select_ln46', nw.c:46) [78]  (0 ns)
	'select' operation ('select_ln46_1', nw.c:46) [80]  (0.308 ns)
	'store' operation ('store_ln47', nw.c:47) of variable 'zext_ln47', nw.c:47 on array 'ptr' [82]  (1.25 ns)

 <State 4>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('M_addr_2', nw.c:45) [71]  (0 ns)
	'store' operation ('store_ln45', nw.c:45) of variable 'max', nw.c:43 on array 'M' [72]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
