
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.49

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.23 source latency last_grant_idx[1]$_DFFE_PN0P_/CLK ^
  -0.23 target latency grant[2]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: valid$_DFF_PN0_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.19    0.97    1.17 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net21 (net)
                  0.19    0.00    1.17 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.08    0.21    0.24    1.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.21    0.00    1.41 ^ valid$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.41   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.02    0.04    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.23 ^ valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.23   clock reconvergence pessimism
                          0.24    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  0.93   slack (MET)


Startpoint: request[0] (input port clocked by core_clock)
Endpoint: last_grant_idx[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ request[0] (in)
                                         request[0] (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.16    0.15    0.17    0.37 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.16    0.02    0.38 ^ _182_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.04    0.12    0.13    0.52 v _182_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _099_ (net)
                  0.12    0.00    0.52 v _183_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.11    0.10    0.61 ^ _183_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _100_ (net)
                  0.11    0.00    0.61 ^ _184_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     4    0.04    0.17    0.20    0.81 ^ _184_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _004_ (net)
                  0.17    0.00    0.81 ^ _285_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.09    0.07    0.88 v _285_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _006_ (net)
                  0.09    0.00    0.88 v last_grant_idx[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.88   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.02    0.04    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.23 ^ last_grant_idx[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.23   clock reconvergence pessimism
                          0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.61   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: last_grant_idx[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.19    0.97    1.17 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net21 (net)
                  0.19    0.00    1.17 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.08    0.21    0.24    1.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.21    0.00    1.41 ^ last_grant_idx[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.41   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.02    0.04    0.11   10.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.23 ^ last_grant_idx[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.23   clock reconvergence pessimism
                          0.09   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: last_grant_idx[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.02    0.04    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.23 ^ last_grant_idx[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.21    0.42    0.73    0.96 ^ last_grant_idx[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net18 (net)
                  0.42    0.00    0.97 ^ _277_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     5    0.10    0.22    0.16    1.13 v _277_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _129_ (net)
                  0.22    0.00    1.13 v _288_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
    10    0.14    0.28    0.53    1.67 ^ _288_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _132_ (net)
                  0.28    0.01    1.67 ^ _160_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.13    0.29    1.96 v _160_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _080_ (net)
                  0.13    0.00    1.96 v _163_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.06    0.18    0.32    2.28 v _163_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _083_ (net)
                  0.18    0.00    2.28 v _197_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     3    0.07    0.20    0.16    2.44 ^ _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _113_ (net)
                  0.20    0.00    2.44 ^ _198_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.17    0.14    2.58 v _198_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _125_ (net)
                  0.17    0.00    2.59 v _287_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.16    0.29    2.88 v _287_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _127_ (net)
                  0.16    0.00    2.88 v _203_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    2.96 ^ _203_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _118_ (net)
                  0.09    0.00    2.96 ^ _204_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.15    0.09    3.04 v _204_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _119_ (net)
                  0.15    0.00    3.04 v _209_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.04    0.32    0.23    3.27 ^ _209_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _010_ (net)
                  0.32    0.00    3.27 ^ _248_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.05    0.20    0.24    3.51 ^ _248_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _049_ (net)
                  0.20    0.00    3.51 ^ _279_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    3.58 v _279_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _073_ (net)
                  0.10    0.00    3.58 v _280_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.20    0.14    3.72 ^ _280_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _148_ (net)
                  0.20    0.00    3.72 ^ _296_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.10    0.32    4.05 v _296_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _150_ (net)
                  0.10    0.00    4.05 v _191_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.04    0.13    0.23    4.28 v _191_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _107_ (net)
                  0.13    0.00    4.28 v _252_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     5    0.08    0.35    0.23    4.52 ^ _252_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _053_ (net)
                  0.35    0.00    4.52 ^ _282_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.07    0.16    4.68 ^ _282_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _075_ (net)
                  0.07    0.00    4.68 ^ _283_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15    4.82 ^ _283_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _152_ (net)
                  0.08    0.00    4.82 ^ _297_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.04    0.16    0.24    5.06 ^ _297_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _153_ (net)
                  0.16    0.00    5.06 ^ _238_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.02    0.23    0.13    5.19 v _238_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _039_ (net)
                  0.23    0.00    5.20 v _241_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.14    0.14    5.33 ^ _241_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _042_ (net)
                  0.14    0.00    5.33 ^ _242_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     2    0.02    0.17    0.13    5.46 v _242_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _043_ (net)
                  0.17    0.00    5.46 v _243_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     3    0.04    0.52    0.36    5.82 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _044_ (net)
                  0.52    0.00    5.82 ^ _244_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.03    0.23    0.15    5.97 v _244_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _045_ (net)
                  0.23    0.00    5.97 v _261_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
     5    0.06    0.59    0.37    6.35 ^ _261_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _062_ (net)
                  0.59    0.00    6.35 ^ _268_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.25    6.60 ^ _268_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _000_ (net)
                  0.09    0.00    6.60 ^ grant[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.60   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.02    0.04    0.11   10.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.23 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                         -0.14   10.10   library setup time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -6.60   data arrival time
-----------------------------------------------------------------------------
                                  3.49   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: last_grant_idx[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.19    0.97    1.17 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net21 (net)
                  0.19    0.00    1.17 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.08    0.21    0.24    1.41 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.21    0.00    1.41 ^ last_grant_idx[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.41   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.02    0.04    0.11   10.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.23 ^ last_grant_idx[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.23   clock reconvergence pessimism
                          0.09   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: last_grant_idx[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.02    0.04    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.23 ^ last_grant_idx[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.21    0.42    0.73    0.96 ^ last_grant_idx[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net18 (net)
                  0.42    0.00    0.97 ^ _277_/I (gf180mcu_fd_sc_mcu9t5v0__inv_3)
     5    0.10    0.22    0.16    1.13 v _277_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
                                         _129_ (net)
                  0.22    0.00    1.13 v _288_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
    10    0.14    0.28    0.53    1.67 ^ _288_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _132_ (net)
                  0.28    0.01    1.67 ^ _160_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.03    0.13    0.29    1.96 v _160_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _080_ (net)
                  0.13    0.00    1.96 v _163_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.06    0.18    0.32    2.28 v _163_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _083_ (net)
                  0.18    0.00    2.28 v _197_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     3    0.07    0.20    0.16    2.44 ^ _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _113_ (net)
                  0.20    0.00    2.44 ^ _198_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.17    0.14    2.58 v _198_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _125_ (net)
                  0.17    0.00    2.59 v _287_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.16    0.29    2.88 v _287_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _127_ (net)
                  0.16    0.00    2.88 v _203_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    2.96 ^ _203_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _118_ (net)
                  0.09    0.00    2.96 ^ _204_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.15    0.09    3.04 v _204_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _119_ (net)
                  0.15    0.00    3.04 v _209_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.04    0.32    0.23    3.27 ^ _209_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _010_ (net)
                  0.32    0.00    3.27 ^ _248_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.05    0.20    0.24    3.51 ^ _248_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _049_ (net)
                  0.20    0.00    3.51 ^ _279_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    3.58 v _279_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _073_ (net)
                  0.10    0.00    3.58 v _280_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.20    0.14    3.72 ^ _280_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _148_ (net)
                  0.20    0.00    3.72 ^ _296_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.02    0.10    0.32    4.05 v _296_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _150_ (net)
                  0.10    0.00    4.05 v _191_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.04    0.13    0.23    4.28 v _191_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _107_ (net)
                  0.13    0.00    4.28 v _252_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     5    0.08    0.35    0.23    4.52 ^ _252_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _053_ (net)
                  0.35    0.00    4.52 ^ _282_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.07    0.16    4.68 ^ _282_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _075_ (net)
                  0.07    0.00    4.68 ^ _283_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.15    4.82 ^ _283_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _152_ (net)
                  0.08    0.00    4.82 ^ _297_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.04    0.16    0.24    5.06 ^ _297_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _153_ (net)
                  0.16    0.00    5.06 ^ _238_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.02    0.23    0.13    5.19 v _238_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _039_ (net)
                  0.23    0.00    5.20 v _241_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.14    0.14    5.33 ^ _241_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _042_ (net)
                  0.14    0.00    5.33 ^ _242_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     2    0.02    0.17    0.13    5.46 v _242_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _043_ (net)
                  0.17    0.00    5.46 v _243_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     3    0.04    0.52    0.36    5.82 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _044_ (net)
                  0.52    0.00    5.82 ^ _244_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.03    0.23    0.15    5.97 v _244_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _045_ (net)
                  0.23    0.00    5.97 v _261_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
     5    0.06    0.59    0.37    6.35 ^ _261_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _062_ (net)
                  0.59    0.00    6.35 ^ _268_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.25    6.60 ^ _268_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _000_ (net)
                  0.09    0.00    6.60 ^ grant[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  6.60   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.11    0.07    0.12   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.02    0.04    0.11   10.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00   10.23 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                         -0.14   10.10   library setup time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -6.60   data arrival time
-----------------------------------------------------------------------------
                                  3.49   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.2148234844207764

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7910

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.24326954782009125

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9023

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: last_grant_idx[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.23 ^ last_grant_idx[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.73    0.96 ^ last_grant_idx[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.17    1.13 v _277_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_3)
   0.54    1.67 ^ _288_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.29    1.96 v _160_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.32    2.28 v _163_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.16    2.44 ^ _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.14    2.58 v _198_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.29    2.88 v _287_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.08    2.96 ^ _203_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.09    3.04 v _204_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.23    3.27 ^ _209_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.24    3.51 ^ _248_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.07    3.58 v _279_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.14    3.72 ^ _280_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.32    4.05 v _296_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.23    4.28 v _191_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.24    4.52 ^ _252_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.16    4.68 ^ _282_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.15    4.82 ^ _283_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.24    5.06 ^ _297_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.14    5.19 v _238_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
   0.14    5.33 ^ _241_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.13    5.46 v _242_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
   0.36    5.82 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.15    5.97 v _244_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.37    6.35 ^ _261_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
   0.26    6.60 ^ _268_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.00    6.60 ^ grant[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           6.60   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11   10.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.23 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.23   clock reconvergence pessimism
  -0.14   10.10   library setup time
          10.10   data required time
---------------------------------------------------------
          10.10   data required time
          -6.60   data arrival time
---------------------------------------------------------
           3.49   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: last_grant_idx[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: last_grant_idx[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.23 ^ last_grant_idx[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.53    0.76 v last_grant_idx[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.18    0.94 ^ _278_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.06    1.00 v _285_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    1.00 v last_grant_idx[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           1.00   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.23 ^ last_grant_idx[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00    0.23   clock reconvergence pessimism
   0.04    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -1.00   data arrival time
---------------------------------------------------------
           0.72   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2350

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2349

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
6.6026

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.4949

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
52.932178

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.19e-03   7.98e-04   4.29e-09   2.99e-03   7.0%
Combinational          2.20e-02   1.49e-02   4.17e-08   3.69e-02  86.8%
Clock                  2.13e-03   4.93e-04   6.38e-07   2.62e-03   6.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.63e-02   1.62e-02   6.84e-07   4.25e-02 100.0%
                          61.9%      38.1%       0.0%
