Time resolution is 1 ps
$stop called at time : 64 ns : File "C:/Projects/FPGA-Intro/Starter Code/Starter Code.srcs/sim_1/new/sim_encoder.v" Line 48
