I 000050 55 973           1547992289549 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1547992289550 2019.01.20 14:51:29)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 8d8a8a83dcdadb9bd98b98d7898b8e8b888a8f8b89)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000050 55 1068          1547992289538 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1547992289539 2019.01.20 14:51:29)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 7e787d7e29292f697f7e6d242e782d787b797c797e)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000042 55 419 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 167 (tutorvhdl_tb))
	(_version vde)
	(_time 1547991937423 2019.01.20 14:45:37)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 01540107055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 3945          1547992289528 Top
(_unit VHDL(top 0 27(top 0 37))
	(_version vde)
	(_time 1547992289529 2019.01.20 14:51:29)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 7e78797f7d282a697c2938252f797a7828797e797a)
	(_coverage d)
	(_ent
		(_time 1547992278602)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 52(_ent (_in))))
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CLR -1 0 54(_ent (_in))))
				(_port(_int CEO -1 0 55(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 43(_ent (_in))))
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int CLR -1 0 45(_ent (_in))))
				(_port(_int PUSH -1 0 46(_ent (_in))))
				(_port(_int PE -1 0 47(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CE -1 0 60(_ent (_in))))
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int ENTER -1 0 62(_ent (_in))))
				(_port(_int PASSWORD 2 0 63(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 64(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 80(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 88(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(PUSH))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 97(_comp TutorVHDL)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_implicit)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int PUSH -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 70(_arch(_uni))))
		(_sig(_int NET105 -1 0 71(_arch(_uni))))
		(_sig(_int NET210 -1 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 73(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 74(_arch(_uni))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(5))(_sens(0)))))
			(line__116(_arch 1 0 116(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(8(4)))(_sens(3(0))))))
			(line__117(_arch 2 0 117(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(8(5)))(_sens(3(1))))))
			(line__118(_arch 3 0 118(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(8(6)))(_sens(3(2))))))
			(line__119(_arch 4 0 119(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(8(7)))(_sens(3(3))))))
			(line__122(_arch 5 0 122(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(4(0)))(_sens(9(5))))))
			(line__123(_arch 6 0 123(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(4(1)))(_sens(9(6))))))
			(line__124(_arch 7 0 124(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(4(2)))(_sens(9(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1944          1547992289513 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547992289514 2019.01.20 14:51:29)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 5e58595c0e080e480c584c05095856585a580d595a)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(5)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1806          1547991937416 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 35))
	(_version vde)
	(_time 1547991937417 2019.01.20 14:45:37)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 01540106055751175203135a560709070507520457)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 39(_ent (_in))))
				(_port(_int CE -1 0 40(_ent (_in))))
				(_port(_int ENTER -1 0 41(_ent (_in))))
				(_port(_int PASSWORD 0 0 42(_ent (_in))))
				(_port(_int Q 1 0 43(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 54(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CE)(CE))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 43(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 47(_arch(_uni))))
		(_sig(_int CE -1 0 48(_arch(_uni))))
		(_sig(_int ENTER -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 51(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 51(_arch(_uni))))
		(_prcs
			(CE_STIMULUS(_arch 0 0 64(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 78(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 92(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 101(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000050 55 1944          1547992387982 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547992387983 2019.01.20 14:53:07)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 131d1315154543054115014844151b151715401417)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(5)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4105          1547992387997 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1547992387998 2019.01.20 14:53:07)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 222c22267674763520776479732526247425222526)
	(_coverage d)
	(_ent
		(_time 1547992387995)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(PUSH))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int PUSH -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1068          1547992388008 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1547992388009 2019.01.20 14:53:08)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 222c26272275733523223178722471242725202522)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1547992388017 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1547992388018 2019.01.20 14:53:08)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 323d32373565642466342768363431343735303436)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000050 55 1944          1547992416167 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547992416168 2019.01.20 14:53:36)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 1f1819194c494f094d190d44481917191b194c181b)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(5)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4105          1547992416182 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1547992416183 2019.01.20 14:53:36)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 2e29282a2d787a392c7b68757f292a2878292e292a)
	(_coverage d)
	(_ent
		(_time 1547992387994)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(PUSH))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int PUSH -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1068          1547992416192 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1547992416193 2019.01.20 14:53:36)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 3e393c3a69696f293f3e2d646e386d383b393c393e)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1547992416202 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1547992416203 2019.01.20 14:53:36)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 3e38383b6e6968286a382b643a383d383b393c383a)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1809          1547992416213 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1547992416214 2019.01.20 14:53:36)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4d4a4b4e1c1b1d5b1e4f5f161a4b454b494b1e481b)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1547992416217 2019.01.20 14:53:36)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 4d4a4b4f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1547992516039 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547992516040 2019.01.20 14:55:16)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 424d4e41451412541044501915444a444644114546)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(5)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1547992516054 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1547992516055 2019.01.20 14:55:16)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 515e5d52060705465304170a005655570756515655)
	(_coverage d)
	(_ent
		(_time 1547992516052)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1068          1547992516064 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1547992516065 2019.01.20 14:55:16)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 515e5953520600465051420b015702575456535651)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1547992516074 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1547992516075 2019.01.20 14:55:16)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 707e7c71752726662476652a747673767577727674)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1809          1547992516085 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1547992516086 2019.01.20 14:55:16)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 707f7c70752620662372622b277678767476237526)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1547992516089 2019.01.20 14:55:16)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 707f7c71752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1547992538534 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547992538535 2019.01.20 14:55:38)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 26742223257076307420347d71202e202220752122)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(5)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1547992538549 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1547992538550 2019.01.20 14:55:38)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 35673130666361223760736e643231336332353231)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1068          1547992538559 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1547992538560 2019.01.20 14:55:38)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 35673531326264223435266f653366333032373235)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1547992538569 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1547992538570 2019.01.20 14:55:38)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 45164147451213531143501f414346434042474341)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1809          1547992538580 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1547992538581 2019.01.20 14:55:38)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 54065056550204420756460f03525c525052075102)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1547992538584 2019.01.20 14:55:38)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 54065057550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1547992594162 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547992594163 2019.01.20 14:56:34)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 6f3a626e3c393f793d697d34386967696b693c686b)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(5)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1809          1547992594399 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1547992594400 2019.01.20 14:56:34)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 590c0c5b550f094f0a5b4b020e5f515f5d5f0a5c0f)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1547992594403 2019.01.20 14:56:34)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 590c0c5a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1547993320826 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547993320827 2019.01.20 15:08:40)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code feaaacafaea8aee8acf8eca5a9f8f6f8faf8adf9fa)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(5)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1809          1547993321050 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1547993321051 2019.01.20 15:08:41)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d98add8ad58f89cf8adbcb828edfd1dfdddf8adc8f)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1547993321054 2019.01.20 15:08:41)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d98add8bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1547993632813 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547993632814 2019.01.20 15:13:52)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code afa1a9f9fcf9ffb9fda9bdf4f8a9a7a9aba9fca8ab)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(5)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1547993632832 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1547993632833 2019.01.20 15:13:52)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code beb0b8eabde8eaa9bcebf8e5efb9bab8e8b9beb9ba)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1068          1547993632842 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1547993632843 2019.01.20 15:13:52)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code cec0cc9a99999fd9cfcedd949ec89dc8cbc9ccc9ce)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1547993632852 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1547993632853 2019.01.20 15:13:52)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code cec1c89b9e9998d89ac8db94cac8cdc8cbc9ccc8ca)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1809          1547993632863 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1547993632864 2019.01.20 15:13:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code ded0d88d8e888ec88ddccc8589d8d6d8dad88ddb88)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1547993632867 2019.01.20 15:13:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code ded0d88c8e8889c9dadfcc848ad88bd8ddd8d6db88)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1547993640280 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547993640281 2019.01.20 15:14:00)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code dc8a8e8f8a8a8cca8edace878bdad4dad8da8fdbd8)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(3)(5)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 1809          1547993640516 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1547993640517 2019.01.20 15:14:00)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c693c292c59096d095c4d49d91c0cec0c2c095c390)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1547993640520 2019.01.20 15:14:00)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c693c293c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1547995568533 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547995568534 2019.01.20 15:46:08)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 16104110154046004410044d41101e101210451112)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(5)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1547995568548 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1547995568549 2019.01.20 15:46:08)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 25237221767371322770637e742221237322252221)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1068          1547995568560 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1547995568561 2019.01.20 15:46:08)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 35336631326264223435266f653366333032373235)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1547995568570 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1547995568571 2019.01.20 15:46:08)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 35326230356263236133206f313336333032373331)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1809          1547995568580 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1547995568581 2019.01.20 15:46:08)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 44421347451214521746561f13424c424042174112)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1547995568584 2019.01.20 15:46:08)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 44421346451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1547995578047 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547995578048 2019.01.20 15:46:18)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 41424442451711571347531a164749474547124645)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(5)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1547995578062 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1547995578063 2019.01.20 15:46:18)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 51525452060705465304170a005655570756515655)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1068          1547995578072 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1547995578073 2019.01.20 15:46:18)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 51525053520600465051420b015702575456535651)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1547995578081 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1547995578082 2019.01.20 15:46:18)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 60626560653736763466753a646663666567626664)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1809          1547995578091 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1547995578092 2019.01.20 15:46:18)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 70737570752620662372622b277678767476237526)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1547995578095 2019.01.20 15:46:18)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 70737571752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1547995582491 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547995582492 2019.01.20 15:46:22)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 9795919995c1c781c59185ccc0919f919391c49093)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(5)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1547995582506 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1547995582507 2019.01.20 15:46:22)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code a6a4a0f1f6f0f2b1a4f3e0fdf7a1a2a0f0a1a6a1a2)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1068          1547995582517 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1547995582518 2019.01.20 15:46:22)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code b6b4b4e3b2e1e7a1b7b6a5ece6b0e5b0b3b1b4b1b6)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1547995582526 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1547995582527 2019.01.20 15:46:22)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code c6c5c093c59190d092c0d39cc2c0c5c0c3c1c4c0c2)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1809          1547995582538 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1547995582539 2019.01.20 15:46:22)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c6c4c092c59096d095c4d49d91c0cec0c2c095c390)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1547995582542 2019.01.20 15:46:22)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c6c4c093c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1547995612566 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1547995612567 2019.01.20 15:46:52)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 15411913154345034713074e42131d131113461211)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2))(_read(3)(5)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1547995612582 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1547995612583 2019.01.20 15:46:52)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 24702820767270332671627f752320227223242320)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1068          1547995612592 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1547995612593 2019.01.20 15:46:52)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 34603c30326365233534276e643267323133363334)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1547995612602 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1547995612603 2019.01.20 15:46:52)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 34613831356362226032216e303237323133363230)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1809          1547995612613 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1547995612614 2019.01.20 15:46:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 44104847451214521746561f13424c424042174112)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1547995612617 2019.01.20 15:46:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 44104846451213534045561e1042114247424c4112)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1548179611906 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548179611907 2019.01.22 18:53:31)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 5b085c590c0d0b4d095d49000c5d535d5f5d085c5f)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1548179611950 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548179611951 2019.01.22 18:53:31)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 8ad98d848ddcde9d88dfccd1db8d8e8cdc8d8a8d8e)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1178          1548179611982 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548179611983 2019.01.22 18:53:31)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code a9faaaffa2fef8bea8a9baf3f9affaafacaeabaea9)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1548179612012 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548179612013 2019.01.22 18:53:32)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code c99bce9cc59e9fdf9dcfdc93cdcfcacfcccecbcfcd)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1809          1548179612047 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548179612048 2019.01.22 18:53:32)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f8abffa9f5aea8eeabfaeaa3affef0fefcfeabfdae)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548179612058 2019.01.22 18:53:32)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f8abffa8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1548179932139 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548179932140 2019.01.22 18:58:52)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 46134445451016501440541d11404e404240154142)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1548179932159 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548179932160 2019.01.22 18:58:52)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 65306765363331726730233e346261633362656261)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1178          1548179932182 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548179932183 2019.01.22 18:58:52)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 75207375722224627475662f257326737072777275)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1548179932198 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548179932199 2019.01.22 18:58:52)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 84d0868a85d3d292d08291de808287828183868280)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 1809          1548179932245 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548179932246 2019.01.22 18:58:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b3e6b1e6b5e5e3a5e0b1a1e8e4b5bbb5b7b5e0b6e5)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548179932252 2019.01.22 18:58:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c396c196c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2009          1548180106950 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548180106951 2019.01.22 19:01:46)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 222327267674763771233678712526247425222774)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(ENTER_STIMMULUS(_arch 2 0 68(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 3 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 89 (top_tb))
	(_version vde)
	(_time 1548180106960 2019.01.22 19:01:46)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 3233373735646525363320686634673431343a3764)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2067          1548180163213 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548180163214 2019.01.22 19:02:43)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code ece8bbbfe9bab8f9bfb8f8b6bfebe8eabaebece9ba)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_simple)(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548180163228 2019.01.22 19:02:43)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code fbffacabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2058          1548180177536 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548180177537 2019.01.22 19:02:57)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code e4e4e4b7b6b2b0f1b7b0f0beb7e3e0e2b2e3e4e1b2)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548180177545 2019.01.22 19:02:57)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code e4e4e4b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1548180286426 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548180286427 2019.01.22 19:04:46)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3f396e3b6c696f296d392d64683937393b396c383b)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1548180286449 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548180286450 2019.01.22 19:04:46)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 4e481f4c4d181a594c1b08151f494a4818494e494a)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1178          1548180286472 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548180286473 2019.01.22 19:04:46)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 6d6b386c3b3a3c7a6c6d7e373d6b3e6b686a6f6a6d)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 973           1548180286493 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548180286494 2019.01.22 19:04:46)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 7d7a2c7c2c2a2b6b297b6827797b7e7b787a7f7b79)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(5(d_1_0))(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548180286511 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548180286512 2019.01.22 19:04:46)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 8d8bdc838fdbd998ded999d7de8a898bdb8a8d88db)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548180286517 2019.01.22 19:04:46)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 8d8bdc83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548180286540 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548180286541 2019.01.22 19:04:46)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code acaafdfafafafcbaffaebef7fbaaa4aaa8aaffa9fa)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548180286546 2019.01.22 19:04:46)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code acaafdfbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2058          1548180290956 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548180290957 2019.01.22 19:04:50)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code f2f7a0a2a6a4a6e7a1a6e6a8a1f5f6f4a4f5f2f7a4)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548180290963 2019.01.22 19:04:50)
	(_source(\./../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code f2f7a0a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2058          1548180471062 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548180471063 2019.01.22 19:07:51)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 70222271262624652324642a237774762677707526)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548180471072 2019.01.22 19:07:51)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 7f2d2d7e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1171          1548180640044 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548180640045 2019.01.22 19:10:40)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 88878b8782dfd99f89889bd2d88edb8e8d8f8a8f88)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 1944          1548180695100 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548180695101 2019.01.22 19:11:35)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 9e9ccb90cec8ce88cc988cc5c99896989a98cd999a)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1548180695121 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548180695122 2019.01.22 19:11:35)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code aeacfbf9adf8fab9acfbe8f5ffa9aaa8f8a9aea9aa)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1171          1548180695146 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548180695147 2019.01.22 19:11:35)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code cdcf9c999b9a9cdacccdde979dcb9ecbc8cacfcacd)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548180695174 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548180695175 2019.01.22 19:11:35)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code edeeb8bebcbabbfbb9ebf8b7e9ebeeebe8eaefebe9)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548180695190 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548180695191 2019.01.22 19:11:35)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code fcfea9acf9aaa8e9afa8e8a6affbf8faaafbfcf9aa)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548180695197 2019.01.22 19:11:35)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code fcfea9acaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548180695222 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548180695223 2019.01.22 19:11:35)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 1b194d1d4c4d4b0d481909404c1d131d1f1d481e4d)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548180695226 2019.01.22 19:11:35)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 1b194d1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1187          1548180885082 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548180885083 2019.01.22 19:14:45)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code bfbcbfeaebe8eea8bebface5efb9ecb9bab8bdb8bf)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)(1)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 1944          1548181614429 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548181614430 2019.01.22 19:26:54)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code bfbebaeaece9efa9edb9ade4e8b9b7b9bbb9ecb8bb)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4107          1548181614451 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548181614452 2019.01.22 19:26:54)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code cecfcb9bcd989ad9cc9b88959fc9cac898c9cec9ca)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(Input2))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CE)))(_simpleassign BUF)(_trgt(6))(_sens(0)))))
			(line__117(_arch 1 0 117(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__121(_arch 5 0 121(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__126(_arch 8 0 126(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1204          1548181614476 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548181614477 2019.01.22 19:26:54)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code edececbfbbbabcfaecedfeb7bdebbeebe8eaefeaed)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_alias((CEO)(_string \"1"\)))(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548181614502 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548181614503 2019.01.22 19:26:54)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 0d0d0b0b5c5a5b1b590b1857090b0e0b080a0f0b09)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548181614529 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548181614530 2019.01.22 19:26:54)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 1c1d1a1b194a48094f4808464f1b181a4a1b1c194a)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548181614536 2019.01.22 19:26:54)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 2c2d2a287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548181614557 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548181614558 2019.01.22 19:26:54)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3c3d3a386a6a6c2a6f3e2e676b3a343a383a6f396a)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548181614561 2019.01.22 19:26:54)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3c3d3a396a6a6b2b383d2e66683a693a3f3a34396a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1184          1548181679076 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548181679077 2019.01.22 19:27:59)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 3f3d6a3b6b686e283e3f2c656f396c393a383d383f)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 1181          1548181715437 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548181715438 2019.01.22 19:28:35)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 47151444421016504647541d174114414240454047)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 1181          1548181760992 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548181760993 2019.01.22 19:29:20)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 414f1442421610564041521b114712474446434641)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 1944          1548182857290 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548182857291 2019.01.22 19:47:37)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code aaa8a6fcfefcfabcf8acb8f1fdaca2acaeacf9adae)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 4195          1548182857312 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548182857313 2019.01.22 19:47:37)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code bab8b6eebdeceeadb9b9fce1ebbdbebcecbdbabdbe)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 87(_comp Prescaler)
		(_port
			((CE)(Dangling_Input_Signal))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 95(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 104(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 70(_arch((i 4)))))
		(_sig(_int Input2 -1 0 74(_arch(_uni))))
		(_sig(_int NET105 -1 0 75(_arch(_uni))))
		(_sig(_int NET210 -1 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 77(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 78(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 81(_arch(_uni))))
		(_prcs
			(line__122(_arch 0 0 122(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__123(_arch 1 0 123(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__124(_arch 2 0 124(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__125(_arch 3 0 125(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__126(_arch 4 0 126(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__129(_arch 5 0 129(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__130(_arch 6 0 130(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__131(_arch 7 0 131(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
			(line__136(_arch 8 0 136(_assignment(_trgt(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 9 -1)
)
I 000050 55 1181          1548182857343 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548182857344 2019.01.22 19:47:37)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code d9dbd18ad28e88ced8d9ca8389df8adfdcdedbded9)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548182857379 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548182857380 2019.01.22 19:47:37)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 080b050e055f5e1e5c0e1d520c0e0b0e0d0f0a0e0c)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548182857401 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548182857402 2019.01.22 19:47:37)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 17151a10464143024443034d441013114110171241)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548182857408 2019.01.22 19:47:37)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 27252a23257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548182857430 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548182857431 2019.01.22 19:47:37)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 37353a33356167216435256c60313f313331643261)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548182857434 2019.01.22 19:47:37)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 37353a32356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 3998          1548182876519 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548182876520 2019.01.22 19:47:56)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code cc9acb99c99a98dbce988a979dcbc8ca9acbcccbc8)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1944          1548182976686 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548182976687 2019.01.22 19:49:36)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 090c5f0e055f591f5b0f1b525e0f010f0d0f5a0e0d)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548182976709 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548182976710 2019.01.22 19:49:36)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 282d7e2c767e7c3f2a7c6e73792f2c2e7e2f282f2c)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548182976736 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548182976737 2019.01.22 19:49:36)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 47421544421016504647541d174114414240454047)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548182976759 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548182976760 2019.01.22 19:49:36)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 57530154550001410351420d535154515250555153)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548182976777 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548182976778 2019.01.22 19:49:36)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 66633066363032733532723c356162603061666330)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548182976784 2019.01.22 19:49:36)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 76732077752021617277642c2270237075707e7320)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548182976808 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548182976809 2019.01.22 19:49:36)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8683d08985d0d690d58494ddd1808e808280d583d0)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548182976812 2019.01.22 19:49:36)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8683d08885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1548183139133 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548183139134 2019.01.22 19:52:19)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 9ec89f90cec8ce88cc988cc5c99896989a98cd999a)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548183139156 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548183139157 2019.01.22 19:52:19)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code adfbacfaaffbf9baaff9ebf6fcaaa9abfbaaadaaa9)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548183139183 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548183139184 2019.01.22 19:52:19)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code cd9bc8999b9a9cdacccdde979dcb9ecbc8cacfcacd)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548183139198 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548183139199 2019.01.22 19:52:19)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code dc8bdd8e8a8b8aca88dac986d8dadfdad9dbdedad8)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548183139213 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548183139214 2019.01.22 19:52:19)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code ecbaedbfe9bab8f9bfb8f8b6bfebe8eabaebece9ba)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548183139220 2019.01.22 19:52:19)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code fbadfaabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548183139241 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548183139242 2019.01.22 19:52:19)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0b5d090c5c5d5b1d580919505c0d030d0f0d580e5d)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548183139245 2019.01.22 19:52:19)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 0b5d090d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1548183196527 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548183196528 2019.01.22 19:53:16)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code ccc3cd989a9a9cda9ecade979bcac4cac8ca9fcbc8)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548183196553 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548183196554 2019.01.22 19:53:16)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code ece3edbfe9bab8fbeeb8aab7bdebe8eabaebecebe8)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548183196583 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548183196584 2019.01.22 19:53:16)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 0b040d0c5b5c5a1c0a0b18515b0d580d0e0c090c0b)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 1)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548183196608 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548183196609 2019.01.22 19:53:16)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 1a14181d4e4d4c0c4e1c0f401e1c191c1f1d181c1e)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548183196623 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548183196624 2019.01.22 19:53:16)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 2a25282e2d7c7e3f797e3e70792d2e2c7c2d2a2f7c)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548183196630 2019.01.22 19:53:16)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 3a35383f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548183196645 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548183196646 2019.01.22 19:53:16)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 49464b4a451f195f1a4b5b121e4f414f4d4f1a4c1f)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548183196650 2019.01.22 19:53:16)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 49464b4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1548183238562 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548183238563 2019.01.22 19:53:58)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code fcf9f1adaaaaaceaaefaeea7abfaf4faf8faaffbf8)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548183238588 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548183238589 2019.01.22 19:53:58)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 1b1e4e1c1f4d4f0c194f5d404a1c1f1d4d1c1b1c1f)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548183238621 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548183238622 2019.01.22 19:53:58)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 3a3f6b3e696d6b2d3b3a29606a3c693c3f3d383d3a)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548183238638 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548183238639 2019.01.22 19:53:58)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 4a4e1f481e1d1c5c1e4c5f104e4c494c4f4d484c4e)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548183238654 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548183238655 2019.01.22 19:53:58)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 595c0c5a060f0d4c0a0d4d030a5e5d5f0f5e595c0f)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548183238660 2019.01.22 19:53:58)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 696c3c69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548183238676 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548183238677 2019.01.22 19:53:58)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 797c2c79752f296f2a7b6b222e7f717f7d7f2a7c2f)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548183238680 2019.01.22 19:53:58)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 797c2c78752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1944          1548185682512 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548185682513 2019.01.22 20:34:42)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code adadadfbfcfbfdbbffabbff6faaba5aba9abfeaaa9)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_sig(_int CHECK 3 0 35(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 5 0 37(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 6 0 38(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 39(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 7 0 39(_arch(_string \"0011"\))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__80(_arch 1 0 80(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548185682539 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548185682540 2019.01.22 20:34:42)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code cccccc99c99a98dbce988a979dcbc8ca9acbcccbc8)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548185682568 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548185682569 2019.01.22 20:34:42)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code ebebefb9bbbcbafceaebf8b1bbedb8edeeece9eceb)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548185682589 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548185682590 2019.01.22 20:34:42)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code fbfafbabacacadedaffdeea1fffdf8fdfefcf9fdff)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548185682606 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548185682607 2019.01.22 20:34:42)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 0a0a0b0c0d5c5e1f595e1e50590d0e0c5c0d0a0f5c)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548185682616 2019.01.22 20:34:42)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 1a1a1b1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548185682637 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548185682638 2019.01.22 20:34:42)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2a2a2b2f7e7c7a3c792838717d2c222c2e2c792f7c)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548185682641 2019.01.22 20:34:42)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 2a2a2b2e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548185987929 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548185987930 2019.01.22 20:39:47)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code bbbdebeeecedebade9bca9e0ecbdb3bdbfbde8bcbf)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548185987963 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548185987964 2019.01.22 20:39:47)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code dadc8a88dd8c8ecdd88e9c818bdddedc8cdddaddde)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548185987992 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548185987993 2019.01.22 20:39:47)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code f9ffada8f2aea8eef8f9eaa3a9ffaafffcfefbfef9)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548185988009 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548185988010 2019.01.22 20:39:48)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 090e580f055e5f1f5d0f1c530d0f0a0f0c0e0b0f0d)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548185988069 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548185988070 2019.01.22 20:39:48)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 47411645161113521413531d144043411140474211)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548185988085 2019.01.22 20:39:48)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 57510654550100405356450d0351025154515f5201)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548185988102 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548185988103 2019.01.22 20:39:48)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 66603767653036703564743d31606e606260356330)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548185988106 2019.01.22 20:39:48)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 66603766653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548186104050 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548186104051 2019.01.22 20:41:44)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 580a5f5a550e084e0a5f4a030f5e505e5c5e0b5f5c)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548186104078 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548186104079 2019.01.22 20:41:44)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 67356067363133706533213c366063613160676063)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548186104105 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548186104106 2019.01.22 20:41:44)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 86d4858982d1d791878695dcd680d5808381848186)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548186104120 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548186104121 2019.01.22 20:41:44)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 96c5919995c1c080c29083cc929095909391949092)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548186104136 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548186104137 2019.01.22 20:41:44)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code a6f4a1f1f6f0f2b3f5f2b2fcf5a1a2a0f0a1a6a3f0)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548186104143 2019.01.22 20:41:44)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code a6f4a1f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548186104162 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548186104163 2019.01.22 20:41:44)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c597c291c59395d396c7d79e92c3cdc3c1c396c093)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548186104166 2019.01.22 20:41:44)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c597c290c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548186336830 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548186336831 2019.01.22 20:45:36)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code a5a5a1f3a5f3f5b3f7a2b7fef2a3ada3a1a3f6a2a1)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548186336855 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548186336856 2019.01.22 20:45:36)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code b4b4b0e0e6e2e0a3b6e0f2efe5b3b0b2e2b3b4b3b0)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548186336885 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548186336886 2019.01.22 20:45:36)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code d4d4d487d28385c3d5d4c78e84d287d2d1d3d6d3d4)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548186336906 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548186336907 2019.01.22 20:45:36)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code e3e2e7b0e5b4b5f5b7e5f6b9e7e5e0e5e6e4e1e5e7)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548186336921 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548186336922 2019.01.22 20:45:36)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code f3f3f7a3a6a5a7e6a0a7e7a9a0f4f7f5a5f4f3f6a5)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548186336928 2019.01.22 20:45:36)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 0303060505555414070211595705560500050b0655)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548186336946 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548186336947 2019.01.22 20:45:36)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 12121714154442044110004945141a141614411744)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548186336950 2019.01.22 20:45:36)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 1212171515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548186429482 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548186429483 2019.01.22 20:47:09)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 85d6d08a85d3d593d78297ded2838d838183d68281)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548186429506 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548186429507 2019.01.22 20:47:09)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code a5f6f0f2f6f3f1b2a7f1e3fef4a2a1a3f3a2a5a2a1)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548186429532 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548186429533 2019.01.22 20:47:09)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code c4979590c29395d3c5c4d79e94c297c2c1c3c6c3c4)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548186429550 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548186429551 2019.01.22 20:47:09)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code d4868186d58382c280d2c18ed0d2d7d2d1d3d6d2d0)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548186429565 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548186429566 2019.01.22 20:47:09)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code e3b0b6b0b6b5b7f6b0b7f7b9b0e4e7e5b5e4e3e6b5)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548186429572 2019.01.22 20:47:09)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code e3b0b6b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548186429591 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548186429592 2019.01.22 20:47:09)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f3a0a6a2f5a5a3e5a0f1e1a8a4f5fbf5f7f5a0f6a5)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548186429595 2019.01.22 20:47:09)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f3a0a6a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548186641778 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548186641779 2019.01.22 20:50:41)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code cec8cd9a9e989ed89cc9dc9599c8c6c8cac89dc9ca)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548186641804 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548186641805 2019.01.22 20:50:41)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code eee8edbdedb8baf9ecbaa8b5bfe9eae8b8e9eee9ea)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548186641832 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548186641833 2019.01.22 20:50:41)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 0d0b050a5b5a5c1a0c0d1e575d0b5e0b080a0f0a0d)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548186641847 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548186641848 2019.01.22 20:50:41)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 0d0a010b5c5a5b1b590b1857090b0e0b080a0f0b09)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548186641862 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548186641863 2019.01.22 20:50:41)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 1c1a101b194a48094f4808464f1b181a4a1b1c194a)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548186641869 2019.01.22 20:50:41)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 2c2a20287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548186641888 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548186641889 2019.01.22 20:50:41)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3c3a30386a6a6c2a6f3e2e676b3a343a383a6f396a)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548186641892 2019.01.22 20:50:41)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3c3a30396a6a6b2b383d2e66683a693a3f3a34396a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548186723752 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548186723753 2019.01.22 20:52:03)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code fffdfcaeaca9afe9adf8eda4a8f9f7f9fbf9acf8fb)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548186723777 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548186723778 2019.01.22 20:52:03)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 1e1c12191d484a091c4a58454f191a1848191e191a)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548186723806 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548186723807 2019.01.22 20:52:03)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 3e3c363a69696f293f3e2d646e386d383b393c393e)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548186723822 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548186723823 2019.01.22 20:52:03)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 4d4e414f1c1a1b5b194b5817494b4e4b484a4f4b49)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548186723841 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548186723842 2019.01.22 20:52:03)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 5d5f515e5f0b09480e0949070e5a595b0b5a5d580b)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548186723875 2019.01.22 20:52:03)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 7c7e707d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548186723910 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548186723911 2019.01.22 20:52:03)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9b999795cccdcb8dc89989c0cc9d939d9f9dc89ecd)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548186723914 2019.01.22 20:52:03)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code aba9a7fcfcfdfcbcafaab9f1ffadfeada8ada3aefd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548186816040 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548186816041 2019.01.22 20:53:36)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 88dc8c8785ded89eda8f9ad3df8e808e8c8edb8f8c)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548186816064 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548186816065 2019.01.22 20:53:36)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code a7f3a3f0f6f1f3b0a5f3e1fcf6a0a3a1f1a0a7a0a3)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548186816091 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548186816092 2019.01.22 20:53:36)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code b7e3b7e2b2e0e6a0b6b7a4ede7b1e4b1b2b0b5b0b7)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548186816107 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548186816108 2019.01.22 20:53:36)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code c693c293c59190d092c0d39cc2c0c5c0c3c1c4c0c2)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2044          1548186816124 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548186816125 2019.01.22 20:53:36)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code d682d284868082c38582c28c85d1d2d080d1d6d380)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50528770)
		(33751554)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548186816131 2019.01.22 20:53:36)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code e6b2e2b5e5b0b1f1e2e7f4bcb2e0b3e0e5e0eee3b0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548186816151 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548186816152 2019.01.22 20:53:36)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f5a1f1a4f5a3a5e3a6f7e7aea2f3fdf3f1f3a6f0a3)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548186816155 2019.01.22 20:53:36)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code f5a1f1a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548186873322 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548186873323 2019.01.22 20:54:33)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 491f4d4a451f195f1b4e5b121e4f414f4d4f1a4e4d)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548186873345 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548186873346 2019.01.22 20:54:33)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 590f5d5a060f0d4e5b0d1f02085e5d5f0f5e595e5d)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1188          1548186873390 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548186873391 2019.01.22 20:54:33)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 88de888782dfd99f89889bd2d88edb8e8d8f8a8f88)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 100000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548186873415 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548186873416 2019.01.22 20:54:33)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code a7f0a3f0a5f0f1b1f3a1b2fda3a1a4a1a2a0a5a1a3)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2044          1548186873432 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548186873433 2019.01.22 20:54:33)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code b7e1b3e3e6e1e3a2e4e3a3ede4b0b3b1e1b0b7b2e1)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50528770)
		(33751554)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548186873436 2019.01.22 20:54:33)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code b7e1b3e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548186873458 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548186873459 2019.01.22 20:54:33)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d680d285d58086c085d4c48d81d0ded0d2d085d380)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548186873462 2019.01.22 20:54:33)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d680d284d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548188123029 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548188123030 2019.01.22 21:15:23)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 99cc9d9795cfc98fcb9e8bc2ce9f919f9d9fca9e9d)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548188123107 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548188123108 2019.01.22 21:15:23)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code e7b2e3b4b6b1b3f0e5b3a1bcb6e0e3e1b1e0e7e0e3)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1187          1548188123153 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548188123154 2019.01.22 21:15:23)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 16431710124147011716054c461045101311141116)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548188123185 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548188123186 2019.01.22 21:15:23)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 35613030356263236133206f313336333032373331)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2044          1548188123216 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548188123217 2019.01.22 21:15:23)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 54015157060200410700400e075350520253545102)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 68(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 83(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50528770)
		(33751554)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 529 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 95 (top_tb))
	(_version vde)
	(_time 1548188123226 2019.01.22 21:15:23)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 64316164653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548188123289 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548188123290 2019.01.22 21:15:23)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a2f7a7f4a5f4f2b4f1a0b0f9f5a4aaa4a6a4f1a7f4)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548188123296 2019.01.22 21:15:23)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code a2f7a7f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548188304076 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548188304077 2019.01.22 21:18:24)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code cfcfc89b9c999fd99dc8dd9498c9c7c9cbc99cc8cb)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548188304124 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548188304125 2019.01.22 21:18:24)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code fefef9aefda8aae9fcaab8a5aff9faf8a8f9fef9fa)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1187          1548188304170 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548188304171 2019.01.22 21:18:24)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 2d2d29287b7a7c3a2c2d3e777d2b7e2b282a2f2a2d)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548188304238 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548188304239 2019.01.22 21:18:24)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 7b7a7b7a2c2c2d6d2f7d6e217f7d787d7e7c797d7f)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548188304276 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548188304277 2019.01.22 21:18:24)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 9b9b9b949fcdcf8ecb9f8fc1c89c9f9dcd9c9b9ecd)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50528770)
		(33751554)
		(50463234)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548188304289 2019.01.22 21:18:24)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code aaaaaafdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548188304327 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548188304328 2019.01.22 21:18:24)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c9c9c99dc59f99df9acbdb929ecfc1cfcdcf9acc9f)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548188304337 2019.01.22 21:18:24)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code d9d9d98bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2058          1548188334895 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548188334896 2019.01.22 21:18:54)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 3c6e6b39396a68296c3828666f3b383a6a3b3c396a)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50528770)
		(33751554)
		(50463234)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548188334909 2019.01.22 21:18:54)
	(_source(\./../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code 4b191c491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1180          1548188493030 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548188493031 2019.01.22 21:21:33)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code e9ebecbbe2beb8fee8e9fab3b9efbaefeceeebeee9)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 1801          1548188684848 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548188684849 2019.01.22 21:24:44)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3d3e3a396c6b6d2b6f3a2f666a3b353b393b6e3a39)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548188685024 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548188685025 2019.01.22 21:24:45)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code e9eaeebab6bfbdfeebbdafb2b8eeedefbfeee9eeed)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548188685143 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548188685144 2019.01.22 21:24:45)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 66656267623137716766753c366035606361646166)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548188685264 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548188685265 2019.01.22 21:24:45)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code d3d1d381d58485c587d5c689d7d5d0d5d6d4d1d5d7)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548188685367 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548188685368 2019.01.22 21:24:45)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 40434142161614551044541a134744461647404516)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50528770)
		(33751554)
		(50463234)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548188685394 2019.01.22 21:24:45)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 60636160653637776461723a346635666366686536)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548188685463 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548188685464 2019.01.22 21:24:45)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 9e9d9f90cec8ce88cd9c8cc5c99896989a98cd9bc8)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548188685499 2019.01.22 21:24:45)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code bdbebce9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548188937679 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548188937680 2019.01.22 21:28:57)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code d9df888ad58f89cf8bdecb828edfd1dfdddf8adedd)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548188937777 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548188937778 2019.01.22 21:28:57)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 37316532666163203563716c663033316130373033)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548188937836 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548188937837 2019.01.22 21:28:57)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 75732375722224627475662f257326737072777275)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548188937892 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548188937893 2019.01.22 21:28:57)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code a4a3f6f3a5f3f2b2f0a2b1fea0a2a7a2a1a3a6a2a0)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548188938003 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548188938004 2019.01.22 21:28:58)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 21242525767775347125357b722625277726212477)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50528770)
		(33751554)
		(50463234)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548188938016 2019.01.22 21:28:58)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 21242525257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548188938063 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548188938064 2019.01.22 21:28:58)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 50555452550600460352420b075658565456035506)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548188938075 2019.01.22 21:28:58)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 5f5a5b5c0c0908485b5e4d050b590a595c59575a09)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548188979857 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548188979859 2019.01.22 21:29:39)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 95c1929b95c3c583c79287cec2939d939193c69291)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548188980020 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548188980021 2019.01.22 21:29:40)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 41154143161715564315071a104645471746414645)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548188980100 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548188980101 2019.01.22 21:29:40)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 8fdb8b80dbd8de988e8f9cd5df89dc898a888d888f)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548188980170 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548188980171 2019.01.22 21:29:40)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code cd98cd989c9a9bdb99cbd897c9cbcecbc8cacfcbc9)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548188980284 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548188980285 2019.01.22 21:29:40)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 4a1e4b484d1c1e5f1a4e5e10194d4e4c1c4d4a4f1c)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50528770)
		(33751554)
		(50463234)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548188980316 2019.01.22 21:29:40)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 693d6869653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548188980394 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548188980395 2019.01.22 21:29:40)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b8ecb9edb5eee8aeebbaaae3efbeb0bebcbeebbdee)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548188980405 2019.01.22 21:29:40)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b8ecb9ecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1548189078843 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548189078844 2019.01.22 21:31:18)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 3d3e3f396c6b6d2b6f3a2f666a3b353b393b6e3a39)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0011"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548189079034 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548189079035 2019.01.22 21:31:19)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 080b0b0e565e5c1f0a5c4e53590f0c0e5e0f080f0c)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1187          1548189079121 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548189079122 2019.01.22 21:31:19)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 56555154520107415756450c065005505351545156)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548189079187 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548189079188 2019.01.22 21:31:19)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 9597969a95c2c383c19380cf919396939092979391)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548189079277 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548189079278 2019.01.22 21:31:19)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code f3f0f0a3a6a5a7e6a3f7e7a9a0f4f7f5a5f4f3f6a5)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50528770)
		(33751554)
		(50463234)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548189079289 2019.01.22 21:31:19)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 02010e0405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548189079324 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548189079325 2019.01.22 21:31:19)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 21222d24257771377223337a762729272527722477)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548189079337 2019.01.22 21:31:19)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 31323d34356766263530236b653764373237393467)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1801          1579725756205 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1579725756206 2020.01.22 21:42:36)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code b5bae5e0b5e3e5a3e7b2a7eee2b3bdb3b1b3e6b2b1)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0000"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000056 55 2058          1548189890796 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548189890797 2019.01.22 21:44:50)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code e5b3e9b6b6b3b1f0b5e1f1bfb6e2e1e3b3e2e5e0b3)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50528770)
		(33751554)
		(50463234)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548189890800 2019.01.22 21:44:50)
	(_source(\./../src/TestBench/Top_TB.vhd\))
	(_parameters dbg tan)
	(_code e5b3e9b6e5b3b2f2e1e4f7bfb1e3b0e3e6e3ede0b3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2058          1548190311724 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548190311725 2019.01.22 21:51:51)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 1e181f191d484a0b4e1a0a444d191a1848191e1b48)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548190311737 2019.01.22 21:51:51)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 2e282f2a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1808          1548190495903 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548190495904 2019.01.22 21:54:55)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 8ad88a85dedcda9cd88d98d1dd8c828c8e8cd98d8e)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni((i 0))))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0000"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548190495936 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548190495937 2019.01.22 21:54:55)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code b9ebb9ede6efedaebbedffe2e8bebdbfefbeb9bebd)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1187          1548190495968 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548190495969 2019.01.22 21:54:55)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code d88adc8bd28f89cfd9d8cb8288de8bdedddfdadfd8)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548190495995 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548190495996 2019.01.22 21:54:55)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code e8bbe8bbe5bfbefebceefdb2eceeebeeedefeaeeec)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548190496028 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548190496029 2019.01.22 21:54:56)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 07550601565153125703135d540003015100070251)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548190496035 2019.01.22 21:54:56)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 17451610154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548190496055 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548190496056 2019.01.22 21:54:56)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 27752622257177317425357c70212f212321742271)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548190496062 2019.01.22 21:54:56)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 36643733356061213237246c6230633035303e3360)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1808          1548190522405 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548190522406 2019.01.22 21:55:22)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 1e1d49184e484e084c190c45491816181a184d191a)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni((i 0))))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0000"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548190522429 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548190522430 2019.01.22 21:55:22)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 2e2d792a2d787a392c7a68757f292a2878292e292a)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548190522446 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548190522447 2019.01.22 21:55:22)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 3d3e6e396b6a6c2a3c3d2e676d3b6e3b383a3f3a3d)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548190522471 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548190522472 2019.01.22 21:55:22)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 5c5e0b5f0a0b0a4a085a4906585a5f5a595b5e5a58)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548190522492 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548190522493 2019.01.22 21:55:22)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 6c6f3b6c693a38793c6878363f6b686a3a6b6c693a)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548190522496 2019.01.22 21:55:22)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 6c6f3b6c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548190522511 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548190522512 2019.01.22 21:55:22)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 7c7f2b7c2a2a2c6a2f7e6e272b7a747a787a2f792a)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548190522515 2019.01.22 21:55:22)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 8b88dc85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1808          1548190552854 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548190552855 2019.01.22 21:55:52)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 03570404055553155104115854050b050705500407)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni((i 0))))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0000"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548190552878 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548190552879 2019.01.22 21:55:52)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 237724277675773421776578722427257524232427)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1180          1548190552894 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548190552895 2019.01.22 21:55:52)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 326631363265632533322168623461343735303532)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 2)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548190552912 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548190552913 2019.01.22 21:55:52)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 421745404515145416445718464441444745404446)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548190552932 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548190552933 2019.01.22 21:55:52)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 520655510604064702564608015556540455525704)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548190552936 2019.01.22 21:55:52)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 5206555155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548190552950 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548190552951 2019.01.22 21:55:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 61356660653731773263733a366769676567326437)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548190552954 2019.01.22 21:55:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 71257670752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1808          1548190581678 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548190581679 2019.01.22 21:56:21)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code a0a4a7f6a5f6f0b6f2a7b2fbf7a6a8a6a4a6f3a7a4)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni((i 0))))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0000"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
I 000050 55 1808          1548190629334 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548190629335 2019.01.22 21:57:09)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c89a989cc59e98de9acfda939fcec0ceccce9bcfcc)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni((i 0))))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0000"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 3998          1548190629358 Top
(_unit VHDL(top 0 27(top 0 38))
	(_version vde)
	(_time 1548190629359 2019.01.22 21:57:09)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code e7b5b7b4b6b1b3f0e5b3a1bcb6e0e3e1b1e0e7e0e3)
	(_coverage d)
	(_ent
		(_time 1547992516051)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 53(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int CLR -1 0 55(_ent (_in))))
				(_port(_int CEO -1 0 56(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 44(_ent (_in))))
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int CLR -1 0 46(_ent (_in))))
				(_port(_int PUSH -1 0 47(_ent (_in))))
				(_port(_int PE -1 0 48(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 61(_ent (_in))))
				(_port(_int CLR -1 0 62(_ent (_in))))
				(_port(_int ENTER -1 0 63(_ent (_in))))
				(_port(_int PASSWORD 2 0 64(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 65(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 81(_comp Prescaler)
		(_port
			((CE)(CE))
			((CLK)(CLK))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 89(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(CLK))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 98(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 71(_arch(_uni))))
		(_sig(_int NET105 -1 0 72(_arch(_uni))))
		(_sig(_int NET210 -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 74(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 74(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 75(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(6))(_sens(2)))))
			(line__117(_arch 1 0 117(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(9(4)))(_sens(4(0))))))
			(line__118(_arch 2 0 118(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(9(5)))(_sens(4(1))))))
			(line__119(_arch 3 0 119(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(9(6)))(_sens(4(2))))))
			(line__120(_arch 4 0 120(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(9(7)))(_sens(4(3))))))
			(line__123(_arch 5 0 123(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(5(0)))(_sens(10(5))))))
			(line__124(_arch 6 0 124(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(5(1)))(_sens(10(6))))))
			(line__125(_arch 7 0 125(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(5(2)))(_sens(10(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 8 -1)
)
I 000050 55 1187          1548190629375 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548190629376 2019.01.22 21:57:09)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code f7a5a3a6f2a0a6e0f6f7e4ada7f1a4f1f2f0f5f0f7)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548190629393 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548190629394 2019.01.22 21:57:09)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 06555700055150105200135c020005000301040002)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2058          1548190629414 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548190629415 2019.01.22 21:57:09)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 16444711464042034612024c451112104011161340)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 530 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548190629418 2019.01.22 21:57:09)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 16444711154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548190629435 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548190629436 2019.01.22 21:57:09)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 26747723257076307524347d71202e202220752370)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548190629439 2019.01.22 21:57:09)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 35676430356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 5110          1548192221201 Top
(_unit VHDL(top 0 27(top 0 41))
	(_version vde)
	(_time 1548192221202 2019.01.22 22:23:41)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 8b8fde858fdddf9c8885cdd0da8c8f8ddd8c8b8c8f)
	(_coverage d)
	(_ent
		(_time 1548192221195)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 57(_ent (_in))))
				(_port(_int CLR -1 0 58(_ent (_in))))
				(_port(_int CEO -1 0 59(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 47(_ent (_in))))
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int CLR -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int PE -1 0 51(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ENTER -1 0 66(_ent (_in))))
				(_port(_int PASSWORD 2 0 67(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 68(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 86(_comp Prescaler)
		(_port
			((CE)(NET622))
			((CLK)(NET89))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 94(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(NET89))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 103(_comp TutorVHDL)
		(_port
			((CLK)(NET89))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_port(_int CLR_LED -1 0 34(_ent(_out))))
		(_port(_int EN_LED -1 0 35(_ent(_out))))
		(_port(_int PASS_LEDS 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 74(_arch(_uni))))
		(_sig(_int NET105 -1 0 75(_arch(_uni))))
		(_sig(_int NET210 -1 0 76(_arch(_uni))))
		(_sig(_int NET622 -1 0 77(_arch(_uni))))
		(_sig(_int NET89 -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 79(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 80(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((NET622)(CE)))(_simpleassign BUF)(_trgt(12))(_sens(0)))))
			(line__122(_arch 1 0 122(_assignment(_alias((NET89)(CLK)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__123(_arch 2 0 123(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(9))(_sens(2)))))
			(line__124(_arch 3 0 124(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(14(4)))(_sens(4(0))))))
			(line__125(_arch 4 0 125(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(14(5)))(_sens(4(1))))))
			(line__126(_arch 5 0 126(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(14(6)))(_sens(4(2))))))
			(line__127(_arch 6 0 127(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(14(7)))(_sens(4(3))))))
			(line__130(_arch 7 0 130(_assignment(_alias((CLR_LED)(Input2)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__131(_arch 8 0 131(_assignment(_alias((EN_LED)(NET622)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__132(_arch 9 0 132(_assignment(_alias((PASS_LEDS(0))(BusInput1(0))))(_trgt(7(0)))(_sens(14(0))))))
			(line__133(_arch 10 0 133(_assignment(_alias((PASS_LEDS(1))(BusInput1(1))))(_trgt(7(1)))(_sens(14(1))))))
			(line__134(_arch 11 0 134(_assignment(_alias((PASS_LEDS(2))(BusInput1(2))))(_trgt(7(2)))(_sens(14(2))))))
			(line__135(_arch 12 0 135(_assignment(_alias((PASS_LEDS(3))(BusInput1(3))))(_trgt(7(3)))(_sens(14(3))))))
			(line__136(_arch 13 0 136(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(8(0)))(_sens(15(5))))))
			(line__137(_arch 14 0 137(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(8(1)))(_sens(15(6))))))
			(line__138(_arch 15 0 138(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(8(2)))(_sens(15(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 16 -1)
)
I 000050 55 1808          1548192242846 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548192242847 2019.01.22 22:24:02)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code 242b7621257274327623367f73222c222022772320)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni((i 0))))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0000"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(5)(2)(3)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 5110          1548192242879 Top
(_unit VHDL(top 0 27(top 0 41))
	(_version vde)
	(_time 1548192242880 2019.01.22 22:24:02)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code 434c114116151754404d0518124447451544434447)
	(_coverage d)
	(_ent
		(_time 1548192221194)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 57(_ent (_in))))
				(_port(_int CLR -1 0 58(_ent (_in))))
				(_port(_int CEO -1 0 59(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 47(_ent (_in))))
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int CLR -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int PE -1 0 51(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ENTER -1 0 66(_ent (_in))))
				(_port(_int PASSWORD 2 0 67(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 68(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 86(_comp Prescaler)
		(_port
			((CE)(NET622))
			((CLK)(NET89))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 94(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(NET89))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 103(_comp TutorVHDL)
		(_port
			((CLK)(NET89))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_port(_int CLR_LED -1 0 34(_ent(_out))))
		(_port(_int EN_LED -1 0 35(_ent(_out))))
		(_port(_int PASS_LEDS 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 74(_arch(_uni))))
		(_sig(_int NET105 -1 0 75(_arch(_uni))))
		(_sig(_int NET210 -1 0 76(_arch(_uni))))
		(_sig(_int NET622 -1 0 77(_arch(_uni))))
		(_sig(_int NET89 -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 79(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 80(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((NET622)(CE)))(_simpleassign BUF)(_trgt(12))(_sens(0)))))
			(line__122(_arch 1 0 122(_assignment(_alias((NET89)(CLK)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__123(_arch 2 0 123(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(9))(_sens(2)))))
			(line__124(_arch 3 0 124(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(14(4)))(_sens(4(0))))))
			(line__125(_arch 4 0 125(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(14(5)))(_sens(4(1))))))
			(line__126(_arch 5 0 126(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(14(6)))(_sens(4(2))))))
			(line__127(_arch 6 0 127(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(14(7)))(_sens(4(3))))))
			(line__130(_arch 7 0 130(_assignment(_alias((CLR_LED)(Input2)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__131(_arch 8 0 131(_assignment(_alias((EN_LED)(NET622)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__132(_arch 9 0 132(_assignment(_alias((PASS_LEDS(0))(BusInput1(0))))(_trgt(7(0)))(_sens(14(0))))))
			(line__133(_arch 10 0 133(_assignment(_alias((PASS_LEDS(1))(BusInput1(1))))(_trgt(7(1)))(_sens(14(1))))))
			(line__134(_arch 11 0 134(_assignment(_alias((PASS_LEDS(2))(BusInput1(2))))(_trgt(7(2)))(_sens(14(2))))))
			(line__135(_arch 12 0 135(_assignment(_alias((PASS_LEDS(3))(BusInput1(3))))(_trgt(7(3)))(_sens(14(3))))))
			(line__136(_arch 13 0 136(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(8(0)))(_sens(15(5))))))
			(line__137(_arch 14 0 137(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(8(1)))(_sens(15(6))))))
			(line__138(_arch 15 0 138(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(8(2)))(_sens(15(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 16 -1)
)
I 000050 55 1187          1548192242906 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548192242907 2019.01.22 22:24:02)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code 535c05515204024452534009035500555654515453)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 990           1548192242935 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548192242936 2019.01.22 22:24:02)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 727c20737525246426746728767471747775707476)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
I 000056 55 2131          1548192242961 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548192242962 2019.01.22 22:24:02)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 919ec39ec6c7c584c19585cbc2969597c7969194c7)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((CLR_LED)(_open))
				((EN_LED)(_open))
				((PASS_LEDS)(_open))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000036 55 606 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548192242970 2019.01.22 22:24:02)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 919ec39e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((CLR_LED)(_open))
					((EN_LED)(_open))
					((PASS_LEDS)(_open))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1809          1548192242997 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548192242998 2019.01.22 22:24:02)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code b0bfe2e5b5e6e0a6e3b2a2ebe7b6b8b6b4b6e3b5e6)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548192243004 2019.01.22 22:24:03)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code c0cf9295c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000050 55 1808          1548193372505 TutorVHDL
(_unit VHDL(tutorvhdl 0 20(tutorvhdl 0 31))
	(_version vde)
	(_time 1548193372506 2019.01.22 22:42:52)
	(_source(\./../src/TutorVHDL.vhd\))
	(_parameters dbg tan)
	(_code c0949094c59690d692c7d29b97c6c8c6c4c693c7c4)
	(_coverage d)
	(_ent
		(_time 1547992278598)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in)(_event))))
		(_port(_int CLR -1 0 23(_ent(_in))))
		(_port(_int ENTER -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 25(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 26(_ent(_out(_string \"000"\)))))
		(_type(_int state_type 0 32(_enum1 s0 s1 s2 s3 s4 s5 (_to i 0 i 5))))
		(_sig(_int state 2 0 33(_arch(_uni((i 0))))))
		(_sig(_int ERROR -1 0 34(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS1 3 0 35(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 36(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS2 4 0 36(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 37(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS3 5 0 37(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int PASS4 6 0 38(_arch(_string \"0000"\))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1))(_read(2)(3)(5)))))
			(line__79(_arch 1 0 79(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131842)
		(197122)
		(131586)
	)
	(_model . TutorVHDL 2 -1)
)
V 000044 55 5110          1548193372527 Top
(_unit VHDL(top 0 27(top 0 41))
	(_version vde)
	(_time 1548193372528 2019.01.22 22:42:52)
	(_source(\./../compile/Top.vhd\))
	(_parameters dbg tan)
	(_code e0b4b0b3b6b6b4f7e3eea6bbb1e7e4e6b6e7e0e7e4)
	(_coverage d)
	(_ent
		(_time 1548192221194)
	)
	(_comp
		(Prescaler
			(_object
				(_port(_int CE -1 0 56(_ent (_in))))
				(_port(_int CLK -1 0 57(_ent (_in))))
				(_port(_int CLR -1 0 58(_ent (_in))))
				(_port(_int CEO -1 0 59(_ent (_out))))
			)
		)
		(Debouncer
			(_object
				(_port(_int CEI -1 0 47(_ent (_in))))
				(_port(_int CLK -1 0 48(_ent (_in))))
				(_port(_int CLR -1 0 49(_ent (_in))))
				(_port(_int PUSH -1 0 50(_ent (_in))))
				(_port(_int PE -1 0 51(_ent (_out))))
			)
		)
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ENTER -1 0 66(_ent (_in))))
				(_port(_int PASSWORD 2 0 67(_ent (_in(_string \"0000"\)))))
				(_port(_int Q 3 0 68(_ent (_out(_string \"000"\)))))
			)
		)
	)
	(_inst U1 0 86(_comp Prescaler)
		(_port
			((CE)(NET622))
			((CLK)(NET89))
			((CLR)(Input2))
			((CEO)(NET210))
		)
		(_use(_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CE)(CE))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 94(_comp Debouncer)
		(_port
			((CEI)(NET210))
			((CLK)(NET89))
			((CLR)(Input2))
			((PUSH)(ENTER))
			((PE)(NET105))
		)
		(_use(_ent . Debouncer)
			(_port
				((CLK)(CLK))
				((CEI)(CEI))
				((PUSH)(PUSH))
				((CLR)(CLR))
				((PE)(PE))
			)
		)
	)
	(_inst U3 0 103(_comp TutorVHDL)
		(_port
			((CLK)(NET89))
			((CLR)(Input2))
			((ENTER)(NET105))
			((PASSWORD(3))(BusInput1(7)))
			((PASSWORD(2))(BusInput1(6)))
			((PASSWORD(1))(BusInput1(5)))
			((PASSWORD(0))(BusInput1(4)))
			((Q(2))(BusOutput1(7)))
			((Q(1))(BusOutput1(6)))
			((Q(0))(BusOutput1(5)))
		)
		(_use(_ent . TutorVHDL)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((Q)(Q))
			)
		)
	)
	(_object
		(_port(_int CE -1 0 29(_ent(_in))))
		(_port(_int CLK -1 0 30(_ent(_in))))
		(_port(_int CLR -1 0 31(_ent(_in))))
		(_port(_int ENTER -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int PASSWORD 0 0 33(_ent(_in))))
		(_port(_int CLR_LED -1 0 34(_ent(_out))))
		(_port(_int EN_LED -1 0 35(_ent(_out))))
		(_port(_int PASS_LEDS 0 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 37(_array -1((_dto i 2 i 0)))))
		(_port(_int Q 1 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_sig(_int Input2 -1 0 74(_arch(_uni))))
		(_sig(_int NET105 -1 0 75(_arch(_uni))))
		(_sig(_int NET210 -1 0 76(_arch(_uni))))
		(_sig(_int NET622 -1 0 77(_arch(_uni))))
		(_sig(_int NET89 -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusInput1 4 0 79(_arch(_uni))))
		(_sig(_int BusOutput1 4 0 80(_arch(_uni))))
		(_prcs
			(line__121(_arch 0 0 121(_assignment(_alias((NET622)(CE)))(_simpleassign BUF)(_trgt(12))(_sens(0)))))
			(line__122(_arch 1 0 122(_assignment(_alias((NET89)(CLK)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__123(_arch 2 0 123(_assignment(_alias((Input2)(CLR)))(_simpleassign BUF)(_trgt(9))(_sens(2)))))
			(line__124(_arch 3 0 124(_assignment(_alias((BusInput1(4))(PASSWORD(0))))(_trgt(14(4)))(_sens(4(0))))))
			(line__125(_arch 4 0 125(_assignment(_alias((BusInput1(5))(PASSWORD(1))))(_trgt(14(5)))(_sens(4(1))))))
			(line__126(_arch 5 0 126(_assignment(_alias((BusInput1(6))(PASSWORD(2))))(_trgt(14(6)))(_sens(4(2))))))
			(line__127(_arch 6 0 127(_assignment(_alias((BusInput1(7))(PASSWORD(3))))(_trgt(14(7)))(_sens(4(3))))))
			(line__130(_arch 7 0 130(_assignment(_alias((CLR_LED)(Input2)))(_simpleassign BUF)(_trgt(5))(_sens(9)))))
			(line__131(_arch 8 0 131(_assignment(_alias((EN_LED)(NET622)))(_simpleassign BUF)(_trgt(6))(_sens(12)))))
			(line__132(_arch 9 0 132(_assignment(_alias((PASS_LEDS(0))(BusInput1(0))))(_trgt(7(0)))(_sens(14(0))))))
			(line__133(_arch 10 0 133(_assignment(_alias((PASS_LEDS(1))(BusInput1(1))))(_trgt(7(1)))(_sens(14(1))))))
			(line__134(_arch 11 0 134(_assignment(_alias((PASS_LEDS(2))(BusInput1(2))))(_trgt(7(2)))(_sens(14(2))))))
			(line__135(_arch 12 0 135(_assignment(_alias((PASS_LEDS(3))(BusInput1(3))))(_trgt(7(3)))(_sens(14(3))))))
			(line__136(_arch 13 0 136(_assignment(_alias((Q(0))(BusOutput1(5))))(_trgt(8(0)))(_sens(15(5))))))
			(line__137(_arch 14 0 137(_assignment(_alias((Q(1))(BusOutput1(6))))(_trgt(8(1)))(_sens(15(6))))))
			(line__138(_arch 15 0 138(_assignment(_alias((Q(2))(BusOutput1(7))))(_trgt(8(2)))(_sens(15(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Top 16 -1)
)
V 000050 55 1193          1548193372555 Prescaler
(_unit VHDL(prescaler 0 29(prescaler 0 40))
	(_version vde)
	(_time 1548193372556 2019.01.22 22:42:52)
	(_source(\./../src/Prescaler.vhd\))
	(_parameters dbg tan)
	(_code efbbbbbdbbb8bef8eeeffcb5bfe9bce9eae8ede8ef)
	(_coverage d)
	(_ent
		(_time 1547557764470)
	)
	(_object
		(_port(_int CLK -1 0 31(_ent(_in)(_event))))
		(_port(_int CE -1 0 32(_ent(_in))))
		(_port(_int CLR -1 0 33(_ent(_in))))
		(_port(_int CEO -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 42(_array -1((_dto i 27 i 0)))))
		(_sig(_int DIVIDER 0 0 42(_arch(_uni((_others(i 2)))))))
		(_cnst(_int divide_factor -2 0 43(_arch((i 10000000)))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_read(1)(4)))))
			(line__62(_arch 1 0 62(_assignment(_trgt(3))(_sens(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Prescaler 2 -1)
)
V 000050 55 990           1548193372579 Debouncer
(_unit VHDL(debouncer 0 23(debouncer 0 35))
	(_version vde)
	(_time 1548193372580 2019.01.22 22:42:52)
	(_source(\./../src/Debouncer.vhd\))
	(_parameters dbg tan)
	(_code 0e5b5f085e5958185a081b540a080d080b090c080a)
	(_coverage d)
	(_ent
		(_time 1547557906346)
	)
	(_object
		(_port(_int CLK -1 0 25(_ent(_in)(_event))))
		(_port(_int CEI -1 0 26(_ent(_in))))
		(_port(_int PUSH -1 0 27(_ent(_in))))
		(_port(_int CLR -1 0 28(_ent(_in))))
		(_port(_int PE -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int DELAY 0 0 37(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_simple)(_trgt(5))(_sens(0)(3))(_read(1)(2)(5(d_1_0))))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(197378)
	)
	(_model . Debouncer 2 -1)
)
V 000056 55 2131          1548193372605 TB_ARCHITECTURE
(_unit VHDL(top_tb 0 5(tb_architecture 0 8))
	(_version vde)
	(_time 1548193372606 2019.01.22 22:42:52)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 1e4a4f191d484a0b4e1a0a444d191a1848191e1b48)
	(_coverage d)
	(_ent
		(_time 1548179932216)
	)
	(_comp
		(Top
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int CE -1 0 15(_ent (_in))))
				(_port(_int PASSWORD 0 0 16(_ent (_in))))
				(_port(_int Q 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 29(_comp Top)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((CE)(CE))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . Top)
			(_port
				((CE)(CE))
				((CLK)(CLK))
				((CLR)(CLR))
				((ENTER)(ENTER))
				((PASSWORD)(PASSWORD))
				((CLR_LED)(_open))
				((EN_LED)(_open))
				((PASS_LEDS)(_open))
				((Q)(Q))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int CLR -1 0 22(_arch(_uni))))
		(_sig(_int CE -1 0 23(_arch(_uni))))
		(_sig(_int ENTER -1 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 26(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 26(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 40(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 54(_prcs(_wait_for)(_trgt(4)))))
			(CE_STIMULUS(_arch 2 0 75(_prcs(_trgt(2)))))
			(ENTER_STIMMULUS(_arch 3 0 81(_prcs(_wait_for)(_trgt(3)))))
			(CLK_STIMULUS(_arch 4 0 90(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
V 000036 55 606 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 102 (top_tb))
	(_version vde)
	(_time 1548193372612 2019.01.22 22:42:52)
	(_source(\./../src/TestBench/Top_tb.vhd\))
	(_parameters dbg tan)
	(_code 2e7a7f2a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Top top
				(_port
					((CE)(CE))
					((CLK)(CLK))
					((CLR)(CLR))
					((ENTER)(ENTER))
					((PASSWORD)(PASSWORD))
					((CLR_LED)(_open))
					((EN_LED)(_open))
					((PASS_LEDS)(_open))
					((Q)(Q))
				)
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 1809          1548193372631 TB_ARCHITECTURE
(_unit VHDL(tutorvhdl_tb 0 7(tb_architecture 0 8))
	(_version vde)
	(_time 1548193372632 2019.01.22 22:42:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3d696c396c6b6d2b6e3f2f666a3b353b393b6e386b)
	(_coverage d)
	(_ent
		(_time 1576689073532)
	)
	(_comp
		(TutorVHDL
			(_object
				(_port(_int CLK -1 0 12(_ent (_in))))
				(_port(_int CLR -1 0 13(_ent (_in))))
				(_port(_int ENTER -1 0 14(_ent (_in))))
				(_port(_int PASSWORD 0 0 15(_ent (_in))))
				(_port(_int Q 1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp TutorVHDL)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((ENTER)(ENTER))
			((PASSWORD)(PASSWORD))
			((Q)(Q))
		)
		(_use(_ent . TutorVHDL)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16(_array -1((_dto i 2 i 0)))))
		(_sig(_int CLK -1 0 20(_arch(_uni))))
		(_sig(_int CLR -1 0 21(_arch(_uni))))
		(_sig(_int ENTER -1 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int PASSWORD 2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 24(_array -1((_dto i 2 i 0)))))
		(_sig(_int Q 3 0 24(_arch(_uni))))
		(_prcs
			(CLR_STIMULUS(_arch 0 0 37(_prcs(_wait_for)(_trgt(1)))))
			(PASSWORD_STIMULUS(_arch 1 0 51(_prcs(_wait_for)(_trgt(3)))))
			(ENTER_STIMMULUS(_arch 2 0 65(_prcs(_wait_for)(_trgt(2)))))
			(CLK_STIMULUS(_arch 3 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
V 000042 55 418 0 testbench_for_tutorvhdl
(_configuration VHDL (testbench_for_tutorvhdl 0 86 (tutorvhdl_tb))
	(_version vde)
	(_time 1548193372635 2019.01.22 22:42:52)
	(_source(\./../src/TestBench/tutorvhdl_TB.vhd\))
	(_parameters dbg tan)
	(_code 3d696c386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TutorVHDL tutorvhdl
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
