Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:16:51 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 227 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 95 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.192        0.000                      0                 1688        0.166        0.000                      0                 1688        3.000        0.000                       0                   759  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.192        0.000                      0                 1688        0.166        0.000                      0                 1688        3.000        0.000                       0                   759  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.447ns (22.986%)  route 4.848ns (77.014%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    fsm3/clk
    SLICE_X45Y62         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           1.147     2.539    fsm3/fsm3_out[1]
    SLICE_X45Y62         LUT5 (Prop_lut5_I3_O)        0.329     2.868 f  fsm3/y_write_data[31]_INST_0_i_4/O
                         net (fo=16, routed)          0.523     3.391    fsm2/done_reg_2
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.327     3.718 f  fsm2/y_write_en_INST_0_i_8/O
                         net (fo=18, routed)          1.304     5.022    fsm1/out_reg[31]_5
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.146 f  fsm1/y_write_en_INST_0_i_2/O
                         net (fo=129, routed)         0.805     5.950    fsm0/tmp_write_en_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.124     6.074 f  fsm0/out[3]_i_5__1/O
                         net (fo=2, routed)           0.438     6.512    fsm2/out_reg[0]_3
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.636 r  fsm2/out[3]_i_1__1/O
                         net (fo=4, routed)           0.632     7.268    j0/out_reg[0]_0
    SLICE_X41Y63         FDRE                                         r  j0/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    j0/clk
    SLICE_X41Y63         FDRE                                         r  j0/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_R)       -0.429     7.460    j0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.447ns (22.986%)  route 4.848ns (77.014%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    fsm3/clk
    SLICE_X45Y62         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           1.147     2.539    fsm3/fsm3_out[1]
    SLICE_X45Y62         LUT5 (Prop_lut5_I3_O)        0.329     2.868 f  fsm3/y_write_data[31]_INST_0_i_4/O
                         net (fo=16, routed)          0.523     3.391    fsm2/done_reg_2
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.327     3.718 f  fsm2/y_write_en_INST_0_i_8/O
                         net (fo=18, routed)          1.304     5.022    fsm1/out_reg[31]_5
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.146 f  fsm1/y_write_en_INST_0_i_2/O
                         net (fo=129, routed)         0.805     5.950    fsm0/tmp_write_en_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.124     6.074 f  fsm0/out[3]_i_5__1/O
                         net (fo=2, routed)           0.438     6.512    fsm2/out_reg[0]_3
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.636 r  fsm2/out[3]_i_1__1/O
                         net (fo=4, routed)           0.632     7.268    j0/out_reg[0]_0
    SLICE_X41Y63         FDRE                                         r  j0/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    j0/clk
    SLICE_X41Y63         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_R)       -0.429     7.460    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.447ns (22.986%)  route 4.848ns (77.014%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    fsm3/clk
    SLICE_X45Y62         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           1.147     2.539    fsm3/fsm3_out[1]
    SLICE_X45Y62         LUT5 (Prop_lut5_I3_O)        0.329     2.868 f  fsm3/y_write_data[31]_INST_0_i_4/O
                         net (fo=16, routed)          0.523     3.391    fsm2/done_reg_2
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.327     3.718 f  fsm2/y_write_en_INST_0_i_8/O
                         net (fo=18, routed)          1.304     5.022    fsm1/out_reg[31]_5
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.146 f  fsm1/y_write_en_INST_0_i_2/O
                         net (fo=129, routed)         0.805     5.950    fsm0/tmp_write_en_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.124     6.074 f  fsm0/out[3]_i_5__1/O
                         net (fo=2, routed)           0.438     6.512    fsm2/out_reg[0]_3
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.636 r  fsm2/out[3]_i_1__1/O
                         net (fo=4, routed)           0.632     7.268    j0/out_reg[0]_0
    SLICE_X41Y63         FDRE                                         r  j0/out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    j0/clk
    SLICE_X41Y63         FDRE                                         r  j0/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_R)       -0.429     7.460    j0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.447ns (22.986%)  route 4.848ns (77.014%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    fsm3/clk
    SLICE_X45Y62         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           1.147     2.539    fsm3/fsm3_out[1]
    SLICE_X45Y62         LUT5 (Prop_lut5_I3_O)        0.329     2.868 f  fsm3/y_write_data[31]_INST_0_i_4/O
                         net (fo=16, routed)          0.523     3.391    fsm2/done_reg_2
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.327     3.718 f  fsm2/y_write_en_INST_0_i_8/O
                         net (fo=18, routed)          1.304     5.022    fsm1/out_reg[31]_5
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.146 f  fsm1/y_write_en_INST_0_i_2/O
                         net (fo=129, routed)         0.805     5.950    fsm0/tmp_write_en_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.124     6.074 f  fsm0/out[3]_i_5__1/O
                         net (fo=2, routed)           0.438     6.512    fsm2/out_reg[0]_3
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.124     6.636 r  fsm2/out[3]_i_1__1/O
                         net (fo=4, routed)           0.632     7.268    j0/out_reg[0]_0
    SLICE_X41Y63         FDRE                                         r  j0/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    j0/clk
    SLICE_X41Y63         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_R)       -0.429     7.460    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BRead00/out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 1.315ns (20.958%)  route 4.960ns (79.042%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    fsm3/clk
    SLICE_X45Y62         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           1.147     2.539    fsm3/fsm3_out[1]
    SLICE_X45Y62         LUT5 (Prop_lut5_I3_O)        0.329     2.868 r  fsm3/y_write_data[31]_INST_0_i_4/O
                         net (fo=16, routed)          0.523     3.391    fsm2/done_reg_2
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.327     3.718 r  fsm2/y_write_en_INST_0_i_8/O
                         net (fo=18, routed)          1.304     5.022    fsm1/out_reg[31]_5
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.146 r  fsm1/y_write_en_INST_0_i_2/O
                         net (fo=129, routed)         0.972     6.118    fsm0/tmp_write_en_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.116     6.234 r  fsm0/out[31]_i_1__7/O
                         net (fo=32, routed)          1.014     7.248    BRead00/BRead00_write_en
    SLICE_X39Y76         FDRE                                         r  BRead00/out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    BRead00/clk
    SLICE_X39Y76         FDRE                                         r  BRead00/out_reg[13]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y76         FDRE (Setup_fdre_C_CE)      -0.409     7.480    BRead00/out_reg[13]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -7.248    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BRead00/out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.315ns (21.054%)  route 4.931ns (78.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    fsm3/clk
    SLICE_X45Y62         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           1.147     2.539    fsm3/fsm3_out[1]
    SLICE_X45Y62         LUT5 (Prop_lut5_I3_O)        0.329     2.868 r  fsm3/y_write_data[31]_INST_0_i_4/O
                         net (fo=16, routed)          0.523     3.391    fsm2/done_reg_2
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.327     3.718 r  fsm2/y_write_en_INST_0_i_8/O
                         net (fo=18, routed)          1.304     5.022    fsm1/out_reg[31]_5
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.146 r  fsm1/y_write_en_INST_0_i_2/O
                         net (fo=129, routed)         0.972     6.118    fsm0/tmp_write_en_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.116     6.234 r  fsm0/out[31]_i_1__7/O
                         net (fo=32, routed)          0.985     7.219    BRead00/BRead00_write_en
    SLICE_X37Y77         FDRE                                         r  BRead00/out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    BRead00/clk
    SLICE_X37Y77         FDRE                                         r  BRead00/out_reg[10]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y77         FDRE (Setup_fdre_C_CE)      -0.409     7.480    BRead00/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BRead00/out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.315ns (21.054%)  route 4.931ns (78.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    fsm3/clk
    SLICE_X45Y62         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           1.147     2.539    fsm3/fsm3_out[1]
    SLICE_X45Y62         LUT5 (Prop_lut5_I3_O)        0.329     2.868 r  fsm3/y_write_data[31]_INST_0_i_4/O
                         net (fo=16, routed)          0.523     3.391    fsm2/done_reg_2
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.327     3.718 r  fsm2/y_write_en_INST_0_i_8/O
                         net (fo=18, routed)          1.304     5.022    fsm1/out_reg[31]_5
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.146 r  fsm1/y_write_en_INST_0_i_2/O
                         net (fo=129, routed)         0.972     6.118    fsm0/tmp_write_en_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.116     6.234 r  fsm0/out[31]_i_1__7/O
                         net (fo=32, routed)          0.985     7.219    BRead00/BRead00_write_en
    SLICE_X37Y77         FDRE                                         r  BRead00/out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    BRead00/clk
    SLICE_X37Y77         FDRE                                         r  BRead00/out_reg[11]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y77         FDRE (Setup_fdre_C_CE)      -0.409     7.480    BRead00/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BRead00/out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.315ns (21.054%)  route 4.931ns (78.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    fsm3/clk
    SLICE_X45Y62         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           1.147     2.539    fsm3/fsm3_out[1]
    SLICE_X45Y62         LUT5 (Prop_lut5_I3_O)        0.329     2.868 r  fsm3/y_write_data[31]_INST_0_i_4/O
                         net (fo=16, routed)          0.523     3.391    fsm2/done_reg_2
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.327     3.718 r  fsm2/y_write_en_INST_0_i_8/O
                         net (fo=18, routed)          1.304     5.022    fsm1/out_reg[31]_5
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.146 r  fsm1/y_write_en_INST_0_i_2/O
                         net (fo=129, routed)         0.972     6.118    fsm0/tmp_write_en_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.116     6.234 r  fsm0/out[31]_i_1__7/O
                         net (fo=32, routed)          0.985     7.219    BRead00/BRead00_write_en
    SLICE_X37Y77         FDRE                                         r  BRead00/out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    BRead00/clk
    SLICE_X37Y77         FDRE                                         r  BRead00/out_reg[14]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y77         FDRE (Setup_fdre_C_CE)      -0.409     7.480    BRead00/out_reg[14]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BRead00/out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.315ns (21.054%)  route 4.931ns (78.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    fsm3/clk
    SLICE_X45Y62         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           1.147     2.539    fsm3/fsm3_out[1]
    SLICE_X45Y62         LUT5 (Prop_lut5_I3_O)        0.329     2.868 r  fsm3/y_write_data[31]_INST_0_i_4/O
                         net (fo=16, routed)          0.523     3.391    fsm2/done_reg_2
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.327     3.718 r  fsm2/y_write_en_INST_0_i_8/O
                         net (fo=18, routed)          1.304     5.022    fsm1/out_reg[31]_5
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.146 r  fsm1/y_write_en_INST_0_i_2/O
                         net (fo=129, routed)         0.972     6.118    fsm0/tmp_write_en_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.116     6.234 r  fsm0/out[31]_i_1__7/O
                         net (fo=32, routed)          0.985     7.219    BRead00/BRead00_write_en
    SLICE_X37Y77         FDRE                                         r  BRead00/out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    BRead00/clk
    SLICE_X37Y77         FDRE                                         r  BRead00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y77         FDRE (Setup_fdre_C_CE)      -0.409     7.480    BRead00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            BRead00/out_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.315ns (21.054%)  route 4.931ns (78.946%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.973     0.973    fsm3/clk
    SLICE_X45Y62         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           1.147     2.539    fsm3/fsm3_out[1]
    SLICE_X45Y62         LUT5 (Prop_lut5_I3_O)        0.329     2.868 r  fsm3/y_write_data[31]_INST_0_i_4/O
                         net (fo=16, routed)          0.523     3.391    fsm2/done_reg_2
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.327     3.718 r  fsm2/y_write_en_INST_0_i_8/O
                         net (fo=18, routed)          1.304     5.022    fsm1/out_reg[31]_5
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124     5.146 r  fsm1/y_write_en_INST_0_i_2/O
                         net (fo=129, routed)         0.972     6.118    fsm0/tmp_write_en_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.116     6.234 r  fsm0/out[31]_i_1__7/O
                         net (fo=32, routed)          0.985     7.219    BRead00/BRead00_write_en
    SLICE_X37Y77         FDRE                                         r  BRead00/out_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=762, unset)          0.924     7.924    BRead00/clk
    SLICE_X37Y77         FDRE                                         r  BRead00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y77         FDRE (Setup_fdre_C_CE)      -0.409     7.480    BRead00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.480    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  0.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    mult1/clk
    SLICE_X39Y69         FDRE                                         r  mult1/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/p_1_in[14]
    SLICE_X39Y69         FDRE                                         r  mult1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    mult1/clk
    SLICE_X39Y69         FDRE                                         r  mult1/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.070     0.502    mult1/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y52         FDRE                                         r  mult0/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.053     0.592    mult0/p_1_in[12]
    SLICE_X37Y52         FDRE                                         r  mult0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y52         FDRE                                         r  mult0/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y53         FDRE                                         r  mult0/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.053     0.592    mult0/p_1_in[13]
    SLICE_X39Y53         FDRE                                         r  mult0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y53         FDRE                                         r  mult0/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y50         FDRE                                         r  mult0/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.053     0.592    mult0/p_1_in[3]
    SLICE_X39Y50         FDRE                                         r  mult0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y50         FDRE                                         r  mult0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y51         FDRE                                         r  mult0/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.053     0.592    mult0/p_1_in[7]
    SLICE_X39Y51         FDRE                                         r  mult0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y51         FDRE                                         r  mult0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    mult0/clk
    SLICE_X40Y51         FDRE                                         r  mult0/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.115     0.666    mult0/p_1_in[5]
    SLICE_X40Y51         FDRE                                         r  mult0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    mult0/clk
    SLICE_X40Y51         FDRE                                         r  mult0/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.066     0.498    mult0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    mult1/clk
    SLICE_X39Y69         FDRE                                         r  mult1/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.116     0.667    mult1/p_1_in[4]
    SLICE_X39Y69         FDRE                                         r  mult1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    mult1/clk
    SLICE_X39Y69         FDRE                                         r  mult1/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.066     0.498    mult1/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    mult0/clk
    SLICE_X40Y51         FDRE                                         r  mult0/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.125     0.676    mult0/p_1_in[2]
    SLICE_X40Y51         FDRE                                         r  mult0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    mult0/clk
    SLICE_X40Y51         FDRE                                         r  mult0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mult2/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite20/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    mult2/clk
    SLICE_X35Y67         FDRE                                         r  mult2/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_reg[19]/Q
                         net (fo=2, routed)           0.080     0.631    mult2/mult2_out[19]
    SLICE_X34Y67         LUT3 (Prop_lut3_I0_O)        0.045     0.676 r  mult2/out_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.676    add3/out_reg[19][3]
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add3/out_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.740    yWrite20/add3_out[19]
    SLICE_X34Y67         FDRE                                         r  yWrite20/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    yWrite20/clk
    SLICE_X34Y67         FDRE                                         r  yWrite20/out_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.134     0.566    yWrite20/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mult2/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            yWrite20/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.410     0.410    mult2/clk
    SLICE_X35Y68         FDRE                                         r  mult2/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_reg[23]/Q
                         net (fo=2, routed)           0.080     0.631    mult2/mult2_out[23]
    SLICE_X34Y68         LUT3 (Prop_lut3_I0_O)        0.045     0.676 r  mult2/out_carry__4_i_5/O
                         net (fo=1, routed)           0.000     0.676    add3/out_reg[23][3]
    SLICE_X34Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add3/out_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.740    yWrite20/add3_out[23]
    SLICE_X34Y68         FDRE                                         r  yWrite20/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=762, unset)          0.432     0.432    yWrite20/clk
    SLICE_X34Y68         FDRE                                         r  yWrite20/out_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.134     0.566    yWrite20/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y26   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y23   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y31   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y28   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y25   mult3/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y32   mult1/out_tmp_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y50  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X40Y52  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y50  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y52  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y51  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y50  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y52  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y51  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y53  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y54  ARead00/out_reg[18]/C



