Received: with ECARTIS (v1.0.0; list linux-mips); Fri, 03 Aug 2007 15:00:00 +0100 (BST)
Received: from ns2.suse.de ([195.135.220.15]:24741 "EHLO mx2.suse.de")
	by ftp.linux-mips.org with ESMTP id S20023904AbXHCN75 (ORCPT
	<rfc822;linux-mips@linux-mips.org>); Fri, 3 Aug 2007 14:59:57 +0100
Received: from Relay2.suse.de (mail2.suse.de [195.135.221.8])
	(using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mx2.suse.de (Postfix) with ESMTP id BBFE121C39;
	Fri,  3 Aug 2007 15:59:51 +0200 (CEST)
Date:	Fri, 03 Aug 2007 15:59:50 +0200
Message-ID: <s5habt8ra5l.wl%tiwai@suse.de>
From:	Takashi Iwai <tiwai@suse.de>
To:	Songmao Tian <tiansm@lemote.com>
Cc:	Atsushi Nemoto <anemo@mba.ocn.ne.jp>, linux-mips@linux-mips.org,
	alsa-devel@alsa-project.org, Dajie Tan <jiankemeng@gmail.com>,
	greg@kroah.com
Subject: Re: [alsa-devel] ALSA on MIPS platform
In-Reply-To: <46B332AC.8020403@lemote.com>
References: <46B03CC0.3090000@lemote.com>
	<20070802.235606.122255120.anemo@mba.ocn.ne.jp>
	<46B332AC.8020403@lemote.com>
User-Agent: Wanderlust/2.15.5 (Almost Unreal) SEMI/1.14.6 (Maruoka)
 FLIM/1.14.7 (=?ISO-8859-4?Q?Sanj=F2?=) APEL/10.6 MULE XEmacs/21.5 (beta27)
 (fiddleheads) (+CVS-20060704) (i386-suse-linux)
MIME-Version: 1.0 (generated by SEMI 1.14.6 - "Maruoka")
Content-Type: text/plain; charset=US-ASCII
Return-Path: <tiwai@suse.de>
X-Envelope-To: <"|/home/ecartis/ecartis -s linux-mips"> (uid 0)
X-Orcpt: rfc822;linux-mips@linux-mips.org
Original-Recipient: rfc822;linux-mips@linux-mips.org
X-archive-position: 16054
X-ecartis-version: Ecartis v1.0.0
Sender: linux-mips-bounce@linux-mips.org
Errors-to: linux-mips-bounce@linux-mips.org
X-original-sender: tiwai@suse.de
Precedence: bulk
X-list: linux-mips

At Fri, 03 Aug 2007 21:50:36 +0800,
Songmao Tian wrote:
> 
> Atsushi Nemoto wrote:
> > On Wed, 01 Aug 2007 15:56:48 +0800, Songmao Tian <tiansm@lemote.com> wrote:
> >   
> >>     The problem is clear:
> >> 1. dma_alloc_noncoherent() return a non-cached address, and 
> >> virt_to_page() need a cached logical addr (Have I named it right?)
> >> 2. mmaped dam buffer should be non-cached.
> >>
> >> We have a ugly patch, but we want to solve the problem cleanly, so can 
> >> anyone show me the way?
> >>     
> >
> > virt_to_page() is used in many place in mm so making it robust might
> > affect performance.  IMHO virt_to_page() seems too low-level as DMA
> > API.
> >
> > If something like dma_virt_to_page(dev, cpu_addr) which can take a cpu
> > address returned by dma_xxx APIs was defined, MIPS can implement it
> > appropriately.
> >
> > And then pgprot_noncached issues still exist...
> >
> > ---
> > Atsushi Nemoto
> >
> >
> >
> >   
> 
> I agree, and I am investigating to implement a dma_map_coherent, but It 
> seems dma_map_coherent doesn't solve all the problem and will change a 
> lot of code:(

It won't be that much.  You'll need to change snd_pcm_default_mmap()
in sound/core/pcm_native.c to call dma_mmap_coherent() directly
instead of nopage ops.  But, this won't work with SG-buffers, which
requires some more additional works.


Takashi
