# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do VeoPixels_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is sanji@SANJIT1.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is sanji@SANJIT1.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is sanji@SANJIT1.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/sanji/Documents/GitHub/VeoPixels {C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:49:17 on Dec 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sanji/Documents/GitHub/VeoPixels" C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv 
# -- Compiling module Tester
# 
# Top level modules:
# 	Tester
# End time: 16:49:18 on Dec 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sanji/Documents/GitHub/VeoPixels {C:/Users/sanji/Documents/GitHub/VeoPixels/SingleLEDEncoder.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:49:18 on Dec 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sanji/Documents/GitHub/VeoPixels" C:/Users/sanji/Documents/GitHub/VeoPixels/SingleLEDEncoder.sv 
# -- Compiling module SingleLEDEncoder
# 
# Top level modules:
# 	SingleLEDEncoder
# End time: 16:49:18 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sanji/Documents/GitHub/VeoPixels {C:/Users/sanji/Documents/GitHub/VeoPixels/SingleBinaryEncoder.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:49:18 on Dec 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sanji/Documents/GitHub/VeoPixels" C:/Users/sanji/Documents/GitHub/VeoPixels/SingleBinaryEncoder.sv 
# -- Compiling module SingleBinaryEncoder
# 
# Top level modules:
# 	SingleBinaryEncoder
# End time: 16:49:18 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sanji/Documents/GitHub/VeoPixels {C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:49:18 on Dec 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sanji/Documents/GitHub/VeoPixels" C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv 
# -- Compiling module MultipleLEDEncoder
# 
# Top level modules:
# 	MultipleLEDEncoder
# End time: 16:49:18 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Tester
# vsim work.Tester 
# Start time: 16:49:30 on Dec 28,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(17): (vopt-3838) Variable 'binary_output' written by continuous and procedural assignments. 
# One of the assignments is implicit. See C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(66). 
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Tester(fast)
add wave -position end  sim:/Tester/clk
add wave -position end  sim:/Tester/DO
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sanji  Hostname: SANJIT1  ProcessID: 11836
#           Attempting to use alternate WLF file "./wlftbw194j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbw194j
force -freeze sim:/Tester/clk 1 0, 0 {10 ns} -r 20
run 2000
run 1220
run 7000
run 10000
run 200000
run 1000000
# Causality operation skipped due to absence of debug database file
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:57:28 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv 
# -- Compiling module Tester
# 
# Top level modules:
# 	Tester
# End time: 16:57:28 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(17): (vopt-3838) Variable 'binary_output' written by continuous and procedural assignments. 
# One of the assignments is implicit. See C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(66). 
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Tester(fast)
run
force -freeze sim:/Tester/clk 1 0, 0 {10 ns} -r 20
-run 600000
# invalid command name "-run"
run 600000
run 600000
run 600000
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:03:05 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv 
# -- Compiling module Tester
# 
# Top level modules:
# 	Tester
# End time: 17:03:05 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Tester(fast)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Tester(fast)
force -freeze sim:/Tester/clk 1 0, 0 {50 ns} -r 100
run 600000
run 600000
run 600000
run 600000
run 600000
run 600000
run 600000
run 600000
run 600000
force -freeze sim:/Tester/clk 1 0, 0 {50 ns} -r 100
run 600000
run 600000
run 600000
vsim work.MultipleLEDEncoder
# End time: 17:06:07 on Dec 28,2022, Elapsed time: 0:16:37
# Errors: 0, Warnings: 1
# vsim work.MultipleLEDEncoder 
# Start time: 17:06:07 on Dec 28,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.MultipleLEDEncoder(fast)
add wave -position end  sim:/MultipleLEDEncoder/clk
add wave -position end  sim:/MultipleLEDEncoder/strip
add wave -position end  sim:/MultipleLEDEncoder/DO
add wave -position end  sim:/MultipleLEDEncoder/clock1220
add wave -position end  sim:/MultipleLEDEncoder/sending_data
add wave -position end  sim:/MultipleLEDEncoder/uncoded_24_bit
add wave -position end  sim:/MultipleLEDEncoder/binary
add wave -position end  sim:/MultipleLEDEncoder/clock29280
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sanji  Hostname: SANJIT1  ProcessID: 11836
#           Attempting to use alternate WLF file "./wlftkat4q6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkat4q6
force -freeze sim:/MultipleLEDEncoder/clk 1 0, 0 {10 ns} -r 20
force -freeze sim:/MultipleLEDEncoder/strip 120'h000000111111FF000000FF000000FFFFFF0000FFFFFF00FFFFFFFF00FF7F00 0
run 60000
run 60000
run 60000
run 60000
run 60000
run 60000
run 60000
run 60000
run 60000
run 60000
run 60000

run 60000

run 60000

run 6000000
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:25:50 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv 
# -- Compiling module Tester
# 
# Top level modules:
# 	Tester
# End time: 17:25:50 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.MultipleLEDEncoder(fast)
force -freeze sim:/MultipleLEDEncoder/clk 1 0, 0 {10 ns} -r 20
force -freeze sim:/MultipleLEDEncoder/strip 120'h000000111111FF000000FF000000FFFFFF0000FFFFFF00FFFFFFFFFF7F00 0
run 9000000
step -current
# ** UI-Msg: (vsim-12081) The specified scope, sim:/MultipleLEDEncoder, is not a process or thread.
# 
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:33:39 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv 
# -- Compiling module Tester
# 
# Top level modules:
# 	Tester
# End time: 17:33:39 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.MultipleLEDEncoder(fast)
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:34:24 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv 
# -- Compiling module MultipleLEDEncoder
# 
# Top level modules:
# 	MultipleLEDEncoder
# End time: 17:34:24 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MultipleLEDEncoder(fast)
add wave -position end  sim:/MultipleLEDEncoder/current_led
force -freeze sim:/MultipleLEDEncoder/clk 1 0, 0 {10 ns} -r 20
force -freeze sim:/MultipleLEDEncoder/strip 120'h000000111111FF000000FF000000FFFFFF0000FFFFFF00FFFFFFFFFF7F00 0
run 600000
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:40:44 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv 
# -- Compiling module MultipleLEDEncoder
# 
# Top level modules:
# 	MultipleLEDEncoder
# End time: 17:40:44 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MultipleLEDEncoder(fast)
force -freeze sim:/MultipleLEDEncoder/clk 1 0, 0 {10 ns} -r 20
force -freeze sim:/MultipleLEDEncoder/strip 360'h000000111111FF000000FF000000FFFFFF0000FFFFFF00FFFFFFFFFF7F00 0
run 6000000
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:50:51 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv 
# -- Compiling module MultipleLEDEncoder
# 
# Top level modules:
# 	MultipleLEDEncoder
# End time: 18:50:51 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MultipleLEDEncoder(fast)
force -freeze sim:/MultipleLEDEncoder/clk 1 0, 0 {10 ns} -r 20
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:53:11 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv 
# -- Compiling module MultipleLEDEncoder
# 
# Top level modules:
# 	MultipleLEDEncoder
# End time: 18:53:11 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MultipleLEDEncoder(fast)
force -freeze sim:/MultipleLEDEncoder/clk 1 0, 0 {10 ns} -r 20
force -freeze sim:/MultipleLEDEncoder/strip 240'h000000111111FF000000FF000000FFFFFF0000FFFFFF00FFFFFFFFFF7F00 0
run 900000
vsim work.Tester
# End time: 18:55:26 on Dec 28,2022, Elapsed time: 1:49:19
# Errors: 0, Warnings: 0
# vsim work.Tester 
# Start time: 18:55:26 on Dec 28,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(66): (vopt-2241) Connection width does not match width of port 'current_led'. The port definition is at: C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv(1).
# ** Warning: C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(66): (vopt-2241) Connection width does not match width of port 'sending_data'. The port definition is at: C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv(1).
# ** Warning: C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(66): (vopt-2241) Connection width does not match width of port 'uncoded_24_bit'. The port definition is at: C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv(1).
# ** Warning: C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(66): (vopt-2685) [TFMPC] - Too few port connections for 'S'.  Expected 9, found 8.
# ** Warning: C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(66): (vopt-2871) [TFMPC] - Missing connection for port 'binary' (9th connection).
# ** Warning: C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(17): (vopt-3838) Variable 'binary_output' written by continuous and procedural assignments. 
# One of the assignments is implicit. See C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(66). 
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# Loading sv_std.std
# Loading work.Tester(fast)
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:56:14 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv 
# -- Compiling module MultipleLEDEncoder
# 
# Top level modules:
# 	MultipleLEDEncoder
# End time: 18:56:14 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:56:37 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv 
# -- Compiling module Tester
# 
# Top level modules:
# 	Tester
# End time: 18:56:37 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 900000
add wave -position end  sim:/Tester/clk
add wave -position end  sim:/Tester/DO
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sanji  Hostname: SANJIT1  ProcessID: 11836
#           Attempting to use alternate WLF file "./wlft0a7h3v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0a7h3v
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(17): (vopt-3838) Variable 'binary_output' written by continuous and procedural assignments. 
# One of the assignments is implicit. See C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(66). 
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Tester(fast)
force -freeze sim:/Tester/clk 1 0, 0 {10 ns} -r 20
run 90000
run 900000
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:17:03 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv 
# -- Compiling module Tester
# 
# Top level modules:
# 	Tester
# End time: 19:17:03 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:17:05 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv 
# -- Compiling module MultipleLEDEncoder
# 
# Top level modules:
# 	MultipleLEDEncoder
# End time: 19:17:05 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(17): (vopt-3838) Variable 'binary_output' written by continuous and procedural assignments. 
# One of the assignments is implicit. See C:/Users/sanji/Documents/GitHub/VeoPixels/Tester.sv(66). 
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Tester(fast)
vsim work.MultipleLEDEncoder
# End time: 19:17:17 on Dec 28,2022, Elapsed time: 0:21:51
# Errors: 0, Warnings: 1
# vsim work.MultipleLEDEncoder 
# Start time: 19:17:17 on Dec 28,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.MultipleLEDEncoder(fast)
add wave -position end  sim:/MultipleLEDEncoder/clk
add wave -position end  sim:/MultipleLEDEncoder/strip
add wave -position end  sim:/MultipleLEDEncoder/DO
add wave -position end  sim:/MultipleLEDEncoder/clock1220
add wave -position end  sim:/MultipleLEDEncoder/sending_data
add wave -position end  sim:/MultipleLEDEncoder/uncoded_24_bit
add wave -position end  sim:/MultipleLEDEncoder/binary
add wave -position end  sim:/MultipleLEDEncoder/clock29280
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sanji  Hostname: SANJIT1  ProcessID: 11836
#           Attempting to use alternate WLF file "./wlftk4yqmy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk4yqmy
force -freeze sim:/MultipleLEDEncoder/clk 1 0, 0 {10 ns} -r 20
force -freeze sim:/MultipleLEDEncoder/strip 240'h000000111111FF000000FF000000FFFFFF0000FFFFFF00FFFFFFFFFF7F00 0
run 60000
run 600000
vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:23:17 on Dec 28,2022
# vlog -reportprogress 300 -work work C:/Users/sanji/Documents/GitHub/VeoPixels/MultipleLEDEncoder.sv 
# -- Compiling module MultipleLEDEncoder
# 
# Top level modules:
# 	MultipleLEDEncoder
# End time: 19:23:17 on Dec 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MultipleLEDEncoder(fast)
force -freeze sim:/MultipleLEDEncoder/clk 1 0, 0 {10 ns} -r 20
force -freeze sim:/MultipleLEDEncoder/strip 240'h000000111111FF000000FF000000FFFFFF0000FFFFFF00FFFFFFFFFF7F00 0
run 900000
# End time: 19:26:36 on Dec 28,2022, Elapsed time: 0:09:19
# Errors: 0, Warnings: 0
