// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _karastuba_mul_templa_4_HH_
#define _karastuba_mul_templa_4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "karastuba_mul_templa_1.h"
#include "karastuba_mul_templa_5.h"
#include "CAT_I_I_I_O_1.h"
#include "karastuba_mul_tempcA.h"
#include "karastuba_mul_temBew.h"
#include "karastuba_mul_temEe0.h"

namespace ap_rtl {

struct karastuba_mul_templa_4 : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<2> > lhs_tmp_bits_read;
    sc_out< sc_lv<5> > lhs_digits_data_V_address0;
    sc_out< sc_logic > lhs_digits_data_V_ce0;
    sc_in< sc_lv<64> > lhs_digits_data_V_q0;
    sc_in< sc_lv<2> > rhs_tmp_bits_read;
    sc_out< sc_lv<5> > rhs_digits_data_V_address0;
    sc_out< sc_logic > rhs_digits_data_V_ce0;
    sc_in< sc_lv<64> > rhs_digits_data_V_q0;
    sc_out< sc_lv<6> > res_digits_data_V_address0;
    sc_out< sc_logic > res_digits_data_V_ce0;
    sc_out< sc_logic > res_digits_data_V_we0;
    sc_out< sc_lv<64> > res_digits_data_V_d0;
    sc_in< sc_lv<64> > res_digits_data_V_q0;
    sc_out< sc_lv<6> > res_digits_data_V_address1;
    sc_out< sc_logic > res_digits_data_V_ce1;
    sc_out< sc_logic > res_digits_data_V_we1;
    sc_out< sc_lv<64> > res_digits_data_V_d1;
    sc_in< sc_lv<64> > res_digits_data_V_q1;
    sc_out< sc_lv<4> > ap_return;
    sc_signal< sc_lv<2> > ap_var_for_const0;


    // Module declarations
    karastuba_mul_templa_4(sc_module_name name);
    SC_HAS_PROCESS(karastuba_mul_templa_4);

    ~karastuba_mul_templa_4();

    sc_trace_file* mVcdFile;

    karastuba_mul_tempcA* lhs0_digits_data_V_U;
    karastuba_mul_tempcA* lhs1_digits_data_V_U;
    karastuba_mul_tempcA* rhs0_digits_data_V_U;
    karastuba_mul_tempcA* rhs1_digits_data_V_U;
    karastuba_mul_tempcA* lhs0_tmp_digits_data_U;
    karastuba_mul_tempcA* lhs1_tmp_digits_data_U;
    karastuba_mul_tempcA* rhs0_tmp_digits_data_U;
    karastuba_mul_tempcA* rhs1_tmp_digits_data_U;
    karastuba_mul_temBew* z0_digits_data_V_U;
    karastuba_mul_temBew* z2_digits_data_V_U;
    karastuba_mul_temBew* cross_mul_digits_dat_U;
    karastuba_mul_temEe0* add2_digits_data_V_U;
    karastuba_mul_temEe0* z1_digits_data_V_U;
    karastuba_mul_templa_1* grp_karastuba_mul_templa_1_fu_577;
    karastuba_mul_templa_5* grp_karastuba_mul_templa_5_fu_586;
    karastuba_mul_templa_5* grp_karastuba_mul_templa_5_fu_597;
    CAT_I_I_I_O_1* grp_CAT_I_I_I_O_1_fu_608;
    sc_signal< sc_lv<24> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > p_088_0_i_reg_442;
    sc_signal< sc_lv<6> > i_0_i_reg_454;
    sc_signal< sc_lv<1> > op2_assign_reg_465;
    sc_signal< sc_lv<6> > i_0_i1_reg_477;
    sc_signal< sc_lv<2> > p_084_0_reg_488;
    sc_signal< sc_lv<6> > i4_0_reg_500;
    sc_signal< sc_lv<7> > j_0_reg_511;
    sc_signal< sc_lv<2> > p_0160_0_reg_534;
    sc_signal< sc_lv<6> > i7_0_reg_546;
    sc_signal< sc_lv<7> > j8_0_reg_557;
    sc_signal< sc_lv<64> > reg_618;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > reg_618_pp2_iter2_reg;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state31_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state32_pp2_stage0_iter4;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > icmp_ln282_reg_1335;
    sc_signal< sc_lv<64> > reg_626;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<64> > reg_626_pp3_iter2_reg;
    sc_signal< bool > ap_block_state34_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state35_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state36_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state37_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state38_pp3_stage0_iter4;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > icmp_ln296_reg_1385;
    sc_signal< sc_lv<64> > reg_634;
    sc_signal< sc_lv<64> > reg_634_pp2_iter2_reg;
    sc_signal< sc_lv<64> > reg_634_pp3_iter2_reg;
    sc_signal< sc_lv<5> > i_fu_644_p2;
    sc_signal< sc_lv<5> > i_reg_1144;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > zext_ln255_fu_650_p1;
    sc_signal< sc_lv<64> > zext_ln255_reg_1149;
    sc_signal< sc_lv<1> > icmp_ln255_fu_638_p2;
    sc_signal< sc_lv<5> > i_9_fu_661_p2;
    sc_signal< sc_lv<5> > i_9_reg_1163;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln256_fu_655_p2;
    sc_signal< sc_lv<5> > i_10_fu_690_p2;
    sc_signal< sc_lv<5> > i_10_reg_1176;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > zext_ln257_fu_696_p1;
    sc_signal< sc_lv<64> > zext_ln257_reg_1181;
    sc_signal< sc_lv<1> > icmp_ln257_fu_684_p2;
    sc_signal< sc_lv<5> > i_11_fu_707_p2;
    sc_signal< sc_lv<5> > i_11_reg_1195;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > icmp_ln258_fu_701_p2;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_5_fu_586_ap_return;
    sc_signal< sc_lv<4> > z0_tmp_bits_reg_1205;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_586_ap_ready;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_586_ap_done;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_597_ap_ready;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_597_ap_done;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_ap_ready;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_ap_done;
    sc_signal< bool > ap_block_state14_on_subcall_done;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_5_fu_597_ap_return;
    sc_signal< sc_lv<4> > z2_tmp_bits_reg_1210;
    sc_signal< sc_lv<5> > zext_ln266_fu_730_p1;
    sc_signal< sc_lv<5> > zext_ln266_reg_1215;
    sc_signal< sc_lv<1> > icmp_ln53_fu_734_p2;
    sc_signal< sc_lv<1> > icmp_ln53_reg_1220;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln53_reg_1220_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_1220_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_1220_pp0_iter3_reg;
    sc_signal< sc_lv<6> > i_12_fu_740_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln58_fu_746_p1;
    sc_signal< sc_lv<64> > zext_ln58_reg_1229;
    sc_signal< sc_lv<64> > zext_ln58_reg_1229_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln58_reg_1229_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln58_reg_1229_pp0_iter3_reg;
    sc_signal< sc_lv<64> > z0_digits_data_V_q0;
    sc_signal< sc_lv<64> > z0_digits_data_V_loa_reg_1244;
    sc_signal< sc_lv<64> > z0_digits_data_V_loa_reg_1244_pp0_iter2_reg;
    sc_signal< sc_lv<64> > z2_digits_data_V_q0;
    sc_signal< sc_lv<64> > z2_digits_data_V_loa_reg_1250;
    sc_signal< sc_lv<64> > z2_digits_data_V_loa_reg_1250_pp0_iter2_reg;
    sc_signal< sc_lv<65> > add_ln700_fu_758_p2;
    sc_signal< sc_lv<65> > add_ln700_reg_1256;
    sc_signal< sc_lv<64> > add_ln209_5_fu_786_p2;
    sc_signal< sc_lv<64> > add_ln209_5_reg_1261;
    sc_signal< sc_lv<2> > trunc_ln_reg_1266;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<7> > zext_ln63_7_fu_827_p1;
    sc_signal< sc_lv<7> > zext_ln63_7_reg_1271;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<1> > exitcond_i_fu_831_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_1276;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_1276_pp1_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_1276_pp1_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_1276_pp1_iter3_reg;
    sc_signal< sc_lv<6> > i_13_fu_837_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > zext_ln80_fu_843_p1;
    sc_signal< sc_lv<64> > zext_ln80_reg_1285;
    sc_signal< sc_lv<64> > zext_ln80_reg_1285_pp1_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln80_reg_1285_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln80_reg_1285_pp1_iter3_reg;
    sc_signal< sc_lv<64> > cross_mul_digits_dat_q0;
    sc_signal< sc_lv<64> > cross_mul_digits_dat_4_reg_1300;
    sc_signal< sc_lv<64> > add2_digits_data_V_q0;
    sc_signal< sc_lv<64> > add2_digits_data_V_l_reg_1305;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<65> > tmp_V_7_fu_855_p2;
    sc_signal< sc_lv<65> > tmp_V_7_reg_1310;
    sc_signal< sc_lv<1> > tmp_2_reg_1316;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<64> > add_ln700_13_fu_893_p2;
    sc_signal< sc_lv<64> > add_ln700_13_reg_1321;
    sc_signal< sc_lv<7> > z1_tmp_bits_fu_916_p2;
    sc_signal< sc_lv<7> > z1_tmp_bits_reg_1326;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > icmp_ln278_fu_922_p2;
    sc_signal< sc_lv<1> > icmp_ln278_reg_1331;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_ap_ready;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_ap_done;
    sc_signal< sc_lv<1> > icmp_ln282_fu_927_p2;
    sc_signal< sc_lv<1> > icmp_ln282_reg_1335_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln282_reg_1335_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln282_reg_1335_pp2_iter3_reg;
    sc_signal< sc_lv<6> > i_14_fu_933_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<6> > res_digits_data_V_ad_reg_1349;
    sc_signal< sc_lv<6> > res_digits_data_V_ad_reg_1349_pp2_iter1_reg;
    sc_signal< sc_lv<6> > res_digits_data_V_ad_reg_1349_pp2_iter2_reg;
    sc_signal< sc_lv<6> > res_digits_data_V_ad_reg_1349_pp2_iter3_reg;
    sc_signal< sc_lv<7> > j_fu_949_p2;
    sc_signal< sc_lv<65> > add_ln700_14_fu_963_p2;
    sc_signal< sc_lv<65> > add_ln700_14_reg_1360;
    sc_signal< sc_lv<64> > add_ln209_fu_992_p2;
    sc_signal< sc_lv<64> > add_ln209_reg_1365;
    sc_signal< sc_lv<2> > trunc_ln858_6_reg_1370;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_lv<3> > zext_ln292_fu_1008_p1;
    sc_signal< sc_lv<3> > zext_ln292_reg_1375;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<1> > icmp_ln292_fu_1012_p2;
    sc_signal< sc_lv<1> > icmp_ln296_fu_1017_p2;
    sc_signal< sc_lv<1> > icmp_ln296_reg_1385_pp3_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln296_reg_1385_pp3_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln296_reg_1385_pp3_iter3_reg;
    sc_signal< sc_lv<6> > i_15_fu_1023_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<6> > res_digits_data_V_ad_2_reg_1399;
    sc_signal< sc_lv<6> > res_digits_data_V_ad_2_reg_1399_pp3_iter1_reg;
    sc_signal< sc_lv<6> > res_digits_data_V_ad_2_reg_1399_pp3_iter2_reg;
    sc_signal< sc_lv<6> > res_digits_data_V_ad_2_reg_1399_pp3_iter3_reg;
    sc_signal< sc_lv<7> > j_5_fu_1039_p2;
    sc_signal< sc_lv<65> > add_ln700_16_fu_1053_p2;
    sc_signal< sc_lv<65> > add_ln700_16_reg_1410;
    sc_signal< sc_lv<64> > add_ln209_4_fu_1082_p2;
    sc_signal< sc_lv<64> > add_ln209_4_reg_1415;
    sc_signal< sc_lv<2> > trunc_ln858_7_reg_1420;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_lv<3> > add_ln304_fu_1102_p2;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state28;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state34;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_lv<4> > lhs0_digits_data_V_address0;
    sc_signal< sc_logic > lhs0_digits_data_V_ce0;
    sc_signal< sc_logic > lhs0_digits_data_V_we0;
    sc_signal< sc_lv<64> > lhs0_digits_data_V_q0;
    sc_signal< sc_lv<4> > lhs1_digits_data_V_address0;
    sc_signal< sc_logic > lhs1_digits_data_V_ce0;
    sc_signal< sc_logic > lhs1_digits_data_V_we0;
    sc_signal< sc_lv<64> > lhs1_digits_data_V_q0;
    sc_signal< sc_lv<4> > rhs0_digits_data_V_address0;
    sc_signal< sc_logic > rhs0_digits_data_V_ce0;
    sc_signal< sc_logic > rhs0_digits_data_V_we0;
    sc_signal< sc_lv<64> > rhs0_digits_data_V_q0;
    sc_signal< sc_lv<4> > rhs1_digits_data_V_address0;
    sc_signal< sc_logic > rhs1_digits_data_V_ce0;
    sc_signal< sc_logic > rhs1_digits_data_V_we0;
    sc_signal< sc_lv<64> > rhs1_digits_data_V_q0;
    sc_signal< sc_lv<4> > lhs0_tmp_digits_data_address0;
    sc_signal< sc_logic > lhs0_tmp_digits_data_ce0;
    sc_signal< sc_logic > lhs0_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > lhs0_tmp_digits_data_q0;
    sc_signal< sc_lv<4> > lhs1_tmp_digits_data_address0;
    sc_signal< sc_logic > lhs1_tmp_digits_data_ce0;
    sc_signal< sc_logic > lhs1_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > lhs1_tmp_digits_data_q0;
    sc_signal< sc_lv<4> > rhs0_tmp_digits_data_address0;
    sc_signal< sc_logic > rhs0_tmp_digits_data_ce0;
    sc_signal< sc_logic > rhs0_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > rhs0_tmp_digits_data_q0;
    sc_signal< sc_lv<4> > rhs1_tmp_digits_data_address0;
    sc_signal< sc_logic > rhs1_tmp_digits_data_ce0;
    sc_signal< sc_logic > rhs1_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > rhs1_tmp_digits_data_q0;
    sc_signal< sc_lv<5> > z0_digits_data_V_address0;
    sc_signal< sc_logic > z0_digits_data_V_ce0;
    sc_signal< sc_logic > z0_digits_data_V_we0;
    sc_signal< sc_logic > z0_digits_data_V_ce1;
    sc_signal< sc_logic > z0_digits_data_V_we1;
    sc_signal< sc_lv<64> > z0_digits_data_V_q1;
    sc_signal< sc_lv<5> > z2_digits_data_V_address0;
    sc_signal< sc_logic > z2_digits_data_V_ce0;
    sc_signal< sc_logic > z2_digits_data_V_we0;
    sc_signal< sc_logic > z2_digits_data_V_ce1;
    sc_signal< sc_logic > z2_digits_data_V_we1;
    sc_signal< sc_lv<64> > z2_digits_data_V_q1;
    sc_signal< sc_lv<5> > cross_mul_digits_dat_address0;
    sc_signal< sc_logic > cross_mul_digits_dat_ce0;
    sc_signal< sc_logic > cross_mul_digits_dat_we0;
    sc_signal< sc_logic > cross_mul_digits_dat_ce1;
    sc_signal< sc_logic > cross_mul_digits_dat_we1;
    sc_signal< sc_lv<64> > cross_mul_digits_dat_q1;
    sc_signal< sc_lv<5> > add2_digits_data_V_address0;
    sc_signal< sc_logic > add2_digits_data_V_ce0;
    sc_signal< sc_logic > add2_digits_data_V_we0;
    sc_signal< sc_lv<5> > z1_digits_data_V_address0;
    sc_signal< sc_logic > z1_digits_data_V_ce0;
    sc_signal< sc_logic > z1_digits_data_V_we0;
    sc_signal< sc_lv<64> > z1_digits_data_V_q0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_ap_start;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_ap_idle;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_1_fu_577_lhs0_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_lhs0_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_1_fu_577_lhs1_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_lhs1_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_1_fu_577_rhs0_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_rhs0_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_1_fu_577_rhs1_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_rhs1_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_1_fu_577_cross_mul_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_cross_mul_digits_data_V_ce0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_cross_mul_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_1_fu_577_cross_mul_digits_data_V_d0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_1_fu_577_cross_mul_digits_data_V_address1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_cross_mul_digits_data_V_ce1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_cross_mul_digits_data_V_we1;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_1_fu_577_cross_mul_digits_data_V_d1;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_1_fu_577_ap_return;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_586_ap_start;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_586_ap_idle;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_5_fu_586_lhs_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_586_lhs_digits_data_V_ce0;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_5_fu_586_rhs_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_586_rhs_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_5_fu_586_res_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_586_res_digits_data_V_ce0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_586_res_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_5_fu_586_res_digits_data_V_d0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_5_fu_586_res_digits_data_V_address1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_586_res_digits_data_V_ce1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_586_res_digits_data_V_we1;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_5_fu_586_res_digits_data_V_d1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_597_ap_start;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_597_ap_idle;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_5_fu_597_lhs_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_597_lhs_digits_data_V_ce0;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_5_fu_597_rhs_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_597_rhs_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_5_fu_597_res_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_597_res_digits_data_V_ce0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_597_res_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_5_fu_597_res_digits_data_V_d0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_5_fu_597_res_digits_data_V_address1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_597_res_digits_data_V_ce1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_597_res_digits_data_V_we1;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_5_fu_597_res_digits_data_V_d1;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_ap_start;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_ap_idle;
    sc_signal< sc_lv<5> > grp_CAT_I_I_I_O_1_fu_608_x0_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_x0_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_CAT_I_I_I_O_1_fu_608_x1_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_x1_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_CAT_I_I_I_O_1_fu_608_x2_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_x2_digits_data_V_ce0;
    sc_signal< sc_lv<6> > grp_CAT_I_I_I_O_1_fu_608_w_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_w_digits_data_V_ce0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_w_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_CAT_I_I_I_O_1_fu_608_w_digits_data_V_d0;
    sc_signal< sc_lv<6> > grp_CAT_I_I_I_O_1_fu_608_w_digits_data_V_address1;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_w_digits_data_V_ce1;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_w_digits_data_V_we1;
    sc_signal< sc_lv<64> > grp_CAT_I_I_I_O_1_fu_608_w_digits_data_V_d1;
    sc_signal< sc_lv<5> > i_0_reg_396;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > i1_0_reg_407;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<5> > i2_0_reg_419;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<5> > i3_0_reg_430;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<2> > ap_phi_mux_p_088_0_i_phi_fu_446_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > ap_phi_mux_op2_assign_phi_fu_469_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_p_084_0_phi_fu_492_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_res_tmp_bits_0_phi_fu_526_p4;
    sc_signal< sc_lv<2> > res_tmp_bits_0_reg_522;
    sc_signal< sc_lv<2> > ap_phi_mux_p_0160_0_phi_fu_538_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<3> > res_tmp_bits_1_reg_568;
    sc_signal< sc_logic > grp_karastuba_mul_templa_1_fu_577_ap_start_reg;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_586_ap_start_reg;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_597_ap_start_reg;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_1_fu_608_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln256_2_fu_673_p1;
    sc_signal< sc_lv<64> > zext_ln256_fu_678_p1;
    sc_signal< sc_lv<64> > zext_ln258_2_fu_719_p1;
    sc_signal< sc_lv<64> > zext_ln258_fu_724_p1;
    sc_signal< sc_lv<64> > zext_ln285_fu_939_p1;
    sc_signal< sc_lv<64> > zext_ln286_fu_944_p1;
    sc_signal< sc_lv<64> > zext_ln299_fu_1029_p1;
    sc_signal< sc_lv<64> > zext_ln300_fu_1034_p1;
    sc_signal< sc_lv<5> > xor_ln256_fu_667_p2;
    sc_signal< sc_lv<5> > xor_ln258_fu_713_p2;
    sc_signal< sc_lv<65> > zext_ln209_fu_752_p1;
    sc_signal< sc_lv<65> > zext_ln700_fu_755_p1;
    sc_signal< sc_lv<66> > zext_ln700_18_fu_772_p1;
    sc_signal< sc_lv<66> > zext_ln53_fu_764_p1;
    sc_signal< sc_lv<64> > zext_ln700_17_fu_768_p1;
    sc_signal< sc_lv<64> > add_ln209_10_fu_781_p2;
    sc_signal< sc_lv<66> > tmp_V_6_fu_775_p2;
    sc_signal< sc_lv<5> > zext_ln63_5_fu_808_p1;
    sc_signal< sc_lv<5> > zext_ln63_4_fu_805_p1;
    sc_signal< sc_lv<5> > add_ln63_fu_811_p2;
    sc_signal< sc_lv<6> > zext_ln63_fu_801_p1;
    sc_signal< sc_lv<6> > zext_ln63_6_fu_817_p1;
    sc_signal< sc_lv<6> > add2_tmp_bits_fu_821_p2;
    sc_signal< sc_lv<65> > zext_ln180_fu_849_p1;
    sc_signal< sc_lv<65> > zext_ln701_fu_852_p1;
    sc_signal< sc_lv<65> > select_ln701_fu_861_p3;
    sc_signal< sc_lv<65> > tmp_V_8_fu_880_p2;
    sc_signal< sc_lv<64> > trunc_ln701_fu_877_p1;
    sc_signal< sc_lv<64> > select_ln701_2_fu_869_p3;
    sc_signal< sc_lv<5> > empty_33_fu_899_p3;
    sc_signal< sc_lv<5> > add_ln95_fu_907_p2;
    sc_signal< sc_lv<7> > sext_ln95_fu_912_p1;
    sc_signal< sc_lv<65> > zext_ln286_1_fu_955_p1;
    sc_signal< sc_lv<65> > zext_ln700_19_fu_959_p1;
    sc_signal< sc_lv<66> > zext_ln700_21_fu_977_p1;
    sc_signal< sc_lv<66> > zext_ln282_fu_969_p1;
    sc_signal< sc_lv<64> > zext_ln700_20_fu_973_p1;
    sc_signal< sc_lv<64> > add_ln209_11_fu_986_p2;
    sc_signal< sc_lv<66> > tmp_V_fu_980_p2;
    sc_signal< sc_lv<65> > zext_ln300_1_fu_1045_p1;
    sc_signal< sc_lv<65> > zext_ln700_22_fu_1049_p1;
    sc_signal< sc_lv<66> > zext_ln700_24_fu_1067_p1;
    sc_signal< sc_lv<66> > zext_ln296_fu_1059_p1;
    sc_signal< sc_lv<64> > zext_ln700_23_fu_1063_p1;
    sc_signal< sc_lv<64> > add_ln209_12_fu_1076_p2;
    sc_signal< sc_lv<66> > tmp_V_9_fu_1070_p2;
    sc_signal< sc_lv<3> > zext_ln304_fu_1098_p1;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<2> > mul_ln306_fu_1117_p0;
    sc_signal< sc_lv<2> > mul_ln306_fu_1117_p1;
    sc_signal< sc_lv<4> > zext_ln306_fu_1107_p1;
    sc_signal< sc_lv<4> > mul_ln306_fu_1117_p2;
    sc_signal< sc_lv<4> > add_ln306_fu_1123_p2;
    sc_signal< sc_lv<4> > ap_return_preg;
    sc_signal< sc_lv<24> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_lv<4> > mul_ln306_fu_1117_p00;
    sc_signal< sc_lv<4> > mul_ln306_fu_1117_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<24> ap_ST_fsm_state1;
    static const sc_lv<24> ap_ST_fsm_state2;
    static const sc_lv<24> ap_ST_fsm_state3;
    static const sc_lv<24> ap_ST_fsm_state4;
    static const sc_lv<24> ap_ST_fsm_state5;
    static const sc_lv<24> ap_ST_fsm_state6;
    static const sc_lv<24> ap_ST_fsm_state7;
    static const sc_lv<24> ap_ST_fsm_state8;
    static const sc_lv<24> ap_ST_fsm_state9;
    static const sc_lv<24> ap_ST_fsm_state10;
    static const sc_lv<24> ap_ST_fsm_state11;
    static const sc_lv<24> ap_ST_fsm_state12;
    static const sc_lv<24> ap_ST_fsm_state13;
    static const sc_lv<24> ap_ST_fsm_state14;
    static const sc_lv<24> ap_ST_fsm_pp0_stage0;
    static const sc_lv<24> ap_ST_fsm_state20;
    static const sc_lv<24> ap_ST_fsm_pp1_stage0;
    static const sc_lv<24> ap_ST_fsm_state26;
    static const sc_lv<24> ap_ST_fsm_state27;
    static const sc_lv<24> ap_ST_fsm_pp2_stage0;
    static const sc_lv<24> ap_ST_fsm_state33;
    static const sc_lv<24> ap_ST_fsm_pp3_stage0;
    static const sc_lv<24> ap_ST_fsm_state39;
    static const sc_lv<24> ap_ST_fsm_state40;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<65> ap_const_lv65_1FFFFFFFFFFFFFFFF;
    static const sc_lv<65> ap_const_lv65_0;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add2_digits_data_V_address0();
    void thread_add2_digits_data_V_ce0();
    void thread_add2_digits_data_V_we0();
    void thread_add2_tmp_bits_fu_821_p2();
    void thread_add_ln209_10_fu_781_p2();
    void thread_add_ln209_11_fu_986_p2();
    void thread_add_ln209_12_fu_1076_p2();
    void thread_add_ln209_4_fu_1082_p2();
    void thread_add_ln209_5_fu_786_p2();
    void thread_add_ln209_fu_992_p2();
    void thread_add_ln304_fu_1102_p2();
    void thread_add_ln306_fu_1123_p2();
    void thread_add_ln63_fu_811_p2();
    void thread_add_ln700_13_fu_893_p2();
    void thread_add_ln700_14_fu_963_p2();
    void thread_add_ln700_16_fu_1053_p2();
    void thread_add_ln700_fu_758_p2();
    void thread_add_ln95_fu_907_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state14_on_subcall_done();
    void thread_ap_block_state15_pp0_stage0_iter0();
    void thread_ap_block_state16_pp0_stage0_iter1();
    void thread_ap_block_state17_pp0_stage0_iter2();
    void thread_ap_block_state18_pp0_stage0_iter3();
    void thread_ap_block_state19_pp0_stage0_iter4();
    void thread_ap_block_state21_pp1_stage0_iter0();
    void thread_ap_block_state22_pp1_stage0_iter1();
    void thread_ap_block_state23_pp1_stage0_iter2();
    void thread_ap_block_state24_pp1_stage0_iter3();
    void thread_ap_block_state25_pp1_stage0_iter4();
    void thread_ap_block_state28_pp2_stage0_iter0();
    void thread_ap_block_state29_pp2_stage0_iter1();
    void thread_ap_block_state30_pp2_stage0_iter2();
    void thread_ap_block_state31_pp2_stage0_iter3();
    void thread_ap_block_state32_pp2_stage0_iter4();
    void thread_ap_block_state34_pp3_stage0_iter0();
    void thread_ap_block_state35_pp3_stage0_iter1();
    void thread_ap_block_state36_pp3_stage0_iter2();
    void thread_ap_block_state37_pp3_stage0_iter3();
    void thread_ap_block_state38_pp3_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state15();
    void thread_ap_condition_pp1_exit_iter0_state21();
    void thread_ap_condition_pp2_exit_iter0_state28();
    void thread_ap_condition_pp3_exit_iter0_state34();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_op2_assign_phi_fu_469_p4();
    void thread_ap_phi_mux_p_0160_0_phi_fu_538_p4();
    void thread_ap_phi_mux_p_084_0_phi_fu_492_p4();
    void thread_ap_phi_mux_p_088_0_i_phi_fu_446_p4();
    void thread_ap_phi_mux_res_tmp_bits_0_phi_fu_526_p4();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_cross_mul_digits_dat_address0();
    void thread_cross_mul_digits_dat_ce0();
    void thread_cross_mul_digits_dat_ce1();
    void thread_cross_mul_digits_dat_we0();
    void thread_cross_mul_digits_dat_we1();
    void thread_empty_33_fu_899_p3();
    void thread_exitcond_i_fu_831_p2();
    void thread_grp_CAT_I_I_I_O_1_fu_608_ap_start();
    void thread_grp_karastuba_mul_templa_1_fu_577_ap_start();
    void thread_grp_karastuba_mul_templa_5_fu_586_ap_start();
    void thread_grp_karastuba_mul_templa_5_fu_597_ap_start();
    void thread_i_10_fu_690_p2();
    void thread_i_11_fu_707_p2();
    void thread_i_12_fu_740_p2();
    void thread_i_13_fu_837_p2();
    void thread_i_14_fu_933_p2();
    void thread_i_15_fu_1023_p2();
    void thread_i_9_fu_661_p2();
    void thread_i_fu_644_p2();
    void thread_icmp_ln255_fu_638_p2();
    void thread_icmp_ln256_fu_655_p2();
    void thread_icmp_ln257_fu_684_p2();
    void thread_icmp_ln258_fu_701_p2();
    void thread_icmp_ln278_fu_922_p2();
    void thread_icmp_ln282_fu_927_p2();
    void thread_icmp_ln292_fu_1012_p2();
    void thread_icmp_ln296_fu_1017_p2();
    void thread_icmp_ln53_fu_734_p2();
    void thread_j_5_fu_1039_p2();
    void thread_j_fu_949_p2();
    void thread_lhs0_digits_data_V_address0();
    void thread_lhs0_digits_data_V_ce0();
    void thread_lhs0_digits_data_V_we0();
    void thread_lhs0_tmp_digits_data_address0();
    void thread_lhs0_tmp_digits_data_ce0();
    void thread_lhs0_tmp_digits_data_we0();
    void thread_lhs1_digits_data_V_address0();
    void thread_lhs1_digits_data_V_ce0();
    void thread_lhs1_digits_data_V_we0();
    void thread_lhs1_tmp_digits_data_address0();
    void thread_lhs1_tmp_digits_data_ce0();
    void thread_lhs1_tmp_digits_data_we0();
    void thread_lhs_digits_data_V_address0();
    void thread_lhs_digits_data_V_ce0();
    void thread_mul_ln306_fu_1117_p0();
    void thread_mul_ln306_fu_1117_p00();
    void thread_mul_ln306_fu_1117_p1();
    void thread_mul_ln306_fu_1117_p10();
    void thread_mul_ln306_fu_1117_p2();
    void thread_res_digits_data_V_address0();
    void thread_res_digits_data_V_address1();
    void thread_res_digits_data_V_ce0();
    void thread_res_digits_data_V_ce1();
    void thread_res_digits_data_V_d0();
    void thread_res_digits_data_V_d1();
    void thread_res_digits_data_V_we0();
    void thread_res_digits_data_V_we1();
    void thread_rhs0_digits_data_V_address0();
    void thread_rhs0_digits_data_V_ce0();
    void thread_rhs0_digits_data_V_we0();
    void thread_rhs0_tmp_digits_data_address0();
    void thread_rhs0_tmp_digits_data_ce0();
    void thread_rhs0_tmp_digits_data_we0();
    void thread_rhs1_digits_data_V_address0();
    void thread_rhs1_digits_data_V_ce0();
    void thread_rhs1_digits_data_V_we0();
    void thread_rhs1_tmp_digits_data_address0();
    void thread_rhs1_tmp_digits_data_ce0();
    void thread_rhs1_tmp_digits_data_we0();
    void thread_rhs_digits_data_V_address0();
    void thread_rhs_digits_data_V_ce0();
    void thread_select_ln701_2_fu_869_p3();
    void thread_select_ln701_fu_861_p3();
    void thread_sext_ln95_fu_912_p1();
    void thread_tmp_V_6_fu_775_p2();
    void thread_tmp_V_7_fu_855_p2();
    void thread_tmp_V_8_fu_880_p2();
    void thread_tmp_V_9_fu_1070_p2();
    void thread_tmp_V_fu_980_p2();
    void thread_trunc_ln701_fu_877_p1();
    void thread_xor_ln256_fu_667_p2();
    void thread_xor_ln258_fu_713_p2();
    void thread_z0_digits_data_V_address0();
    void thread_z0_digits_data_V_ce0();
    void thread_z0_digits_data_V_ce1();
    void thread_z0_digits_data_V_we0();
    void thread_z0_digits_data_V_we1();
    void thread_z1_digits_data_V_address0();
    void thread_z1_digits_data_V_ce0();
    void thread_z1_digits_data_V_we0();
    void thread_z1_tmp_bits_fu_916_p2();
    void thread_z2_digits_data_V_address0();
    void thread_z2_digits_data_V_ce0();
    void thread_z2_digits_data_V_ce1();
    void thread_z2_digits_data_V_we0();
    void thread_z2_digits_data_V_we1();
    void thread_zext_ln180_fu_849_p1();
    void thread_zext_ln209_fu_752_p1();
    void thread_zext_ln255_fu_650_p1();
    void thread_zext_ln256_2_fu_673_p1();
    void thread_zext_ln256_fu_678_p1();
    void thread_zext_ln257_fu_696_p1();
    void thread_zext_ln258_2_fu_719_p1();
    void thread_zext_ln258_fu_724_p1();
    void thread_zext_ln266_fu_730_p1();
    void thread_zext_ln282_fu_969_p1();
    void thread_zext_ln285_fu_939_p1();
    void thread_zext_ln286_1_fu_955_p1();
    void thread_zext_ln286_fu_944_p1();
    void thread_zext_ln292_fu_1008_p1();
    void thread_zext_ln296_fu_1059_p1();
    void thread_zext_ln299_fu_1029_p1();
    void thread_zext_ln300_1_fu_1045_p1();
    void thread_zext_ln300_fu_1034_p1();
    void thread_zext_ln304_fu_1098_p1();
    void thread_zext_ln306_fu_1107_p1();
    void thread_zext_ln53_fu_764_p1();
    void thread_zext_ln58_fu_746_p1();
    void thread_zext_ln63_4_fu_805_p1();
    void thread_zext_ln63_5_fu_808_p1();
    void thread_zext_ln63_6_fu_817_p1();
    void thread_zext_ln63_7_fu_827_p1();
    void thread_zext_ln63_fu_801_p1();
    void thread_zext_ln700_17_fu_768_p1();
    void thread_zext_ln700_18_fu_772_p1();
    void thread_zext_ln700_19_fu_959_p1();
    void thread_zext_ln700_20_fu_973_p1();
    void thread_zext_ln700_21_fu_977_p1();
    void thread_zext_ln700_22_fu_1049_p1();
    void thread_zext_ln700_23_fu_1063_p1();
    void thread_zext_ln700_24_fu_1067_p1();
    void thread_zext_ln700_fu_755_p1();
    void thread_zext_ln701_fu_852_p1();
    void thread_zext_ln80_fu_843_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
