{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622122048793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622122048803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 15:27:28 2021 " "Processing started: Thu May 27 15:27:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622122048803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122048803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Endat_Controller_Firmware -c Endat_Controller_Firmware " "Command: quartus_map --read_settings_files=on --write_settings_files=off Endat_Controller_Firmware -c Endat_Controller_Firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122048803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622122050001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622122050001 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../scr/SPI_In_Output.vhd " "Can't analyze file -- file ../scr/SPI_In_Output.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622122060506 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../scr/SPI_Analog.vhd " "Can't analyze file -- file ../scr/SPI_Analog.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622122060512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/myfifo8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/myfifo8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myfifo8-SYN " "Found design unit 1: myfifo8-SYN" {  } { { "../scr/myfifo8.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061069 ""} { "Info" "ISGN_ENTITY_NAME" "1 myfifo8 " "Found entity 1: myfifo8" {  } { { "../scr/myfifo8.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/baud_rate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Baud_Rate_Generator-Arch_DUT " "Found design unit 1: Baud_Rate_Generator-Arch_DUT" {  } { { "../scr/Baud_Rate_Generator.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Baud_Rate_Generator.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061094 ""} { "Info" "ISGN_ENTITY_NAME" "1 Baud_Rate_Generator " "Found entity 1: Baud_Rate_Generator" {  } { { "../scr/Baud_Rate_Generator.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Baud_Rate_Generator.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Analog_Handler-Arch_DUT " "Found design unit 1: SPI_Analog_Handler-Arch_DUT" {  } { { "../scr/SPI_Analog_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Handler.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061135 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Analog_Handler " "Found entity 1: SPI_Analog_Handler" {  } { { "../scr/SPI_Analog_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Handler.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061135 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../scr/SPI_Input.vhd " "Can't analyze file -- file ../scr/SPI_Input.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622122061144 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../scr/SPI_Output.vhd " "Can't analyze file -- file ../scr/SPI_Output.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622122061151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_Demux-Arch_DUT " "Found design unit 1: Main_Demux-Arch_DUT" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061178 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_Demux " "Found entity 1: Main_Demux" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/timer_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/timer_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_Controller-Arch_DUT " "Found design unit 1: Timer_Controller-Arch_DUT" {  } { { "../scr/Timer_Controller.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Timer_Controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_Controller " "Found entity 1: Timer_Controller" {  } { { "../scr/Timer_Controller.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Timer_Controller.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/main_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_Mux-Arch_DUT " "Found design unit 1: Main_Mux-Arch_DUT" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061231 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_Mux " "Found entity 1: Main_Mux" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/endat_controller_firmware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/endat_controller_firmware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Endat_Controller_Firmware-Arch_DUT " "Found design unit 1: Endat_Controller_Firmware-Arch_DUT" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Endat_Controller_Firmware " "Found entity 1: Endat_Controller_Firmware" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file version_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Version_Reg-rtl " "Found design unit 1: Version_Reg-rtl" {  } { { "Version_Reg.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/Version_Reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061282 ""} { "Info" "ISGN_ENTITY_NAME" "1 Version_Reg " "Found entity 1: Version_Reg" {  } { { "Version_Reg.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/Quartus/Version_Reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/version_logger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/version_logger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Version_Logger-log_to_file " "Found design unit 1: Version_Logger-log_to_file" {  } { { "../scr/Version_Logger.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Version_Logger.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061304 ""} { "Info" "ISGN_ENTITY_NAME" "1 Version_Logger " "Found entity 1: Version_Logger" {  } { { "../scr/Version_Logger.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Version_Logger.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_output_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_output_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Output_Handler-Arch_DUT " "Found design unit 1: SPI_Output_Handler-Arch_DUT" {  } { { "../scr/SPI_Output_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Output_Handler.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061329 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Output_Handler " "Found entity 1: SPI_Output_Handler" {  } { { "../scr/SPI_Output_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Output_Handler.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_io_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_io_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_IO_Driver-Arch_DUT " "Found design unit 1: SPI_IO_Driver-Arch_DUT" {  } { { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061351 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_IO_Driver " "Found entity 1: SPI_IO_Driver" {  } { { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Input_Handler-Arch_DUT " "Found design unit 1: SPI_Input_Handler-Arch_DUT" {  } { { "../scr/SPI_Input_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Input_Handler.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061376 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Input_Handler " "Found entity 1: SPI_Input_Handler" {  } { { "../scr/SPI_Input_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Input_Handler.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/2021/fpga firmware/fpga firmware code/projects/endat_fpga_firmware/scr/spi_analog_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Analog_Driver-Arch_DUT " "Found design unit 1: SPI_Analog_Driver-Arch_DUT" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061398 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Analog_Driver " "Found entity 1: SPI_Analog_Driver" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622122061398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122061398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Endat_Controller_Firmware " "Elaborating entity \"Endat_Controller_Firmware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622122061605 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED Endat_Controller_Firmware.vhd(31) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(31): used implicit default value for signal \"LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061607 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK Endat_Controller_Firmware.vhd(47) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(47): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061607 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_uS_i Endat_Controller_Firmware.vhd(76) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(76): object \"One_uS_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061607 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ten_mS_i Endat_Controller_Firmware.vhd(78) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(78): object \"Ten_mS_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061608 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Twenty_mS_i Endat_Controller_Firmware.vhd(79) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(79): object \"Twenty_mS_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061608 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hunder_mS_i Endat_Controller_Firmware.vhd(80) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(80): object \"Hunder_mS_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061608 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_Sec_i Endat_Controller_Firmware.vhd(82) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(82): object \"One_Sec_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061608 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Two_ms_i Endat_Controller_Firmware.vhd(83) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(83): object \"Two_ms_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061608 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Twenty_Three_mS Endat_Controller_Firmware.vhd(85) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(85): object \"Twenty_Three_mS\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061608 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INT_1_1_i Endat_Controller_Firmware.vhd(90) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(90): used implicit default value for signal \"INT_1_1_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061608 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INT_2_1_i Endat_Controller_Firmware.vhd(92) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(92): used implicit default value for signal \"INT_2_1_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061609 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INT_1_4_i Endat_Controller_Firmware.vhd(117) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(117): used implicit default value for signal \"INT_1_4_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061609 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MISO_4_i Endat_Controller_Firmware.vhd(118) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(118): object \"MISO_4_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061609 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INT_2_4_i Endat_Controller_Firmware.vhd(119) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(119): used implicit default value for signal \"INT_2_4_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061609 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CS_2_4_i Endat_Controller_Firmware.vhd(121) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(121): used implicit default value for signal \"CS_2_4_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061609 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CS_1_4_i Endat_Controller_Firmware.vhd(122) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(122): used implicit default value for signal \"CS_1_4_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061610 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MOSI_4_i Endat_Controller_Firmware.vhd(123) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(123): used implicit default value for signal \"MOSI_4_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061610 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MISO_5_i Endat_Controller_Firmware.vhd(127) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(127): object \"MISO_5_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061610 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MOSI_5_i Endat_Controller_Firmware.vhd(130) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(130): used implicit default value for signal \"MOSI_5_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 130 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061610 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CS_1_5_i Endat_Controller_Firmware.vhd(131) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(131): used implicit default value for signal \"CS_1_5_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061610 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CS_2_5_i Endat_Controller_Firmware.vhd(132) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(132): used implicit default value for signal \"CS_2_5_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061610 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MOSI_8_i Endat_Controller_Firmware.vhd(155) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(155): used implicit default value for signal \"MOSI_8_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 155 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061610 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Version_Register_i Endat_Controller_Firmware.vhd(199) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(199): object \"Version_Register_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061610 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Endat_Firmware_Controller_Version_Request_i Endat_Controller_Firmware.vhd(201) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(201): object \"Endat_Firmware_Controller_Version_Request_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061611 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_In_Ready_i Endat_Controller_Firmware.vhd(217) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(217): object \"Data_In_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061611 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Name_1_i Endat_Controller_Firmware.vhd(223) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(223): object \"SPI_IO_Driver_Version_Name_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061611 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Number_1_i Endat_Controller_Firmware.vhd(224) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(224): object \"SPI_IO_Driver_Version_Number_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061611 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Ready_1_i Endat_Controller_Firmware.vhd(225) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(225): object \"SPI_IO_Driver_Version_Ready_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061611 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Name_2_i Endat_Controller_Firmware.vhd(226) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(226): object \"SPI_IO_Driver_Version_Name_2_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061611 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Number_2_i Endat_Controller_Firmware.vhd(227) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(227): object \"SPI_IO_Driver_Version_Number_2_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061612 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_IO_Driver_Version_Ready_2_i Endat_Controller_Firmware.vhd(228) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(228): object \"SPI_IO_Driver_Version_Ready_2_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061612 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Input_Handler_Version_Name_i Endat_Controller_Firmware.vhd(274) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(274): object \"SPI_Input_Handler_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061612 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Input_Handler_Version_Number_i Endat_Controller_Firmware.vhd(275) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(275): object \"SPI_Input_Handler_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061613 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Input_Handler_Version_Ready_i Endat_Controller_Firmware.vhd(276) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(276): object \"SPI_Input_Handler_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061613 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B0_Out_i Endat_Controller_Firmware.vhd(327) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(327): object \"Dig_Card1_1_B0_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061613 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B1_Out_i Endat_Controller_Firmware.vhd(328) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(328): object \"Dig_Card1_1_B1_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061613 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B2_Out_i Endat_Controller_Firmware.vhd(329) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(329): object \"Dig_Card1_1_B2_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061613 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B3_Out_i Endat_Controller_Firmware.vhd(330) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(330): object \"Dig_Card1_1_B3_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061613 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B4_Out_i Endat_Controller_Firmware.vhd(331) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(331): object \"Dig_Card1_1_B4_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061613 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B5_Out_i Endat_Controller_Firmware.vhd(332) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(332): object \"Dig_Card1_1_B5_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061614 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B6_Out_i Endat_Controller_Firmware.vhd(333) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(333): object \"Dig_Card1_1_B6_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061614 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Card1_1_B7_Out_i Endat_Controller_Firmware.vhd(334) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(334): object \"Dig_Card1_1_B7_Out_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061614 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Output_Handler_Version_Name_i Endat_Controller_Firmware.vhd(341) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(341): object \"SPI_Output_Handler_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061614 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Output_Handler_Version_Number_i Endat_Controller_Firmware.vhd(342) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(342): object \"SPI_Output_Handler_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061614 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Output_Handler_Version_Ready_i Endat_Controller_Firmware.vhd(343) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(343): object \"SPI_Output_Handler_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061614 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nCS_i Endat_Controller_Firmware.vhd(396) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(396): object \"nCS_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061615 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Driver_Version_Name_i Endat_Controller_Firmware.vhd(413) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(413): object \"SPI_Analog_Driver_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061615 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Driver_Version_Number_i Endat_Controller_Firmware.vhd(414) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(414): object \"SPI_Analog_Driver_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061615 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Driver_Version_Ready_i Endat_Controller_Firmware.vhd(415) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(415): object \"SPI_Analog_Driver_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061615 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Data_Ready_i Endat_Controller_Firmware.vhd(449) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(449): used implicit default value for signal \"Data_Ready_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 449 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061615 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Handler_Version_Name_1_i Endat_Controller_Firmware.vhd(549) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(549): object \"SPI_Analog_Handler_Version_Name_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 549 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061617 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Handler_Version_Number_1_i Endat_Controller_Firmware.vhd(550) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(550): object \"SPI_Analog_Handler_Version_Number_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061617 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Analog_Handler_Version_Ready_1_i Endat_Controller_Firmware.vhd(551) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(551): object \"SPI_Analog_Handler_Version_Ready_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061617 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PPS_In_i Endat_Controller_Firmware.vhd(632) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(632): used implicit default value for signal \"PPS_In_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 632 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061617 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Timer_Controller_Version_Name_i Endat_Controller_Firmware.vhd(640) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(640): object \"Timer_Controller_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061617 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Timer_Controller_Version_Number_i Endat_Controller_Firmware.vhd(641) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(641): object \"Timer_Controller_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 641 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061618 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Timer_Controller_Version_Ready_i Endat_Controller_Firmware.vhd(642) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(642): object \"Timer_Controller_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 642 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061618 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dig_Outputs_Ready_i Endat_Controller_Firmware.vhd(674) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(674): object \"Dig_Outputs_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 674 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061618 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Demux_Version_Name_i Endat_Controller_Firmware.vhd(677) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(677): object \"Main_Demux_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 677 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061619 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Demux_Version_Number_i Endat_Controller_Firmware.vhd(678) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(678): object \"Main_Demux_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061619 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Demux_Version_Ready_i Endat_Controller_Firmware.vhd(679) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(679): object \"Main_Demux_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 679 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061619 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Message_Length_i Endat_Controller_Firmware.vhd(718) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(718): used implicit default value for signal \"Message_Length_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 718 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061619 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Watchdog_Reset_i Endat_Controller_Firmware.vhd(733) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(733): used implicit default value for signal \"Watchdog_Reset_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 733 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061619 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mux_watchdog_i Endat_Controller_Firmware.vhd(735) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(735): object \"Mux_watchdog_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 735 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061620 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Mux_Version_Name_i Endat_Controller_Firmware.vhd(753) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(753): object \"Main_Mux_Version_Name_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061620 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Mux_Version_Number_i Endat_Controller_Firmware.vhd(754) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(754): object \"Main_Mux_Version_Number_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 754 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061620 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Main_Mux_Version_Ready_i Endat_Controller_Firmware.vhd(755) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(755): object \"Main_Mux_Version_Ready_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 755 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061620 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Version_Name_i Endat_Controller_Firmware.vhd(757) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(757): used implicit default value for signal \"Version_Name_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 757 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061620 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Version_Number_i Endat_Controller_Firmware.vhd(758) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(758): used implicit default value for signal \"Version_Number_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 758 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061620 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Version_Data_Ready_i Endat_Controller_Firmware.vhd(759) " "VHDL Signal Declaration warning at Endat_Controller_Firmware.vhd(759): used implicit default value for signal \"Version_Data_Ready_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 759 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122061621 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Baud_Rate_Generator_Version_Name_1_i Endat_Controller_Firmware.vhd(862) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(862): object \"Baud_Rate_Generator_Version_Name_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 862 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061621 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Baud_Rate_Generator_Version_Number_1_i Endat_Controller_Firmware.vhd(863) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(863): object \"Baud_Rate_Generator_Version_Number_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 863 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061621 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Baud_Rate_Generator_Version_Ready_1_i Endat_Controller_Firmware.vhd(864) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(864): object \"Baud_Rate_Generator_Version_Ready_1_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061621 "|Endat_Controller_Firmware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_Inpor_i Endat_Controller_Firmware.vhd(902) " "Verilog HDL or VHDL warning at Endat_Controller_Firmware.vhd(902): object \"SPI_Inpor_i\" assigned a value but never read" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 902 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061621 "|Endat_Controller_Firmware"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Version_Reg Version_Reg:Ver_Reg_1 " "Elaborating entity \"Version_Reg\" for hierarchy \"Version_Reg:Ver_Reg_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "Ver_Reg_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122061752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_IO_Driver SPI_IO_Driver:SPI_In_1 " "Elaborating entity \"SPI_IO_Driver\" for hierarchy \"SPI_IO_Driver:SPI_In_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "SPI_In_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122061812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Start_Byte_Conversion SPI_IO_Driver.vhd(77) " "Verilog HDL or VHDL warning at SPI_IO_Driver.vhd(77): object \"Start_Byte_Conversion\" assigned a value but never read" {  } { { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061821 "|Endat_Controller_Firmware|SPI_IO_Driver:SPI_In_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Input_Handler SPI_Input_Handler:SPI_Input_Handler_1 " "Elaborating entity \"SPI_Input_Handler\" for hierarchy \"SPI_Input_Handler:SPI_Input_Handler_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "SPI_Input_Handler_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122061830 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_cnt SPI_Input_Handler.vhd(151) " "Verilog HDL or VHDL warning at SPI_Input_Handler.vhd(151): object \"bit_cnt\" assigned a value but never read" {  } { { "../scr/SPI_Input_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Input_Handler.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061846 "|Endat_Controller_Firmware|SPI_Input_Handler:SPI_Input_Handler_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Output_Handler SPI_Output_Handler:SPI_Output_Handler_1 " "Elaborating entity \"SPI_Output_Handler\" for hierarchy \"SPI_Output_Handler:SPI_Output_Handler_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "SPI_Output_Handler_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122061860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_cnt SPI_Output_Handler.vhd(188) " "Verilog HDL or VHDL warning at SPI_Output_Handler.vhd(188): object \"bit_cnt\" assigned a value but never read" {  } { { "../scr/SPI_Output_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Output_Handler.vhd" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061879 "|Endat_Controller_Firmware|SPI_Output_Handler:SPI_Output_Handler_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Analog_Driver SPI_Analog_Driver:SPI_Analog_Driver_1 " "Elaborating entity \"SPI_Analog_Driver\" for hierarchy \"SPI_Analog_Driver:SPI_Analog_Driver_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "SPI_Analog_Driver_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122061889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Analog_Handler SPI_Analog_Handler:SPI_Analog_Handler_1 " "Elaborating entity \"SPI_Analog_Handler\" for hierarchy \"SPI_Analog_Handler:SPI_Analog_Handler_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "SPI_Analog_Handler_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122061902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Channel_cnt SPI_Analog_Handler.vhd(339) " "Verilog HDL or VHDL warning at SPI_Analog_Handler.vhd(339): object \"Channel_cnt\" assigned a value but never read" {  } { { "../scr/SPI_Analog_Handler.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Handler.vhd" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061923 "|Endat_Controller_Firmware|SPI_Analog_Handler:SPI_Analog_Handler_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Demux Main_Demux:Main_Demux_1 " "Elaborating entity \"Main_Demux\" for hierarchy \"Main_Demux:Main_Demux_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "Main_Demux_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122061933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Output_Card_1_i Main_Demux.vhd(131) " "Verilog HDL or VHDL warning at Main_Demux.vhd(131): object \"Output_Card_1_i\" assigned a value but never read" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061953 "|Endat_Controller_Firmware|Main_Demux:Main_Demux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Output_Card_2_i Main_Demux.vhd(132) " "Verilog HDL or VHDL warning at Main_Demux.vhd(132): object \"Output_Card_2_i\" assigned a value but never read" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061953 "|Endat_Controller_Firmware|Main_Demux:Main_Demux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Messag_Length_i Main_Demux.vhd(180) " "Verilog HDL or VHDL warning at Main_Demux.vhd(180): object \"Messag_Length_i\" assigned a value but never read" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061953 "|Endat_Controller_Firmware|Main_Demux:Main_Demux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Wait_cnt Main_Demux.vhd(568) " "Verilog HDL or VHDL warning at Main_Demux.vhd(568): object \"Wait_cnt\" assigned a value but never read" {  } { { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 568 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122061953 "|Endat_Controller_Firmware|Main_Demux:Main_Demux_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myfifo8 Main_Demux:Main_Demux_1\|myfifo8:u1 " "Elaborating entity \"myfifo8\" for hierarchy \"Main_Demux:Main_Demux_1\|myfifo8:u1\"" {  } { { "../scr/Main_Demux.vhd" "u1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122061960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../scr/myfifo8.vhd" "lpm_shiftreg_component" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122062045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component " "Elaborated megafunction instantiation \"Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "../scr/myfifo8.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122062055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component " "Instantiated megafunction \"Main_Demux:Main_Demux_1\|myfifo8:u1\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622122062055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622122062055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622122062055 ""}  } { { "../scr/myfifo8.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/myfifo8.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622122062055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Mux Main_Mux:Main_Mux_1 " "Elaborating entity \"Main_Mux\" for hierarchy \"Main_Mux:Main_Mux_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "Main_Mux_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122062065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comms_done Main_Mux.vhd(225) " "Verilog HDL or VHDL warning at Main_Mux.vhd(225): object \"comms_done\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done Main_Mux.vhd(226) " "Verilog HDL or VHDL warning at Main_Mux.vhd(226): object \"done\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SerData_Byte Main_Mux.vhd(230) " "Verilog HDL or VHDL warning at Main_Mux.vhd(230): object \"SerData_Byte\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Message_done Main_Mux.vhd(242) " "Verilog HDL or VHDL warning at Main_Mux.vhd(242): object \"Message_done\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Busy_Latch Main_Mux.vhd(371) " "Verilog HDL or VHDL warning at Main_Mux.vhd(371): object \"Busy_Latch\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 371 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Analog_Input_Ready Main_Mux.vhd(377) " "Verilog HDL or VHDL warning at Main_Mux.vhd(377): object \"Analog_Input_Ready\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CRC2send Main_Mux.vhd(463) " "VHDL Process Statement warning at Main_Mux.vhd(463): inferring latch(es) for signal or variable \"CRC2send\", which holds its previous value in one or more paths through the process" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_counter Main_Mux.vhd(1308) " "Verilog HDL or VHDL warning at Main_Mux.vhd(1308): object \"tx_counter\" assigned a value but never read" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 1308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[255\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[255\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062109 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062119 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062119 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062119 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[254\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[254\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062119 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062119 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062119 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062119 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062119 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062119 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062119 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[253\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[253\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[252\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[252\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[251\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[251\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062120 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[250\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[250\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[249\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[249\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062121 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[248\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[248\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[247\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[247\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062122 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[246\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[246\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[245\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[245\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062123 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[244\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[244\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[243\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[243\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062124 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[242\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[242\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[241\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[241\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[240\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[240\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[239\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[239\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[238\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[238\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[237\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[237\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[236\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[236\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[235\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[235\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[234\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[234\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[233\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[233\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[232\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[232\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[231\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[231\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[230\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[230\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[229\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[229\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[228\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[228\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[227\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[227\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[226\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[226\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[225\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[225\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[224\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[224\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[223\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[223\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[222\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[222\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[221\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[221\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[220\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[220\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[219\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[219\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062125 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[218\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[218\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[217\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[217\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[216\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[216\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[215\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[215\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[214\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[214\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[213\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[213\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[212\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[212\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[211\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[211\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[210\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[210\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[209\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[209\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[208\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[208\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[207\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[207\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[206\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[206\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[205\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[205\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[204\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[204\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[203\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[203\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[202\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[202\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[201\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[201\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[200\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[200\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[199\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[199\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[198\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[198\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[197\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[197\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[196\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[196\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[195\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[195\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[194\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[194\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062135 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[193\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[193\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[192\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[192\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[191\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[191\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[190\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[190\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[189\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[189\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[188\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[188\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[187\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[187\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[186\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[186\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[185\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[185\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[184\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[184\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[183\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[183\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062145 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[182\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[182\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[181\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[181\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062150 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[180\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[180\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[179\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[179\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[178\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[178\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062151 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[177\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[177\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[176\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[176\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[175\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[175\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062152 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[174\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[174\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[173\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[173\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062153 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[172\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[172\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[171\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[171\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[170\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[170\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062154 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[169\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[169\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[168\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[168\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062155 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[167\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[167\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[166\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[166\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[165\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[165\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062156 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[164\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[164\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[163\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[163\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062157 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[162\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[162\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[161\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[161\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062158 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[160\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[160\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[159\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[159\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[158\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[158\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062159 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[157\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[157\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[156\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[156\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062160 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[155\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[155\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[154\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[154\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[153\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[153\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062161 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[152\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[152\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[151\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[151\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[150\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[150\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062162 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[149\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[149\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[148\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[148\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062163 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[147\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[147\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[146\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[146\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062164 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[145\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[145\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[144\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[144\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[143\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[143\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062165 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[142\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[142\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[141\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[141\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[140\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[140\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[139\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[139\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[138\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[138\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[137\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[137\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[136\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[136\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[135\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[135\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[134\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[134\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[133\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[133\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[132\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[132\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[131\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[131\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[130\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[130\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[129\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[129\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[0\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[0\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[1\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[1\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[2\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[2\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[3\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[3\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[4\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[4\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[5\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[5\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[6\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[6\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CRC2send\[128\]\[7\] Main_Mux.vhd(463) " "Inferred latch for \"CRC2send\[128\]\[7\]\" at Main_Mux.vhd(463)" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 463 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122062166 "|Endat_Controller_Firmware|Main_Mux:Main_Mux_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_Rate_Generator Baud_Rate_Generator:Endat_Firmware_Controller_Baud_1 " "Elaborating entity \"Baud_Rate_Generator\" for hierarchy \"Baud_Rate_Generator:Endat_Firmware_Controller_Baud_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "Endat_Firmware_Controller_Baud_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122062176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_Controller Timer_Controller:Timer_Controller_1 " "Elaborating entity \"Timer_Controller\" for hierarchy \"Timer_Controller:Timer_Controller_1\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "Timer_Controller_1" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122062186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "One_mS_Cnt_i Timer_Controller.vhd(58) " "Verilog HDL or VHDL warning at Timer_Controller.vhd(58): object \"One_mS_Cnt_i\" assigned a value but never read" {  } { { "../scr/Timer_Controller.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Timer_Controller.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622122062196 "|Endat_Controller_Firmware|Timer_Controller:Timer_Controller_1"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9 " "Ignored 9 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9 " "Ignored 9 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1622122064099 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1622122064099 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[0\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1622122078677 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1622122078677 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2_UP\[0\] " "bidirectional pin \"GPIO_2_UP\[0\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2_UP\[1\] " "bidirectional pin \"GPIO_2_UP\[1\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2_UP\[2\] " "bidirectional pin \"GPIO_2_UP\[2\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1622122078679 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1622122078679 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[2\] GND pin " "The pin \"GPIO_2\[2\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[3\] GND pin " "The pin \"GPIO_2\[3\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[6\] VCC pin " "The pin \"GPIO_2\[6\]\" is fed by VCC" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] GND pin " "The pin \"GPIO_0\[2\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[7\] GND pin " "The pin \"GPIO_0\[7\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[9\] GND pin " "The pin \"GPIO_0\[9\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[10\] GND pin " "The pin \"GPIO_0\[10\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[11\] GND pin " "The pin \"GPIO_0\[11\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[12\] GND pin " "The pin \"GPIO_0\[12\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[0\] GND pin " "The pin \"GPIO_1\[0\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[1\] GND pin " "The pin \"GPIO_1\[1\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[2\] GND pin " "The pin \"GPIO_1\[2\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[3\] GND pin " "The pin \"GPIO_1\[3\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[5\] GND pin " "The pin \"GPIO_1\[5\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[6\] GND pin " "The pin \"GPIO_1\[6\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[7\] GND pin " "The pin \"GPIO_1\[7\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[8\] GND pin " "The pin \"GPIO_1\[8\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[9\] GND pin " "The pin \"GPIO_1\[9\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[10\] GND pin " "The pin \"GPIO_1\[10\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[11\] GND pin " "The pin \"GPIO_1\[11\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[12\] GND pin " "The pin \"GPIO_1\[12\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[13\] GND pin " "The pin \"GPIO_1\[13\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[14\] GND pin " "The pin \"GPIO_1\[14\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[15\] GND pin " "The pin \"GPIO_1\[15\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[16\] GND pin " "The pin \"GPIO_1\[16\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[17\] GND pin " "The pin \"GPIO_1\[17\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[18\] GND pin " "The pin \"GPIO_1\[18\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[19\] GND pin " "The pin \"GPIO_1\[19\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[20\] GND pin " "The pin \"GPIO_1\[20\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[21\] GND pin " "The pin \"GPIO_1\[21\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[22\] GND pin " "The pin \"GPIO_1\[22\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[23\] GND pin " "The pin \"GPIO_1\[23\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[24\] GND pin " "The pin \"GPIO_1\[24\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[25\] GND pin " "The pin \"GPIO_1\[25\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[26\] GND pin " "The pin \"GPIO_1\[26\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[27\] GND pin " "The pin \"GPIO_1\[27\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[28\] GND pin " "The pin \"GPIO_1\[28\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[29\] GND pin " "The pin \"GPIO_1\[29\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[30\] GND pin " "The pin \"GPIO_1\[30\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[31\] GND pin " "The pin \"GPIO_1\[31\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[32\] GND pin " "The pin \"GPIO_1\[32\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[33\] GND pin " "The pin \"GPIO_1\[33\]\" is fed by GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 62 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1622122078681 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1622122078681 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../scr/Main_Mux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Mux.vhd" 1313 -1 0 } } { "../scr/SPI_Analog_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 57 -1 0 } } { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 50 -1 0 } } { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 51 -1 0 } } { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 49 -1 0 } } { "../scr/SPI_Analog_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 161 -1 0 } } { "../scr/SPI_IO_Driver.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 83 -1 0 } } { "../scr/Main_Demux.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Main_Demux.vhd" 538 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622122078693 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622122078693 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[0\]~synth " "Node \"GPIO_2\[0\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[6\]~synth " "Node \"GPIO_2\[6\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122079462 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1622122079462 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622122079462 "|Endat_Controller_Firmware|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622122079462 "|Endat_Controller_Firmware|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622122079462 "|Endat_Controller_Firmware|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622122079462 "|Endat_Controller_Firmware|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622122079462 "|Endat_Controller_Firmware|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622122079462 "|Endat_Controller_Firmware|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622122079462 "|Endat_Controller_Firmware|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622122079462 "|Endat_Controller_Firmware|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622122079462 "|Endat_Controller_Firmware|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622122079462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622122079565 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI_Analog_Driver:SPI_Analog_Driver_1\|\\SPI_Driver:bit_number\[4\] High " "Register SPI_Analog_Driver:SPI_Analog_Driver_1\|\\SPI_Driver:bit_number\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622122079694 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI_IO_Driver:SPI_Out_1\|\\SPI_Driver:bit_number\[4\] High " "Register SPI_IO_Driver:SPI_Out_1\|\\SPI_Driver:bit_number\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622122079694 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SPI_IO_Driver:SPI_In_1\|\\SPI_Driver:bit_number\[4\] High " "Register SPI_IO_Driver:SPI_In_1\|\\SPI_Driver:bit_number\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622122079694 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[4\] High " "Register Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622122079694 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[3\] High " "Register Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622122079694 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[1\] High " "Register Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[1\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622122079694 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[0\] High " "Register Main_Demux:Main_Demux_1\|\\baud_rate_gen_rx:sample_div\[0\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1622122079694 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1622122079694 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "170 " "170 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622122083369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622122084280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622122084280 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "../scr/Endat_Controller_Firmware.vhd" "" { Text "G:/My Drive/2021/FPGA Firmware/FPGA Firmware Code/Projects/Endat_FPGA_Firmware/scr/Endat_Controller_Firmware.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622122085509 "|Endat_Controller_Firmware|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622122085509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1695 " "Implemented 1695 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622122085509 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622122085509 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "81 " "Implemented 81 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1622122085509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1591 " "Implemented 1591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622122085509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622122085509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 225 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622122085752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 15:28:05 2021 " "Processing ended: Thu May 27 15:28:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622122085752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622122085752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622122085752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622122085752 ""}
