Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 22 20:39:42 2019
| Host         : FUMI3D2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_bmp_timing_summary_routed.rpt -pb vga_bmp_timing_summary_routed.pb -rpx vga_bmp_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_bmp
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.517        0.000                      0                   63        0.188        0.000                      0                   63        2.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBOUT   {0.000 20.000}       40.000          25.000          
  iPCK       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBOUT                                                                                                                                                     38.751        0.000                       0                     2  
  iPCK             35.517        0.000                      0                   63        0.188        0.000                      0                   63       19.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       35.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[2]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.963ns (25.733%)  route 2.779ns (74.267%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 45.913 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.882     7.759    syncgen/HCNT[4]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.296     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.458     8.513    syncgen/VCNT[9]_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.637 r  syncgen/VGA_R[2]_i_4/O
                         net (fo=1, routed)           0.796     9.433    syncgen/VGA_R[2]_i_4_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.557 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           0.643    10.200    syncgen_n_3
    SLICE_X42Y64         FDRE                                         r  VGA_R_reg[2]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.558    45.913    PCK
    SLICE_X42Y64         FDRE                                         r  VGA_R_reg[2]_lopt_replica_3/C
                         clock pessimism              0.522    46.435    
                         clock uncertainty           -0.195    46.240    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    45.716    VGA_R_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         45.716    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.517ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[2]_lopt_replica_8/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.963ns (25.733%)  route 2.779ns (74.267%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 45.913 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.882     7.759    syncgen/HCNT[4]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.296     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.458     8.513    syncgen/VCNT[9]_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.637 r  syncgen/VGA_R[2]_i_4/O
                         net (fo=1, routed)           0.796     9.433    syncgen/VGA_R[2]_i_4_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.557 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           0.643    10.200    syncgen_n_3
    SLICE_X42Y64         FDRE                                         r  VGA_R_reg[2]_lopt_replica_8/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.558    45.913    PCK
    SLICE_X42Y64         FDRE                                         r  VGA_R_reg[2]_lopt_replica_8/C
                         clock pessimism              0.522    46.435    
                         clock uncertainty           -0.195    46.240    
    SLICE_X42Y64         FDRE (Setup_fdre_C_R)       -0.524    45.716    VGA_R_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         45.716    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 35.517    

Slack (MET) :             35.608ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[2]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.963ns (26.382%)  route 2.687ns (73.618%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 45.912 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.882     7.759    syncgen/HCNT[4]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.296     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.458     8.513    syncgen/VCNT[9]_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.637 r  syncgen/VGA_R[2]_i_4/O
                         net (fo=1, routed)           0.796     9.433    syncgen/VGA_R[2]_i_4_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.557 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           0.550    10.107    syncgen_n_3
    SLICE_X42Y65         FDRE                                         r  VGA_R_reg[2]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.557    45.912    PCK
    SLICE_X42Y65         FDRE                                         r  VGA_R_reg[2]_lopt_replica_5/C
                         clock pessimism              0.522    46.434    
                         clock uncertainty           -0.195    46.239    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    45.715    VGA_R_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         45.715    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                 35.608    

Slack (MET) :             35.608ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[2]_lopt_replica_7/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.963ns (26.382%)  route 2.687ns (73.618%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 45.912 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.882     7.759    syncgen/HCNT[4]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.296     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.458     8.513    syncgen/VCNT[9]_i_3_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.637 r  syncgen/VGA_R[2]_i_4/O
                         net (fo=1, routed)           0.796     9.433    syncgen/VGA_R[2]_i_4_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.557 r  syncgen/VGA_R[2]_i_1/O
                         net (fo=9, routed)           0.550    10.107    syncgen_n_3
    SLICE_X42Y65         FDRE                                         r  VGA_R_reg[2]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.557    45.912    PCK
    SLICE_X42Y65         FDRE                                         r  VGA_R_reg[2]_lopt_replica_7/C
                         clock pessimism              0.522    46.434    
                         clock uncertainty           -0.195    46.239    
    SLICE_X42Y65         FDRE (Setup_fdre_C_R)       -0.524    45.715    VGA_R_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         45.715    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                 35.608    

Slack (MET) :             35.671ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.963ns (25.988%)  route 2.743ns (74.012%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.882     7.759    syncgen/HCNT[4]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.296     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.298     8.353    syncgen/VCNT[9]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.477 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.450     8.927    syncgen/hcntend
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.051 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          1.112    10.163    syncgen/HCNT[9]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.556    45.911    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[1]/C
                         clock pessimism              0.546    46.457    
                         clock uncertainty           -0.195    46.262    
    SLICE_X40Y66         FDRE (Setup_fdre_C_R)       -0.429    45.833    syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         45.833    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 35.671    

Slack (MET) :             35.671ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.963ns (25.988%)  route 2.743ns (74.012%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.882     7.759    syncgen/HCNT[4]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.296     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.298     8.353    syncgen/VCNT[9]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.477 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.450     8.927    syncgen/hcntend
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.051 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          1.112    10.163    syncgen/HCNT[9]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.556    45.911    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[2]/C
                         clock pessimism              0.546    46.457    
                         clock uncertainty           -0.195    46.262    
    SLICE_X40Y66         FDRE (Setup_fdre_C_R)       -0.429    45.833    syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         45.833    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 35.671    

Slack (MET) :             35.671ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.963ns (25.988%)  route 2.743ns (74.012%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.882     7.759    syncgen/HCNT[4]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.296     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.298     8.353    syncgen/VCNT[9]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.477 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.450     8.927    syncgen/hcntend
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.051 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          1.112    10.163    syncgen/HCNT[9]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.556    45.911    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[3]/C
                         clock pessimism              0.546    46.457    
                         clock uncertainty           -0.195    46.262    
    SLICE_X40Y66         FDRE (Setup_fdre_C_R)       -0.429    45.833    syncgen/HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         45.833    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 35.671    

Slack (MET) :             35.671ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.963ns (25.988%)  route 2.743ns (74.012%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.882     7.759    syncgen/HCNT[4]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.296     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.298     8.353    syncgen/VCNT[9]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.477 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.450     8.927    syncgen/hcntend
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.051 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          1.112    10.163    syncgen/HCNT[9]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.556    45.911    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
                         clock pessimism              0.546    46.457    
                         clock uncertainty           -0.195    46.262    
    SLICE_X40Y66         FDRE (Setup_fdre_C_R)       -0.429    45.833    syncgen/HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                         45.833    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 35.671    

Slack (MET) :             35.671ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.963ns (25.988%)  route 2.743ns (74.012%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.882     7.759    syncgen/HCNT[4]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.296     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.298     8.353    syncgen/VCNT[9]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.477 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.450     8.927    syncgen/hcntend
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.051 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          1.112    10.163    syncgen/HCNT[9]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.556    45.911    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[5]/C
                         clock pessimism              0.546    46.457    
                         clock uncertainty           -0.195    46.262    
    SLICE_X40Y66         FDRE (Setup_fdre_C_R)       -0.429    45.833    syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         45.833    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 35.671    

Slack (MET) :             35.671ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.963ns (25.988%)  route 2.743ns (74.012%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 45.911 - 40.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.732     6.457    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419     6.876 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.882     7.759    syncgen/HCNT[4]
    SLICE_X41Y66         LUT5 (Prop_lut5_I0_O)        0.296     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.298     8.353    syncgen/VCNT[9]_i_3_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.477 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.450     8.927    syncgen/hcntend
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.051 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          1.112    10.163    syncgen/HCNT[9]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          1.556    45.911    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[9]/C
                         clock pessimism              0.546    46.457    
                         clock uncertainty           -0.195    46.262    
    SLICE_X40Y66         FDRE (Setup_fdre_C_R)       -0.429    45.833    syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         45.833    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                 35.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.582     1.839    syncgen/PCK
    SLICE_X43Y67         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.980 f  syncgen/VCNT_reg[3]/Q
                         net (fo=11, routed)          0.135     2.115    syncgen/VCNT[3]
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.045     2.160 r  syncgen/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.160    syncgen/VCNT_0[2]
    SLICE_X42Y67         FDRE                                         r  syncgen/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.850     2.387    syncgen/PCK
    SLICE_X42Y67         FDRE                                         r  syncgen/VCNT_reg[2]/C
                         clock pessimism             -0.535     1.852    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120     1.972    syncgen/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.879%)  route 0.136ns (49.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.582     1.839    PCK
    SLICE_X40Y67         FDRE                                         r  R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  R_reg[2]/Q
                         net (fo=10, routed)          0.136     2.116    R_reg_n_0_[2]
    SLICE_X43Y68         FDRE                                         r  VGA_R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.849     2.386    PCK
    SLICE_X43Y68         FDRE                                         r  VGA_R_reg[2]/C
                         clock pessimism             -0.534     1.852    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.070     1.922    VGA_R_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.582     1.839    syncgen/PCK
    SLICE_X42Y67         FDRE                                         r  syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164     2.003 r  syncgen/VCNT_reg[2]/Q
                         net (fo=10, routed)          0.117     2.119    syncgen/VCNT[2]
    SLICE_X43Y67         LUT6 (Prop_lut6_I4_O)        0.045     2.164 r  syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.164    syncgen/VCNT_0[3]
    SLICE_X43Y67         FDRE                                         r  syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.850     2.387    syncgen/PCK
    SLICE_X43Y67         FDRE                                         r  syncgen/VCNT_reg[3]/C
                         clock pessimism             -0.535     1.852    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.091     1.943    syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.842%)  route 0.166ns (47.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.582     1.839    syncgen/PCK
    SLICE_X41Y67         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     1.980 f  syncgen/VCNT_reg[0]/Q
                         net (fo=9, routed)           0.166     2.146    syncgen/VCNT[0]
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.191 r  syncgen/VCNT[0]_i_1/O
                         net (fo=1, routed)           0.000     2.191    syncgen/VCNT_0[0]
    SLICE_X41Y67         FDRE                                         r  syncgen/VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.850     2.387    syncgen/PCK
    SLICE_X41Y67         FDRE                                         r  syncgen/VCNT_reg[0]/C
                         clock pessimism             -0.548     1.839    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.092     1.931    syncgen/VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.609%)  route 0.198ns (58.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.582     1.839    PCK
    SLICE_X40Y67         FDRE                                         r  R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  R_reg[2]/Q
                         net (fo=10, routed)          0.198     2.178    R_reg_n_0_[2]
    SLICE_X42Y68         FDRE                                         r  VGA_R_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.849     2.386    PCK
    SLICE_X42Y68         FDRE                                         r  VGA_R_reg[2]_lopt_replica_4/C
                         clock pessimism             -0.534     1.852    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.063     1.915    VGA_R_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.609%)  route 0.198ns (58.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.582     1.839    PCK
    SLICE_X40Y67         FDRE                                         r  R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  R_reg[2]/Q
                         net (fo=10, routed)          0.198     2.178    R_reg_n_0_[2]
    SLICE_X42Y68         FDRE                                         r  VGA_R_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.849     2.386    PCK
    SLICE_X42Y68         FDRE                                         r  VGA_R_reg[2]_lopt_replica_6/C
                         clock pessimism             -0.534     1.852    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.063     1.915    VGA_R_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.254%)  route 0.195ns (50.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.584     1.841    syncgen/PCK
    SLICE_X40Y65         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.982 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.195     2.177    syncgen/HCNT[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.048     2.225 r  syncgen/HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.225    syncgen/p_0_in[2]
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.851     2.388    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[2]/C
                         clock pessimism             -0.534     1.854    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.107     1.961    syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.790%)  route 0.196ns (58.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.582     1.839    PCK
    SLICE_X40Y67         FDRE                                         r  R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     1.980 r  R_reg[2]/Q
                         net (fo=10, routed)          0.196     2.176    R_reg_n_0_[2]
    SLICE_X42Y68         FDRE                                         r  VGA_R_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.849     2.386    PCK
    SLICE_X42Y68         FDRE                                         r  VGA_R_reg[2]_lopt_replica/C
                         clock pessimism             -0.534     1.852    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.059     1.911    VGA_R_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.161%)  route 0.132ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.583     1.840    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.128     1.968 r  syncgen/HCNT_reg[4]/Q
                         net (fo=4, routed)           0.132     2.100    syncgen/HCNT[4]
    SLICE_X40Y66         LUT6 (Prop_lut6_I5_O)        0.098     2.198 r  syncgen/HCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.198    syncgen/p_0_in[5]
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.851     2.388    syncgen/PCK
    SLICE_X40Y66         FDRE                                         r  syncgen/HCNT_reg[5]/C
                         clock pessimism             -0.548     1.840    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.092     1.932    syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.855%)  route 0.165ns (44.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.582     1.839    syncgen/PCK
    SLICE_X42Y67         FDRE                                         r  syncgen/VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164     2.003 r  syncgen/VCNT_reg[4]/Q
                         net (fo=8, routed)           0.165     2.168    syncgen/VCNT[4]
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.213 r  syncgen/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.213    syncgen/VCNT_0[5]
    SLICE_X41Y67         FDRE                                         r  syncgen/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=32, routed)          0.850     2.387    syncgen/PCK
    SLICE_X41Y67         FDRE                                         r  syncgen/VCNT_reg[5]/C
                         clock pessimism             -0.534     1.853    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.092     1.945    syncgen/VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y67     R_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y68     VGA_R_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y68     VGA_R_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y68     VGA_R_reg[2]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y64     VGA_R_reg[2]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y68     VGA_R_reg[2]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y65     VGA_R_reg[2]_lopt_replica_5/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y68     VGA_R_reg[2]_lopt_replica_6/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     syncgen/HCNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     syncgen/HCNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     syncgen/HCNT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     syncgen/HCNT_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     syncgen/HCNT_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66     syncgen/HCNT_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66     syncgen/HCNT_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y66     syncgen/HCNT_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     syncgen/HCNT_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X41Y66     syncgen/VGA_HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y67     R_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y68     VGA_R_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     VGA_R_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     VGA_R_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     VGA_R_reg[2]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y65     VGA_R_reg[2]_lopt_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y68     VGA_R_reg[2]_lopt_replica_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y65     VGA_R_reg[2]_lopt_replica_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y65     syncgen/HCNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y66     syncgen/HCNT_reg[1]/C



