// Seed: 3855114594
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4,
    output wire id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri id_8,
    output uwire id_9,
    input wor id_10,
    input tri0 id_11,
    input wand id_12,
    output wire id_13,
    input uwire id_14,
    input wand id_15,
    input wand id_16,
    output tri1 id_17,
    input supply0 id_18
);
  assign id_9 = id_10;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    inout wand id_2,
    output wire id_3,
    input uwire id_4
);
  logic [1 : 1 'b0] id_6;
  parameter id_7 = 1 & 1;
  assign id_6 = ~-1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_4,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2
  );
endmodule
