
---------- Begin Simulation Statistics ----------
final_tick                               160143851000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158053                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   158504                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   632.70                       # Real time elapsed on the host
host_tick_rate                              253112334                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100285183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160144                       # Number of seconds simulated
sim_ticks                                160143851000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.595128                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2673683                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2684552                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4209796                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5233559                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118070                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100285183                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.601439                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     44934060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44934060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37815.369958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37815.369958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35810.061675                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35810.061675                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     44651717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44651717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10676905000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10676905000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       282343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        282343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10091347000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10091347000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       281802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       281802                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105499.936622                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105499.936622                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    833976999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    833976999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62681.130450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62681.130450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67241.127557                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67241.127557                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12047928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12047928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18630398998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18630398998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       297225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       297225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51774                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51774                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16504402000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16504402000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       245451                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       245451                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.176871                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              3381                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        98647                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     57279213                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57279213                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50567.498547                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50567.498547                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50442.100851                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50442.100851                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     56699645                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56699645                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  29307303998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29307303998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010118                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010118                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       579568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         579568                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        52315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26595749000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26595749000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009205                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009205                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       527253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       527253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     57287632                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57287632                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49886.810692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49886.810692                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51255.378783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51255.378783                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     56700156                       # number of overall hits
system.cpu.dcache.overall_hits::total        56700156                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  29307303998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29307303998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010255                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010255                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       587476                       # number of overall misses
system.cpu.dcache.overall_misses::total        587476                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        52315                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52315                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27429725999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27429725999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       535158                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       535158                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 533113                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            106.949852                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        458836825                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  2023.508182                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            535161                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         458836825                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          2023.508182                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57235390                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       478749                       # number of writebacks
system.cpu.dcache.writebacks::total            478749                       # number of writebacks
system.cpu.discardedOps                        418401                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36935273                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48106700                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12501177                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     11931150                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11931150                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100897.832817                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100897.832817                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98897.832817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98897.832817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     11930504                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11930504                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     65180000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65180000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          646                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           646                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63888000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63888000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          646                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          646                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     11931150                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11931150                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100897.832817                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100897.832817                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98897.832817                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98897.832817                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     11930504                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11930504                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     65180000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65180000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          646                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            646                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          646                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          646                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     11931150                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11931150                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100897.832817                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100897.832817                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98897.832817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98897.832817                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     11930504                       # number of overall hits
system.cpu.icache.overall_hits::total        11930504                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     65180000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65180000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          646                       # number of overall misses
system.cpu.icache.overall_misses::total           646                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63888000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63888000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          646                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          646                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          18469.272446                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         95449846                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   543.660397                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.265459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.265459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          646                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.315430                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          95449846                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           543.660397                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11931150                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.idleCycles                        25578697                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.624439                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        160143851                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41066366     40.95%     40.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     40.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               46852409     46.72%     87.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12345687     12.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100285183                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    160143851000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       134565154                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98233.226837                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98233.226837                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78233.226837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78233.226837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61494000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61494000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.969040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48974000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48974000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          626                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          626                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        245451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            245451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104132.639710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104132.639710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84132.639710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84132.639710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            117812                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                117812                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  13291386000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13291386000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.520018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.520018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          127639                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127639                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10738606000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10738606000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.520018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.520018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       127639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127639                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       289710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        289710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97674.156436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97674.156436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77675.019305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77675.019305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        237906                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            237906                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   5059912000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5059912000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.178813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.178813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        51804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4023566000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4023566000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.178799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.178799                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51800                       # number of ReadSharedReq MSHR misses
system.l2.WritebackDirty_accesses::.writebacks       478749                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       478749                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       478749                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           478749                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              646                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           535161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               535807                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98233.226837                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102268.118567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102254.091487                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78233.226837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82268.470065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82254.441452                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               355718                       # number of demand (read+write) hits
system.l2.demand_hits::total                   355738                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     61494000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18351298000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18412792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.969040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.335307                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.336071                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                626                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179443                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180069                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     48974000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14762172000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14811146000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.335299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.336063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180065                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             646                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          535161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              535807                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 98233.226837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102268.118567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102254.091487                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78233.226837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82268.470065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82254.441452                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              355718                       # number of overall hits
system.l2.overall_hits::total                  355738                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     61494000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18351298000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18412792000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.969040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.335307                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.336071                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               626                       # number of overall misses
system.l2.overall_misses::.cpu.data            179443                       # number of overall misses
system.l2.overall_misses::total                180069                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     48974000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14762172000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14811146000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.335299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.336063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180065                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         114529                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65535                       # Occupied blocks per task id
system.l2.tags.avg_refs                      5.935962                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 17281873                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst       113.926350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63786.858591                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975049                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    180065                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  17281873                       # Number of tag accesses
system.l2.tags.tagsinuse                 63900.784941                       # Cycle average of tags in use
system.l2.tags.total_refs                     1068859                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               68496                       # number of writebacks
system.l2.writebacks::total                     68496                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     623835.55                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                30836.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     68496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     12086.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        71.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     71.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        27.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.19                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       250175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           250175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            250175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          71711127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              71961302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27373789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           250175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         71711127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99335091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27373789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27373789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        71686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.896605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.232728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.734487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46528     64.91%     64.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5213      7.27%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2107      2.94%     75.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3392      4.73%     79.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8114     11.32%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          930      1.30%     92.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          459      0.64%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          341      0.48%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4602      6.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        71686                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               11524160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                11524160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4382720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              4383744                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        40064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          40064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11484096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11524160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4383744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4383744                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       179439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26922.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30850.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        40064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11484096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 250175.075407672062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71711126.766896590590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16853500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5535759500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        68496                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  46426860.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      4382720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 27367394.830538950861                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 3180054205250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         4090                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              463529                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64535                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         4090                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          179439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68496                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68496                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    71.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             11451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4352                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004835060250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         4090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.982641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.205698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.222307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3840     93.89%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          249      6.09%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  132765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    180065                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180065                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      180065                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 70.31                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   126603                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  900325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  155061189000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              5552613000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2176394250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         4090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.743276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.713311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2592     63.37%     63.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.96%     65.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1346     32.91%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               30      0.73%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.86%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    68496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68496                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      68496                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                73.37                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   50256                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          26822413050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                258625080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            496.998041                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 100864194000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5347420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   53932237000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          38907943680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                137462490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               643371120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12641300880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            79591180200                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              180063900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          26537816610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                253212960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            496.642327                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 101491686250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5347420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   53304744750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          39147603840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                134585880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               642292980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         12641300880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            79534214850                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              177401700                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       474163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15907904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15907904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           568082000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          971934500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180065                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180065    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180065                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              52426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68496                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45537                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127639                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127639                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52426                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1603435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1604727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     64890240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               64931584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 160143851000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2026418000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1938000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1605486996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   4383744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           650336                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000852                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029174                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 649782     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    554      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             650336                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       533114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          496                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1068920                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            496                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          114529                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            290356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       547245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           245451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          245451                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           646                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       289710                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
