// Seed: 999218129
module module_0 ();
  logic id_1;
  wire  id_2;
  logic [1 'b0 : 1] id_3, id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd22,
    parameter id_6 = 32'd80
) (
    input  wire _id_0,
    output wire id_1,
    input  tri0 id_2,
    input  wor  id_3
);
  logic [7:0] \id_5 ;
  wire _id_6;
  assign id_1 = ((1));
  assign \id_5 [id_0] = id_2;
  parameter id_7 = 1;
  module_0 modCall_1 ();
  wire [id_6  >=  1 'd0 : 1] \id_8 ;
endmodule
