[2025-04-18 03:18:50,853] Running step: step_qonnx_to_finn [1/19]
[2025-04-18 03:18:50,855] Running step: step_tidy_up [2/19]
[2025-04-18 03:18:50,913] Running verification for initial_python
[2025-04-18 03:18:50,916] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:18:50,916] Attempting to force model shape on verification input
[2025-04-18 03:18:51,155] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:18:51,155] Attempting to force model shape on verification output
[2025-04-18 03:18:51,156] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:18:51,156] Attempting to force model shape on verification input
[2025-04-18 03:18:51,357] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:18:51,357] Attempting to force model shape on verification output
[2025-04-18 03:18:51,358] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:18:51,358] Attempting to force model shape on verification input
[2025-04-18 03:18:51,579] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:18:51,579] Attempting to force model shape on verification output
[2025-04-18 03:18:51,580] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:18:51,580] Attempting to force model shape on verification input
[2025-04-18 03:18:51,787] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:18:51,788] Attempting to force model shape on verification output
[2025-04-18 03:18:51,788] Verification for initial_python : SUCCESS
[2025-04-18 03:18:51,789] Running step: step_streamline [3/19]
[2025-04-18 03:18:52,881] Running verification for streamlined_python
[2025-04-18 03:18:52,882] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:18:52,882] Attempting to force model shape on verification input
[2025-04-18 03:18:53,165] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:18:53,165] Attempting to force model shape on verification output
[2025-04-18 03:18:53,166] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:18:53,166] Attempting to force model shape on verification input
[2025-04-18 03:18:53,450] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:18:53,450] Attempting to force model shape on verification output
[2025-04-18 03:18:53,450] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:18:53,450] Attempting to force model shape on verification input
[2025-04-18 03:18:53,736] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:18:53,736] Attempting to force model shape on verification output
[2025-04-18 03:18:53,737] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:18:53,737] Attempting to force model shape on verification input
[2025-04-18 03:18:54,016] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:18:54,016] Attempting to force model shape on verification output
[2025-04-18 03:18:54,016] Verification for streamlined_python : SUCCESS
[2025-04-18 03:18:54,018] Running step: step_convert_to_hw [4/19]
[2025-04-18 03:18:54,032] Running step: step_create_dataflow_partition [5/19]
[2025-04-18 03:18:54,037] Running step: step_specialize_layers [6/19]
[2025-04-18 03:18:54,042] Running step: step_target_fps_parallelization [7/19]
[2025-04-18 03:18:54,049] Running step: step_apply_folding_config [8/19]
[2025-04-18 03:18:54,051] /home/squowedri/finn/deps/qonnx/src/qonnx/transformation/general.py:354: UserWarning:
[2025-04-18 03:18:54,051] No HW configuration for nodes: MVAU_hls_3
[2025-04-18 03:18:54,051]   warnings.warn("\nNo HW configuration for nodes: " + ", ".join(missing_configurations))
[2025-04-18 03:18:54,052] /home/squowedri/finn/deps/qonnx/src/qonnx/transformation/general.py:358: UserWarning:
[2025-04-18 03:18:54,052] Unused HW configurations: MVA_hls_3
[2025-04-18 03:18:54,052]   warnings.warn("\nUnused HW configurations: " + ", ".join(unused_configs))
[2025-04-18 03:19:08,259] Running verification for folded_hls_cppsim
[2025-04-18 03:19:08,263] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:19:08,263] Attempting to force model shape on verification input
[2025-04-18 03:19:08,531] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:19:08,531] Attempting to force model shape on verification output
[2025-04-18 03:19:08,533] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:19:08,533] Attempting to force model shape on verification input
[2025-04-18 03:19:08,795] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:19:08,795] Attempting to force model shape on verification output
[2025-04-18 03:19:08,797] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:19:08,797] Attempting to force model shape on verification input
[2025-04-18 03:19:09,062] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:19:09,062] Attempting to force model shape on verification output
[2025-04-18 03:19:09,063] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:19:09,063] Attempting to force model shape on verification input
[2025-04-18 03:19:09,323] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:19:09,323] Attempting to force model shape on verification output
[2025-04-18 03:19:09,323] Verification for folded_hls_cppsim : SUCCESS
[2025-04-18 03:19:09,325] Running step: step_minimize_bit_width [9/19]
[2025-04-18 03:19:09,334] /home/squowedri/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_1
[2025-04-18 03:19:09,335]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-04-18 03:19:09,337] /home/squowedri/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:492: UserWarning: Clipping some thresholds in MVAU_hls_2
[2025-04-18 03:19:09,337]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-04-18 03:19:09,344] Running step: step_generate_estimate_reports [10/19]
[2025-04-18 03:19:09,360] Running step: step_hw_codegen [11/19]
[2025-04-18 03:19:10,533] Running step: step_hw_ipgen [12/19]
[2025-04-18 03:25:23,248] Running step: step_set_fifo_depths [13/19]
[2025-04-18 03:25:23,279] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_0
[2025-04-18 03:25:23,279]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:25:23,280] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-04-18 03:25:23,280]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:25:23,287] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-04-18 03:25:23,287]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:25:23,289] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-04-18 03:25:23,289]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:25:23,295] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-04-18 03:25:23,295]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:25:23,297] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_hls_0
[2025-04-18 03:25:23,297]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:25:24,523] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for LabelSelect_hls_0
[2025-04-18 03:25:24,523]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:25:24,524] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-04-18 03:25:24,524]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:25:24,526] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-04-18 03:25:24,526]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:25:24,527] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-04-18 03:25:24,528]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:25:24,531] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-04-18 03:25:24,531]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:27:38,994] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:20159:8: Duplicate declaration of module: 'axi4lite_if'
[2025-04-18 03:27:38,994] 20159 | module axi4lite_if
[2025-04-18 03:27:38,994]       |        ^~~~~~~~~~~
[2025-04-18 03:27:38,994]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:3466:8: ... Location of original declaration
[2025-04-18 03:27:38,994]  3466 | module axi4lite_if
[2025-04-18 03:27:38,994]       |        ^~~~~~~~~~~
[2025-04-18 03:27:38,994]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-04-18 03:27:38,994]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-04-18 03:27:38,994] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:23088:8: Duplicate declaration of module: 'dwc_axi'
[2025-04-18 03:27:38,994] 23088 | module dwc_axi #(
[2025-04-18 03:27:38,994]       |        ^~~~~~~
[2025-04-18 03:27:38,994]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:3356:8: ... Location of original declaration
[2025-04-18 03:27:38,994]  3356 | module dwc_axi #(
[2025-04-18 03:27:38,994]       |        ^~~~~~~
[2025-04-18 03:27:38,994] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:27050:8: Duplicate declaration of module: 'dwc'
[2025-04-18 03:27:38,994] 27050 | module dwc #(
[2025-04-18 03:27:38,994]       |        ^~~
[2025-04-18 03:27:38,994]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:20483:8: ... Location of original declaration
[2025-04-18 03:27:38,994] 20483 | module dwc #(
[2025-04-18 03:27:38,994]       |        ^~~
[2025-04-18 03:27:38,995] %Warning-TIMESCALEMOD: /home/squowedri/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:27:38,995]    32 | package swg;
[2025-04-18 03:27:38,995]       |         ^~~
[2025-04-18 03:27:38,995]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:927:8: ... Location of module with timescale
[2025-04-18 03:27:38,995]   927 | module MVAU_hls_0 (
[2025-04-18 03:27:38,995]       |        ^~~~~~~~~~
[2025-04-18 03:27:38,995] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:36:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:27:38,995]    36 | module memstream #(
[2025-04-18 03:27:38,995]       |        ^~~~~~~~~
[2025-04-18 03:27:38,995]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:927:8: ... Location of module with timescale
[2025-04-18 03:27:38,995]   927 | module MVAU_hls_0 (
[2025-04-18 03:27:38,995]       |        ^~~~~~~~~~
[2025-04-18 03:27:38,995] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:254:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:27:38,995]   254 | module Q_srl (clock, reset, i_d, i_v, i_r, o_d, o_v, o_r, count, maxcount);
[2025-04-18 03:27:38,995]       |        ^~~~~
[2025-04-18 03:27:38,995]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:927:8: ... Location of module with timescale
[2025-04-18 03:27:38,995]   927 | module MVAU_hls_0 (
[2025-04-18 03:27:38,995]       |        ^~~~~~~~~~
[2025-04-18 03:27:38,995] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:864:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:27:38,995]   864 | module finn_design_StreamingFIFO_rtl_0_0 (
[2025-04-18 03:27:38,995]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:27:38,995]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:927:8: ... Location of module with timescale
[2025-04-18 03:27:38,995]   927 | module MVAU_hls_0 (
[2025-04-18 03:27:38,995]       |        ^~~~~~~~~~
[2025-04-18 03:27:38,995] %Warning-UNPACKED: /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:68:10: Unsupported: Unpacked struct/union
[2025-04-18 03:27:38,995]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-04-18 03:27:38,995]    68 |  typedef struct {
[2025-04-18 03:27:38,995]       |          ^~~~~~
[2025-04-18 03:27:38,995] %Warning-LITENDIAN: /tmp/finn_dev_squowedri/vivado_stitch_proj_8x_3cn1b/finn_design_wrapper.v:279:11: Little bit endian vector: left < right of bit range: [-1:0]
[2025-04-18 03:27:38,995]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-04-18 03:27:38,995]   279 |    reg    [addrwidth-1:0] addr, addr_, a_;
[2025-04-18 03:27:38,995]       |           ^
[2025-04-18 03:27:53,889] make: Entering directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_anjcslp5'
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_squowedri/pyverilator_ipstitched_anjcslp5/pyverilator_wrapper.cpp
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__Trace__0.cpp
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-04-18 03:27:53,889] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Trace__0__Slow.o Vfinn_design_wrapper__Trace__0__Slow.cpp
[2025-04-18 03:27:53,889] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:27:53,889] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Trace__0__Slow.o
[2025-04-18 03:27:53,889] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a      -o Vfinn_design_wrapper
[2025-04-18 03:27:53,889] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:27:53,889] make: Leaving directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_anjcslp5'
[2025-04-18 03:27:53,935] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_0
[2025-04-18 03:27:53,936]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:27:53,937] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-04-18 03:27:53,937]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:27:53,939] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2025-04-18 03:27:53,939]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:27:53,940] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-04-18 03:27:53,940]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:27:53,942] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-04-18 03:27:53,942]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:27:53,943] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2025-04-18 03:27:53,943]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:27:53,945] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-04-18 03:27:53,945]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:27:53,947] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for LabelSelect_hls_0
[2025-04-18 03:27:53,947]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:27:53,969] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for LabelSelect_hls_0
[2025-04-18 03:27:53,969]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:27:53,971] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-04-18 03:27:53,971]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:27:53,975] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-04-18 03:27:53,975]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:27:53,977] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-04-18 03:27:53,977]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:27:53,980] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-04-18 03:27:53,980]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:27:53,994] Running step: step_create_stitched_ip [14/19]
[2025-04-18 03:30:07,036] creating output_tfc_w1a1_Pynq-Z1/stitched_ip
[2025-04-18 03:30:07,037] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen
[2025-04-18 03:30:07,037] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1
[2025-04-18 03:30:07,037] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd
[2025-04-18 03:30:07,038] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref
[2025-04-18 03:30:07,038] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-04-18 03:30:07,038] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-04-18 03:30:07,038] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui/StreamingFIFO_rtl_0_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-04-18 03:30:07,038] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-04-18 03:30:07,039] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2025-04-18 03:30:07,039] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2025-04-18 03:30:07,039] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui/StreamingFIFO_rtl_7_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2025-04-18 03:30:07,039] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2025-04-18 03:30:07,039] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-04-18 03:30:07,040] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-04-18 03:30:07,040] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui/StreamingFIFO_rtl_1_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-04-18 03:30:07,040] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-04-18 03:30:07,040] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper
[2025-04-18 03:30:07,040] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper/xgui
[2025-04-18 03:30:07,041] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper/xgui/Thresholding_rtl_0_axi_wrapper_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper/xgui
[2025-04-18 03:30:07,041] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper
[2025-04-18 03:30:07,041] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-04-18 03:30:07,041] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-04-18 03:30:07,041] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui/StreamingDataWidthConverter_rtl_0_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-04-18 03:30:07,041] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-04-18 03:30:07,041] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-04-18 03:30:07,042] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-04-18 03:30:07,042] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui/StreamingFIFO_rtl_3_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-04-18 03:30:07,042] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-04-18 03:30:07,042] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-04-18 03:30:07,042] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-04-18 03:30:07,043] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui/StreamingDataWidthConverter_rtl_1_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-04-18 03:30:07,043] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-04-18 03:30:07,043] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-04-18 03:30:07,043] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-04-18 03:30:07,043] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui/StreamingFIFO_rtl_6_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-04-18 03:30:07,043] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-04-18 03:30:07,044] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2
[2025-04-18 03:30:07,044] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui
[2025-04-18 03:30:07,044] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui/StreamingFIFO_rtl_2_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/xgui
[2025-04-18 03:30:07,044] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2
[2025-04-18 03:30:07,044] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-04-18 03:30:07,045] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-04-18 03:30:07,045] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui/StreamingFIFO_rtl_4_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-04-18 03:30:07,045] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-04-18 03:30:07,045] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-04-18 03:30:07,045] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-04-18 03:30:07,045] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui/StreamingFIFO_rtl_5_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-04-18 03:30:07,045] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-04-18 03:30:07,046] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8
[2025-04-18 03:30:07,046] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui
[2025-04-18 03:30:07,046] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui/StreamingFIFO_rtl_8_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui
[2025-04-18 03:30:07,046] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8
[2025-04-18 03:30:07,046] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-04-18 03:30:07,047] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-04-18 03:30:07,047] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.hwdef -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-04-18 03:30:07,047] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-04-18 03:30:07,047] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design_ooc.xdc -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-04-18 03:30:07,047] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared
[2025-04-18 03:30:07,047] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1
[2025-04-18 03:30:07,048] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-04-18 03:30:07,048] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-04-18 03:30:07,048] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-04-18 03:30:07,048] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-04-18 03:30:07,048] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-04-18 03:30:07,048] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8
[2025-04-18 03:30:07,049] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl
[2025-04-18 03:30:07,049] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog
[2025-04-18 03:30:07,049] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog/LabelSelect_hls_0_hls_deadlock_kernel_monitor_top.vh -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog
[2025-04-18 03:30:07,049] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog/LabelSelect_hls_0_regslice_both.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog
[2025-04-18 03:30:07,049] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog/LabelSelect_hls_0_hls_deadlock_idx0_monitor.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog
[2025-04-18 03:30:07,049] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog/LabelSelect_hls_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog
[2025-04-18 03:30:07,050] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog/LabelSelect_hls_0_flow_control_loop_pipe_sequential_init.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog
[2025-04-18 03:30:07,050] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog/LabelSelect_hls_0_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/23f8/hdl/verilog
[2025-04-18 03:30:07,050] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f
[2025-04-18 03:30:07,050] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl
[2025-04-18 03:30:07,050] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog
[2025-04-18 03:30:07,050] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog/MVAU_hls_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog
[2025-04-18 03:30:07,051] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog
[2025-04-18 03:30:07,051] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog/MVAU_hls_0_mux_42_10_1_1.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog
[2025-04-18 03:30:07,051] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog/MVAU_hls_0_regslice_both.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog
[2025-04-18 03:30:07,051] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog
[2025-04-18 03:30:07,051] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog/MVAU_hls_0_mux_164_49_1_1.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog
[2025-04-18 03:30:07,051] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog
[2025-04-18 03:30:07,051] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog/MVAU_hls_0_hls_deadlock_kernel_monitor_top.vh -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog
[2025-04-18 03:30:07,051] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/562f/hdl/verilog
[2025-04-18 03:30:07,052] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8
[2025-04-18 03:30:07,052] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl
[2025-04-18 03:30:07,053] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,053] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,053] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,053] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,053] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_hls_deadlock_idx0_monitor.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,053] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,053] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,053] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_mux_83_8_1_1.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,054] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,054] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,054] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_regslice_both.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,054] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,054] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,054] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_hls_deadlock_idx1_monitor.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,054] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,054] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,054] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog/MVAU_hls_2_hls_deadlock_kernel_monitor_top.vh -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/05c8/hdl/verilog
[2025-04-18 03:30:07,054] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924
[2025-04-18 03:30:07,055] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl
[2025-04-18 03:30:07,055] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog
[2025-04-18 03:30:07,055] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog/MVAU_hls_3.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog
[2025-04-18 03:30:07,055] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog
[2025-04-18 03:30:07,055] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog/MVAU_hls_3_hls_deadlock_idx0_monitor.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog
[2025-04-18 03:30:07,056] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog/MVAU_hls_3_hls_deadlock_kernel_monitor_top.vh -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog
[2025-04-18 03:30:07,056] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog/MVAU_hls_3_mux_646_1_1_1.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog
[2025-04-18 03:30:07,056] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog/MVAU_hls_3_regslice_both.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0924/hdl/verilog
[2025-04-18 03:30:07,056] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d
[2025-04-18 03:30:07,056] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl
[2025-04-18 03:30:07,056] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,057] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_mux_83_8_1_1.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,057] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,057] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,057] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,057] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,057] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_hls_deadlock_kernel_monitor_top.vh -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,057] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,057] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,058] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,058] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,058] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,058] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,058] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,058] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,058] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_regslice_both.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,058] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/607d/hdl/verilog
[2025-04-18 03:30:07,058] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-04-18 03:30:07,059] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.protoinst -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-04-18 03:30:07,059] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-04-18 03:30:07,059] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-04-18 03:30:07,059] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff/finn_design.hwh -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-04-18 03:30:07,059] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bda -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-04-18 03:30:07,059] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-04-18 03:30:07,060] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-04-18 03:30:07,060] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bxml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-04-18 03:30:07,060] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip
[2025-04-18 03:30:07,060] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0
[2025-04-18 03:30:07,060] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/synth
[2025-04-18 03:30:07,061] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/synth/finn_design_LabelSelect_hls_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/synth
[2025-04-18 03:30:07,061] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/constraints
[2025-04-18 03:30:07,061] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/constraints/LabelSelect_hls_0_ooc.xdc -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/constraints
[2025-04-18 03:30:07,061] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/sim
[2025-04-18 03:30:07,061] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/sim/finn_design_LabelSelect_hls_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/sim
[2025-04-18 03:30:07,061] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/finn_design_LabelSelect_hls_0_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0
[2025-04-18 03:30:07,062] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-04-18 03:30:07,062] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-04-18 03:30:07,062] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-04-18 03:30:07,062] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-04-18 03:30:07,062] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim/finn_design_MVAU_hls_1_wstrm_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-04-18 03:30:07,063] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-04-18 03:30:07,063] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-04-18 03:30:07,063] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-04-18 03:30:07,063] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-04-18 03:30:07,063] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-04-18 03:30:07,063] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-04-18 03:30:07,064] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim/finn_design_StreamingFIFO_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-04-18 03:30:07,064] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-04-18 03:30:07,064] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth
[2025-04-18 03:30:07,064] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth/finn_design_StreamingFIFO_rtl_8_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth
[2025-04-18 03:30:07,064] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-04-18 03:30:07,064] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim
[2025-04-18 03:30:07,065] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim/finn_design_StreamingFIFO_rtl_8_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim
[2025-04-18 03:30:07,065] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-04-18 03:30:07,065] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-04-18 03:30:07,065] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-04-18 03:30:07,065] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-04-18 03:30:07,066] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-04-18 03:30:07,066] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-04-18 03:30:07,066] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-04-18 03:30:07,067] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth
[2025-04-18 03:30:07,067] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth
[2025-04-18 03:30:07,067] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim
[2025-04-18 03:30:07,067] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim/finn_design_MVAU_hls_2_wstrm_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim
[2025-04-18 03:30:07,067] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-04-18 03:30:07,068] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-04-18 03:30:07,068] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-04-18 03:30:07,068] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-04-18 03:30:07,068] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-04-18 03:30:07,068] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-04-18 03:30:07,069] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim/finn_design_StreamingFIFO_rtl_1_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-04-18 03:30:07,069] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-04-18 03:30:07,069] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth
[2025-04-18 03:30:07,069] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth
[2025-04-18 03:30:07,069] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim
[2025-04-18 03:30:07,069] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim/finn_design_MVAU_hls_3_wstrm_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim
[2025-04-18 03:30:07,070] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-04-18 03:30:07,070] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-04-18 03:30:07,070] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-04-18 03:30:07,070] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-04-18 03:30:07,070] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-04-18 03:30:07,071] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints/MVAU_hls_0_ooc.xdc -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-04-18 03:30:07,071] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-04-18 03:30:07,071] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim/finn_design_MVAU_hls_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-04-18 03:30:07,071] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-04-18 03:30:07,071] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-04-18 03:30:07,071] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-04-18 03:30:07,072] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-04-18 03:30:07,072] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-04-18 03:30:07,072] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-04-18 03:30:07,072] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-04-18 03:30:07,072] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-04-18 03:30:07,073] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-04-18 03:30:07,073] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-04-18 03:30:07,073] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-04-18 03:30:07,073] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints/MVAU_hls_1_ooc.xdc -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-04-18 03:30:07,073] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-04-18 03:30:07,074] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim/finn_design_MVAU_hls_1_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-04-18 03:30:07,074] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl
[2025-04-18 03:30:07,074] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-04-18 03:30:07,074] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-04-18 03:30:07,074] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-04-18 03:30:07,074] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-04-18 03:30:07,075] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-04-18 03:30:07,075] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-04-18 03:30:07,075] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-04-18 03:30:07,075] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-04-18 03:30:07,075] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-04-18 03:30:07,075] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-04-18 03:30:07,075] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-04-18 03:30:07,075] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-04-18 03:30:07,076] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth
[2025-04-18 03:30:07,076] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth
[2025-04-18 03:30:07,076] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints
[2025-04-18 03:30:07,076] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints/MVAU_hls_3_ooc.xdc -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints
[2025-04-18 03:30:07,076] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim
[2025-04-18 03:30:07,076] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim/finn_design_MVAU_hls_3_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim
[2025-04-18 03:30:07,077] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-04-18 03:30:07,077] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-04-18 03:30:07,077] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-04-18 03:30:07,077] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-04-18 03:30:07,077] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-04-18 03:30:07,078] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim/finn_design_StreamingFIFO_rtl_6_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-04-18 03:30:07,078] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-04-18 03:30:07,078] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth
[2025-04-18 03:30:07,078] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth
[2025-04-18 03:30:07,078] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim
[2025-04-18 03:30:07,078] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim/finn_design_StreamingFIFO_rtl_2_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/sim
[2025-04-18 03:30:07,079] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-04-18 03:30:07,079] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0
[2025-04-18 03:30:07,079] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/synth
[2025-04-18 03:30:07,079] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/synth/finn_design_Thresholding_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/synth
[2025-04-18 03:30:07,079] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/sim
[2025-04-18 03:30:07,080] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/sim/finn_design_Thresholding_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/sim
[2025-04-18 03:30:07,080] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/finn_design_Thresholding_rtl_0_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0
[2025-04-18 03:30:07,080] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-04-18 03:30:07,080] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-04-18 03:30:07,080] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-04-18 03:30:07,080] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-04-18 03:30:07,081] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim/finn_design_StreamingFIFO_rtl_3_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-04-18 03:30:07,081] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-04-18 03:30:07,081] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-04-18 03:30:07,081] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-04-18 03:30:07,081] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-04-18 03:30:07,082] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-04-18 03:30:07,082] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-04-18 03:30:07,082] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-04-18 03:30:07,082] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-04-18 03:30:07,082] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-04-18 03:30:07,082] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2025-04-18 03:30:07,083] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth/finn_design_StreamingFIFO_rtl_7_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2025-04-18 03:30:07,083] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2025-04-18 03:30:07,083] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim/finn_design_StreamingFIFO_rtl_7_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2025-04-18 03:30:07,083] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-04-18 03:30:07,083] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-04-18 03:30:07,084] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-04-18 03:30:07,084] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-04-18 03:30:07,084] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim/finn_design_StreamingFIFO_rtl_5_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-04-18 03:30:07,084] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-04-18 03:30:07,084] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-04-18 03:30:07,084] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-04-18 03:30:07,085] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-04-18 03:30:07,085] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-04-18 03:30:07,085] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-04-18 03:30:07,085] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-04-18 03:30:07,085] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-04-18 03:30:07,085] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth
[2025-04-18 03:30:07,086] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth
[2025-04-18 03:30:07,086] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints
[2025-04-18 03:30:07,086] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints/MVAU_hls_2_ooc.xdc -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints
[2025-04-18 03:30:07,086] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-04-18 03:30:07,086] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim
[2025-04-18 03:30:07,086] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim/finn_design_MVAU_hls_2_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim
[2025-04-18 03:30:07,087] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl
[2025-04-18 03:30:07,087] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-04-18 03:30:07,087] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-04-18 03:30:07,087] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-04-18 03:30:07,087] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-04-18 03:30:07,087] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-04-18 03:30:07,088] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-04-18 03:30:07,088] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-04-18 03:30:07,088] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-04-18 03:30:07,088] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-04-18 03:30:07,088] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs
[2025-04-18 03:30:07,088] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1
[2025-04-18 03:30:07,088] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd
[2025-04-18 03:30:07,089] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-04-18 03:30:07,089] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-04-18 03:30:07,089] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bda -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-04-18 03:30:07,089] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip
[2025-04-18 03:30:07,089] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0
[2025-04-18 03:30:07,090] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/finn_design_LabelSelect_hls_0_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0
[2025-04-18 03:30:07,090] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-04-18 03:30:07,090] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-04-18 03:30:07,090] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-04-18 03:30:07,090] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-04-18 03:30:07,091] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-04-18 03:30:07,091] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-04-18 03:30:07,091] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-04-18 03:30:07,091] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-04-18 03:30:07,091] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-04-18 03:30:07,091] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-04-18 03:30:07,092] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-04-18 03:30:07,092] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-04-18 03:30:07,092] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-04-18 03:30:07,092] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-04-18 03:30:07,092] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-04-18 03:30:07,093] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-04-18 03:30:07,093] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-04-18 03:30:07,093] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-04-18 03:30:07,093] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-04-18 03:30:07,093] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-04-18 03:30:07,093] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-04-18 03:30:07,094] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-04-18 03:30:07,094] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-04-18 03:30:07,094] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-04-18 03:30:07,094] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-04-18 03:30:07,094] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0
[2025-04-18 03:30:07,094] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0
[2025-04-18 03:30:07,095] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/finn_design_Thresholding_rtl_0_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0
[2025-04-18 03:30:07,095] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-04-18 03:30:07,095] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-04-18 03:30:07,095] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-04-18 03:30:07,095] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-04-18 03:30:07,096] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-04-18 03:30:07,096] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-04-18 03:30:07,096] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-04-18 03:30:07,096] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-04-18 03:30:07,096] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-04-18 03:30:07,096] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-04-18 03:30:07,097] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-04-18 03:30:07,097] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-04-18 03:30:07,097] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/.Xil
[2025-04-18 03:30:07,097] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.cache
[2025-04-18 03:30:07,097] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-04-18 03:30:07,098] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.cache/wt/project.wpc -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-04-18 03:30:07,098] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/make_project.sh -> output_tfc_w1a1_Pynq-Z1/stitched_ip
[2025-04-18 03:30:07,098] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/vivado.jou -> output_tfc_w1a1_Pynq-Z1/stitched_ip
[2025-04-18 03:30:07,098] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.ip_user_files
[2025-04-18 03:30:07,098] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.xpr -> output_tfc_w1a1_Pynq-Z1/stitched_ip
[2025-04-18 03:30:07,098] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/data
[2025-04-18 03:30:07,098] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/data/finn_design.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/data
[2025-04-18 03:30:07,099] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/data/finn_design.mdd -> output_tfc_w1a1_Pynq-Z1/stitched_ip/data
[2025-04-18 03:30:07,099] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.hw
[2025-04-18 03:30:07,099] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_vivado_stitch_proj.hw/finn_vivado_stitch_proj.lpr -> output_tfc_w1a1_Pynq-Z1/stitched_ip/finn_vivado_stitch_proj.hw
[2025-04-18 03:30:07,099] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/vivado.log -> output_tfc_w1a1_Pynq-Z1/stitched_ip
[2025-04-18 03:30:07,099] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/all_verilog_srcs.txt -> output_tfc_w1a1_Pynq-Z1/stitched_ip
[2025-04-18 03:30:07,099] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/make_project.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip
[2025-04-18 03:30:07,099] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip
[2025-04-18 03:30:07,100] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/component.bak -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip
[2025-04-18 03:30:07,100] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/xgui
[2025-04-18 03:30:07,100] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/xgui/finn_design_v1_0.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/xgui
[2025-04-18 03:30:07,100] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/verilog
[2025-04-18 03:30:07,100] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/verilog/rtl_ops
[2025-04-18 03:30:07,101] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_0
[2025-04-18 03:30:07,101] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/verilog/rtl_ops/Thresholding_rtl_0/thresholding.sv -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_0
[2025-04-18 03:30:07,101] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/verilog/rtl_ops/Thresholding_rtl_0/Thresholding_rtl_0_axi_wrapper.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_0
[2025-04-18 03:30:07,101] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/verilog/rtl_ops/Thresholding_rtl_0/thresholding_axi.sv -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_0
[2025-04-18 03:30:07,101] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/verilog/rtl_ops/Thresholding_rtl_0/axilite_if.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_0
[2025-04-18 03:30:07,101] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,102] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_StreamingFIFO_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,102] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_StreamingFIFO_rtl_8_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,102] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_StreamingFIFO_rtl_3_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,102] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_StreamingFIFO_rtl_1_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,102] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_StreamingFIFO_rtl_6_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,102] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_StreamingFIFO_rtl_7_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,102] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_StreamingFIFO_rtl_5_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,102] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_StreamingFIFO_rtl_4_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,102] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,102] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,103] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,103] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_StreamingFIFO_rtl_2_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,103] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/sim/finn_design_Thresholding_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/sim
[2025-04-18 03:30:07,103] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,103] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_LabelSelect_hls_0_0
[2025-04-18 03:30:07,103] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_LabelSelect_hls_0_0/finn_design_LabelSelect_hls_0_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_LabelSelect_hls_0_0
[2025-04-18 03:30:07,103] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/StreamingFIFO_rtl_7.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,104] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-04-18 03:30:07,104] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-04-18 03:30:07,104] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/StreamingFIFO_rtl_6.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,104] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_StreamingFIFO_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,104] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/dwc_axi.sv -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,104] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_2_wstrm_0
[2025-04-18 03:30:07,104] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_2_wstrm_0
[2025-04-18 03:30:07,104] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_ooc.xdc -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,105] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/StreamingFIFO_rtl_2.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,105] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/StreamingFIFO_rtl_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,105] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_3_wstrm_0
[2025-04-18 03:30:07,105] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_3_wstrm_0
[2025-04-18 03:30:07,105] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_StreamingFIFO_rtl_8_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,105] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/StreamingFIFO_rtl_5.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,105] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_StreamingFIFO_rtl_3_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,105] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-04-18 03:30:07,106] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-04-18 03:30:07,106] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/StreamingDataWidthConverter_rtl_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,106] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-04-18 03:30:07,106] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-04-18 03:30:07,106] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_StreamingFIFO_rtl_1_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,106] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-04-18 03:30:07,106] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-04-18 03:30:07,107] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_StreamingFIFO_rtl_6_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,107] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_3_0
[2025-04-18 03:30:07,107] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_3_0
[2025-04-18 03:30:07,107] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_StreamingFIFO_rtl_7_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,107] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/dwc.sv -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,107] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_StreamingFIFO_rtl_5_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,107] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_StreamingFIFO_rtl_4_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,107] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/StreamingDataWidthConverter_rtl_1.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,108] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/StreamingFIFO_rtl_1.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,108] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/Q_srl.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,108] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,108] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,108] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/StreamingFIFO_rtl_4.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,108] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/StreamingFIFO_rtl_8.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,108] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,108] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_2_0
[2025-04-18 03:30:07,108] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xci -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src/finn_design_MVAU_hls_2_0
[2025-04-18 03:30:07,109] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_StreamingFIFO_rtl_2_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,109] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/finn_design_Thresholding_rtl_0_0.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,109] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/src/StreamingFIFO_rtl_3.v -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/src
[2025-04-18 03:30:07,109] creating output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/data
[2025-04-18 03:30:07,109] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/data/finn_design.tcl -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/data
[2025-04-18 03:30:07,109] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/data/finn_design.mdd -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip/data
[2025-04-18 03:30:07,109] copying /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/ip/component.xml -> output_tfc_w1a1_Pynq-Z1/stitched_ip/ip
[2025-04-18 03:30:07,110] Vivado stitched IP written into output_tfc_w1a1_Pynq-Z1/stitched_ip
[2025-04-18 03:30:07,110] rtlsim_use_vivado_comps is enabled, may yield incorrect results
[2025-04-18 03:30:07,114] Running verification for stitched_ip_rtlsim
[2025-04-18 03:30:07,117] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:30:07,117] Attempting to force model shape on verification input
[2025-04-18 03:30:08,427] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:22952:8: Duplicate declaration of module: 'dwc_axi'
[2025-04-18 03:30:08,427] 22952 | module dwc_axi #(
[2025-04-18 03:30:08,427]       |        ^~~~~~~
[2025-04-18 03:30:08,427]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:2528:8: ... Location of original declaration
[2025-04-18 03:30:08,427]  2528 | module dwc_axi #(
[2025-04-18 03:30:08,427]       |        ^~~~~~~
[2025-04-18 03:30:08,427]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-04-18 03:30:08,427]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-04-18 03:30:08,427] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:26069:8: Duplicate declaration of module: 'dwc'
[2025-04-18 03:30:08,427] 26069 | module dwc #(
[2025-04-18 03:30:08,427]       |        ^~~
[2025-04-18 03:30:08,427]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:19335:8: ... Location of original declaration
[2025-04-18 03:30:08,427] 19335 | module dwc #(
[2025-04-18 03:30:08,427]       |        ^~~
[2025-04-18 03:30:08,427] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:33280:8: Duplicate declaration of module: 'axi4lite_if'
[2025-04-18 03:30:08,427] 33280 | module axi4lite_if
[2025-04-18 03:30:08,427]       |        ^~~~~~~~~~~
[2025-04-18 03:30:08,427]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:23672:8: ... Location of original declaration
[2025-04-18 03:30:08,427] 23672 | module axi4lite_if
[2025-04-18 03:30:08,427]       |        ^~~~~~~~~~~
[2025-04-18 03:30:08,427] %Warning-TIMESCALEMOD: /home/squowedri/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:08,427]    32 | package swg;
[2025-04-18 03:30:08,427]       |         ^~~
[2025-04-18 03:30:08,428]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:08,428]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:08,428]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:08,428] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:60:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:08,428]    60 | module finn_design_MVAU_hls_3_wstrm_0 (
[2025-04-18 03:30:08,428]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:08,428]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:08,428]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:08,428]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:08,428] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:248:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:08,428]   248 | module Q_srl (clock, reset, i_d, i_v, i_r, o_d, o_v, o_r, count, maxcount);
[2025-04-18 03:30:08,428]       |        ^~~~~
[2025-04-18 03:30:08,428]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:08,428]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:08,428]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:08,428] %Warning-UNPACKED: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:3113:10: Unsupported: Unpacked struct/union
[2025-04-18 03:30:08,428]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-04-18 03:30:08,428]  3113 |  typedef struct {
[2025-04-18 03:30:08,428]       |          ^~~~~~
[2025-04-18 03:30:18,327] make: Entering directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_klykdmlb'
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_squowedri/pyverilator_ipstitched_klykdmlb/pyverilator_wrapper.cpp
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__Trace__0.cpp
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-04-18 03:30:18,327] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Trace__0__Slow.o Vfinn_design_wrapper__Trace__0__Slow.cpp
[2025-04-18 03:30:18,327] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:30:18,327] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Trace__0__Slow.o
[2025-04-18 03:30:18,327] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a      -o Vfinn_design_wrapper
[2025-04-18 03:30:18,327] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:30:18,327] make: Leaving directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_klykdmlb'
[2025-04-18 03:30:18,371] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:30:18,371] Attempting to force model shape on verification output
[2025-04-18 03:30:18,375] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:30:18,375] Attempting to force model shape on verification input
[2025-04-18 03:30:19,669] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:22952:8: Duplicate declaration of module: 'dwc_axi'
[2025-04-18 03:30:19,669] 22952 | module dwc_axi #(
[2025-04-18 03:30:19,669]       |        ^~~~~~~
[2025-04-18 03:30:19,669]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:2528:8: ... Location of original declaration
[2025-04-18 03:30:19,670]  2528 | module dwc_axi #(
[2025-04-18 03:30:19,670]       |        ^~~~~~~
[2025-04-18 03:30:19,670]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-04-18 03:30:19,670]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-04-18 03:30:19,670] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:26069:8: Duplicate declaration of module: 'dwc'
[2025-04-18 03:30:19,670] 26069 | module dwc #(
[2025-04-18 03:30:19,670]       |        ^~~
[2025-04-18 03:30:19,670]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:19335:8: ... Location of original declaration
[2025-04-18 03:30:19,670] 19335 | module dwc #(
[2025-04-18 03:30:19,670]       |        ^~~
[2025-04-18 03:30:19,670] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:33280:8: Duplicate declaration of module: 'axi4lite_if'
[2025-04-18 03:30:19,670] 33280 | module axi4lite_if
[2025-04-18 03:30:19,670]       |        ^~~~~~~~~~~
[2025-04-18 03:30:19,670]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:23672:8: ... Location of original declaration
[2025-04-18 03:30:19,670] 23672 | module axi4lite_if
[2025-04-18 03:30:19,670]       |        ^~~~~~~~~~~
[2025-04-18 03:30:19,670] %Warning-TIMESCALEMOD: /home/squowedri/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:19,670]    32 | package swg;
[2025-04-18 03:30:19,670]       |         ^~~
[2025-04-18 03:30:19,670]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:19,670]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:19,670]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:19,670] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:60:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:19,670]    60 | module finn_design_MVAU_hls_3_wstrm_0 (
[2025-04-18 03:30:19,670]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:19,670]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:19,670]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:19,670]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:19,670] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:248:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:19,670]   248 | module Q_srl (clock, reset, i_d, i_v, i_r, o_d, o_v, o_r, count, maxcount);
[2025-04-18 03:30:19,670]       |        ^~~~~
[2025-04-18 03:30:19,670]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:19,670]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:19,670]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:19,670] %Warning-UNPACKED: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:3113:10: Unsupported: Unpacked struct/union
[2025-04-18 03:30:19,670]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-04-18 03:30:19,670]  3113 |  typedef struct {
[2025-04-18 03:30:19,670]       |          ^~~~~~
[2025-04-18 03:30:23,721] make: Entering directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_iik7q7y2'
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_squowedri/pyverilator_ipstitched_iik7q7y2/pyverilator_wrapper.cpp
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__Trace__0.cpp
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-04-18 03:30:23,721] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Trace__0__Slow.o Vfinn_design_wrapper__Trace__0__Slow.cpp
[2025-04-18 03:30:23,721] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:30:23,721] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Trace__0__Slow.o
[2025-04-18 03:30:23,721] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a      -o Vfinn_design_wrapper
[2025-04-18 03:30:23,721] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:30:23,721] make: Leaving directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_iik7q7y2'
[2025-04-18 03:30:23,765] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:30:23,765] Attempting to force model shape on verification output
[2025-04-18 03:30:23,767] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:30:23,767] Attempting to force model shape on verification input
[2025-04-18 03:30:25,075] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:22952:8: Duplicate declaration of module: 'dwc_axi'
[2025-04-18 03:30:25,076] 22952 | module dwc_axi #(
[2025-04-18 03:30:25,076]       |        ^~~~~~~
[2025-04-18 03:30:25,076]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:2528:8: ... Location of original declaration
[2025-04-18 03:30:25,076]  2528 | module dwc_axi #(
[2025-04-18 03:30:25,076]       |        ^~~~~~~
[2025-04-18 03:30:25,076]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-04-18 03:30:25,076]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-04-18 03:30:25,076] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:26069:8: Duplicate declaration of module: 'dwc'
[2025-04-18 03:30:25,076] 26069 | module dwc #(
[2025-04-18 03:30:25,076]       |        ^~~
[2025-04-18 03:30:25,076]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:19335:8: ... Location of original declaration
[2025-04-18 03:30:25,076] 19335 | module dwc #(
[2025-04-18 03:30:25,076]       |        ^~~
[2025-04-18 03:30:25,076] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:33280:8: Duplicate declaration of module: 'axi4lite_if'
[2025-04-18 03:30:25,076] 33280 | module axi4lite_if
[2025-04-18 03:30:25,076]       |        ^~~~~~~~~~~
[2025-04-18 03:30:25,076]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:23672:8: ... Location of original declaration
[2025-04-18 03:30:25,076] 23672 | module axi4lite_if
[2025-04-18 03:30:25,076]       |        ^~~~~~~~~~~
[2025-04-18 03:30:25,076] %Warning-TIMESCALEMOD: /home/squowedri/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:25,076]    32 | package swg;
[2025-04-18 03:30:25,076]       |         ^~~
[2025-04-18 03:30:25,076]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:25,076]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:25,076]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:25,076] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:60:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:25,076]    60 | module finn_design_MVAU_hls_3_wstrm_0 (
[2025-04-18 03:30:25,076]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:25,076]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:25,076]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:25,076]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:25,076] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:248:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:25,076]   248 | module Q_srl (clock, reset, i_d, i_v, i_r, o_d, o_v, o_r, count, maxcount);
[2025-04-18 03:30:25,076]       |        ^~~~~
[2025-04-18 03:30:25,076]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:25,076]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:25,076]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:25,076] %Warning-UNPACKED: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:3113:10: Unsupported: Unpacked struct/union
[2025-04-18 03:30:25,076]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-04-18 03:30:25,076]  3113 |  typedef struct {
[2025-04-18 03:30:25,076]       |          ^~~~~~
[2025-04-18 03:30:26,247] make: Entering directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_7prneqeu'
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_squowedri/pyverilator_ipstitched_7prneqeu/pyverilator_wrapper.cpp
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__Trace__0.cpp
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-04-18 03:30:26,247] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Trace__0__Slow.o Vfinn_design_wrapper__Trace__0__Slow.cpp
[2025-04-18 03:30:26,247] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:30:26,247] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Trace__0__Slow.o
[2025-04-18 03:30:26,247] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a      -o Vfinn_design_wrapper
[2025-04-18 03:30:26,247] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:30:26,247] make: Leaving directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_7prneqeu'
[2025-04-18 03:30:26,290] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:30:26,290] Attempting to force model shape on verification output
[2025-04-18 03:30:26,293] Verification input has shape (1, 1, 28, 28) while model expects [1, 1, 28, 28]
[2025-04-18 03:30:26,293] Attempting to force model shape on verification input
[2025-04-18 03:30:27,574] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:22952:8: Duplicate declaration of module: 'dwc_axi'
[2025-04-18 03:30:27,574] 22952 | module dwc_axi #(
[2025-04-18 03:30:27,574]       |        ^~~~~~~
[2025-04-18 03:30:27,574]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:2528:8: ... Location of original declaration
[2025-04-18 03:30:27,574]  2528 | module dwc_axi #(
[2025-04-18 03:30:27,574]       |        ^~~~~~~
[2025-04-18 03:30:27,574]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-04-18 03:30:27,574]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-04-18 03:30:27,574] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:26069:8: Duplicate declaration of module: 'dwc'
[2025-04-18 03:30:27,574] 26069 | module dwc #(
[2025-04-18 03:30:27,574]       |        ^~~
[2025-04-18 03:30:27,574]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:19335:8: ... Location of original declaration
[2025-04-18 03:30:27,574] 19335 | module dwc #(
[2025-04-18 03:30:27,574]       |        ^~~
[2025-04-18 03:30:27,574] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:33280:8: Duplicate declaration of module: 'axi4lite_if'
[2025-04-18 03:30:27,574] 33280 | module axi4lite_if
[2025-04-18 03:30:27,574]       |        ^~~~~~~~~~~
[2025-04-18 03:30:27,574]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:23672:8: ... Location of original declaration
[2025-04-18 03:30:27,574] 23672 | module axi4lite_if
[2025-04-18 03:30:27,574]       |        ^~~~~~~~~~~
[2025-04-18 03:30:27,574] %Warning-TIMESCALEMOD: /home/squowedri/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:27,574]    32 | package swg;
[2025-04-18 03:30:27,574]       |         ^~~
[2025-04-18 03:30:27,574]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:27,574]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:27,574]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:27,574] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:60:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:27,574]    60 | module finn_design_MVAU_hls_3_wstrm_0 (
[2025-04-18 03:30:27,574]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:27,574]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:27,574]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:27,574]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:27,574] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:248:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:27,574]   248 | module Q_srl (clock, reset, i_d, i_v, i_r, o_d, o_v, o_r, count, maxcount);
[2025-04-18 03:30:27,574]       |        ^~~~~
[2025-04-18 03:30:27,574]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:27,574]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:27,574]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:27,574] %Warning-UNPACKED: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:3113:10: Unsupported: Unpacked struct/union
[2025-04-18 03:30:27,574]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-04-18 03:30:27,574]  3113 |  typedef struct {
[2025-04-18 03:30:27,574]       |          ^~~~~~
[2025-04-18 03:30:28,753] make: Entering directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_95gazqd_'
[2025-04-18 03:30:28,753] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_squowedri/pyverilator_ipstitched_95gazqd_/pyverilator_wrapper.cpp
[2025-04-18 03:30:28,753] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-04-18 03:30:28,753] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
[2025-04-18 03:30:28,753] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-04-18 03:30:28,753] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-04-18 03:30:28,753] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-04-18 03:30:28,753] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17 -Os -c -o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__Trace__0.cpp
[2025-04-18 03:30:28,754] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-04-18 03:30:28,754] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-04-18 03:30:28,754] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-04-18 03:30:28,754] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-04-18 03:30:28,754] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++17  -c -o Vfinn_design_wrapper__Trace__0__Slow.o Vfinn_design_wrapper__Trace__0__Slow.cpp
[2025-04-18 03:30:28,754] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:30:28,754] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Trace__0__Slow.o
[2025-04-18 03:30:28,754] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a      -o Vfinn_design_wrapper
[2025-04-18 03:30:28,754] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:30:28,754] make: Leaving directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_95gazqd_'
[2025-04-18 03:30:28,797] Verification output has shape (1,) while model produces (1, 1)
[2025-04-18 03:30:28,797] Attempting to force model shape on verification output
[2025-04-18 03:30:28,797] Verification for stitched_ip_rtlsim : SUCCESS
[2025-04-18 03:30:28,799] Running step: step_measure_rtlsim_performance [15/19]
[2025-04-18 03:30:28,800] rtlsim_use_vivado_comps is enabled, may yield incorrect results
[2025-04-18 03:30:30,096] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:22952:8: Duplicate declaration of module: 'dwc_axi'
[2025-04-18 03:30:30,096] 22952 | module dwc_axi #(
[2025-04-18 03:30:30,096]       |        ^~~~~~~
[2025-04-18 03:30:30,096]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:2528:8: ... Location of original declaration
[2025-04-18 03:30:30,096]  2528 | module dwc_axi #(
[2025-04-18 03:30:30,096]       |        ^~~~~~~
[2025-04-18 03:30:30,096]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-04-18 03:30:30,096]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-04-18 03:30:30,096] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:26069:8: Duplicate declaration of module: 'dwc'
[2025-04-18 03:30:30,096] 26069 | module dwc #(
[2025-04-18 03:30:30,096]       |        ^~~
[2025-04-18 03:30:30,096]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:19335:8: ... Location of original declaration
[2025-04-18 03:30:30,096] 19335 | module dwc #(
[2025-04-18 03:30:30,096]       |        ^~~
[2025-04-18 03:30:30,096] %Warning-MODDUP: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:33280:8: Duplicate declaration of module: 'axi4lite_if'
[2025-04-18 03:30:30,096] 33280 | module axi4lite_if
[2025-04-18 03:30:30,096]       |        ^~~~~~~~~~~
[2025-04-18 03:30:30,096]                  /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:23672:8: ... Location of original declaration
[2025-04-18 03:30:30,096] 23672 | module axi4lite_if
[2025-04-18 03:30:30,096]       |        ^~~~~~~~~~~
[2025-04-18 03:30:30,096] %Warning-TIMESCALEMOD: /home/squowedri/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:30,096]    32 | package swg;
[2025-04-18 03:30:30,096]       |         ^~~
[2025-04-18 03:30:30,096]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:30,096]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:30,096]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:30,096] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:60:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:30,097]    60 | module finn_design_MVAU_hls_3_wstrm_0 (
[2025-04-18 03:30:30,097]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:30,097]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:30,097]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:30,097]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:30,097] %Warning-TIMESCALEMOD: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:248:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-04-18 03:30:30,097]   248 | module Q_srl (clock, reset, i_d, i_v, i_r, o_d, o_v, o_r, count, maxcount);
[2025-04-18 03:30:30,097]       |        ^~~~~
[2025-04-18 03:30:30,097]                        /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:497:8: ... Location of module with timescale
[2025-04-18 03:30:30,097]   497 | module MVAU_hls_1_mux_83_8_1_1 #(
[2025-04-18 03:30:30,097]       |        ^~~~~~~~~~~~~~~~~~~~~~~
[2025-04-18 03:30:30,097] %Warning-UNPACKED: /tmp/finn_dev_squowedri/vivado_stitch_proj_7iqz2aog/finn_design_wrapper.v:3113:10: Unsupported: Unpacked struct/union
[2025-04-18 03:30:30,097]                                                                                                     : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-04-18 03:30:30,097]  3113 |  typedef struct {
[2025-04-18 03:30:30,097]       |          ^~~~~~
[2025-04-18 03:30:45,615] make: Entering directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_tnfgwggw'
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17 -Os -c -o pyverilator_wrapper.o /tmp/finn_dev_squowedri/pyverilator_ipstitched_tnfgwggw/pyverilator_wrapper.cpp
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17 -Os -c -o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__Trace__0.cpp
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-04-18 03:30:45,615] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11 -O3  -std=gnu++17  -c -o Vfinn_design_wrapper__Trace__0__Slow.o Vfinn_design_wrapper__Trace__0__Slow.cpp
[2025-04-18 03:30:45,615] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:30:45,615] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper__Trace__0.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Trace__0__Slow.o
[2025-04-18 03:30:45,615] g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o Vfinn_design_wrapper__ALL.a      -o Vfinn_design_wrapper
[2025-04-18 03:30:45,615] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-04-18 03:30:45,615] make: Leaving directory '/tmp/finn_dev_squowedri/pyverilator_ipstitched_tnfgwggw'
[2025-04-18 03:30:45,721] Running step: step_out_of_context_synthesis [16/19]
[2025-04-18 03:37:13,174] ap_clk
[2025-04-18 03:37:13,175] xc7z020clg400-1
[2025-04-18 03:37:13,175] 10.000000
[2025-04-18 03:37:13,175] 0
[2025-04-18 03:37:13,175] 
[2025-04-18 03:37:13,175] ****** Vivado v2022.2 (64-bit)
[2025-04-18 03:37:13,175]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-04-18 03:37:13,175]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-04-18 03:37:13,175]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-04-18 03:37:13,175] 
[2025-04-18 03:37:13,175] source finn_design_wrapper.tcl
[2025-04-18 03:37:13,175] # set fpga_part "xc7z020clg400-1"
[2025-04-18 03:37:13,175] # set origin_dir "."
[2025-04-18 03:37:13,175] # if { [info exists ::origin_dir_loc] } {
[2025-04-18 03:37:13,175] #   set origin_dir $::origin_dir_loc
[2025-04-18 03:37:13,175] # }
[2025-04-18 03:37:13,175] # variable script_file
[2025-04-18 03:37:13,175] # set script_file "vivadocompile.tcl"
[2025-04-18 03:37:13,175] # proc help {} {
[2025-04-18 03:37:13,175] #   variable script_file
[2025-04-18 03:37:13,175] #   puts "\nDescription:"
[2025-04-18 03:37:13,175] #   puts "Recreate a Vivado project from this script. The created project will be"
[2025-04-18 03:37:13,175] #   puts "functionally equivalent to the original project for which this script was"
[2025-04-18 03:37:13,175] #   puts "generated. The script contains commands for creating a project, filesets,"
[2025-04-18 03:37:13,175] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2025-04-18 03:37:13,175] #   puts "Syntax:"
[2025-04-18 03:37:13,175] #   puts "$script_file"
[2025-04-18 03:37:13,175] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2025-04-18 03:37:13,175] #   puts "$script_file -tclargs \[--help\]\n"
[2025-04-18 03:37:13,175] #   puts "Usage:"
[2025-04-18 03:37:13,175] #   puts "Name                   Description"
[2025-04-18 03:37:13,175] #   puts "-------------------------------------------------------------------------"
[2025-04-18 03:37:13,175] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2025-04-18 03:37:13,175] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2025-04-18 03:37:13,175] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2025-04-18 03:37:13,175] #   puts "                       when this script was generated.\n"
[2025-04-18 03:37:13,175] #   puts "\[--help\]               Print help information for this script"
[2025-04-18 03:37:13,175] #   puts "-------------------------------------------------------------------------\n"
[2025-04-18 03:37:13,175] #   exit 0
[2025-04-18 03:37:13,175] # }
[2025-04-18 03:37:13,175] # if { $::argc > 0 } {
[2025-04-18 03:37:13,175] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2025-04-18 03:37:13,175] #     set option [string trim [lindex $::argv $i]]
[2025-04-18 03:37:13,176] #     switch -regexp -- $option {
[2025-04-18 03:37:13,176] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2025-04-18 03:37:13,176] #       "--help"       { help }
[2025-04-18 03:37:13,176] #       default {
[2025-04-18 03:37:13,176] #         if { [regexp {^-} $option] } {
[2025-04-18 03:37:13,176] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2025-04-18 03:37:13,176] #           return 1
[2025-04-18 03:37:13,176] #         }
[2025-04-18 03:37:13,176] #       }
[2025-04-18 03:37:13,176] #     }
[2025-04-18 03:37:13,176] #   }
[2025-04-18 03:37:13,176] # }
[2025-04-18 03:37:13,176] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2025-04-18 03:37:13,176] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2025-04-18 03:37:13,176] create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.371 ; gain = 0.023 ; free physical = 6932 ; free virtual = 13283
[2025-04-18 03:37:13,176] # set proj_dir [get_property directory [current_project]]
[2025-04-18 03:37:13,176] # set obj [get_projects vivadocompile]
[2025-04-18 03:37:13,176] # set_property "default_lib" "xil_defaultlib" $obj
[2025-04-18 03:37:13,176] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2025-04-18 03:37:13,176] # set_property "simulator_language" "Mixed" $obj
[2025-04-18 03:37:13,176] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2025-04-18 03:37:13,176] #   create_fileset -srcset sources_1
[2025-04-18 03:37:13,176] # }
[2025-04-18 03:37:13,176] # set obj [get_filesets sources_1]
[2025-04-18 03:37:13,176] # source sources.tcl
[2025-04-18 03:37:13,176] ## set files [list \
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/axilite_if.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_LabelSelect_hls_0_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_wstrm_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_wstrm_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_wstrm_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_wstrm_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_0_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_1_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_0_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_1_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_2_0.v"]"\
[2025-04-18 03:37:13,176] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_3_0.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_4_0.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_5_0.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_6_0.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_7_0.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_8_0.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_0_0.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/LabelSelect_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/LabelSelect_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/LabelSelect_hls_0_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/LabelSelect_hls_0_regslice_both.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/LabelSelect_hls_0.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/memstream_axi_wrapper.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_0_mux_164_49_1_1.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_0_mux_42_10_1_1.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_0_regslice_both.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_0.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_mux_83_8_1_1.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1_regslice_both.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_1.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx0_monitor.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx1_monitor.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_mux_83_8_1_1.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2_regslice_both.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_2.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx0_monitor.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_3_mux_646_1_1_1.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_3_regslice_both.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/MVAU_hls_3.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_0.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_1.v"]"\
[2025-04-18 03:37:13,177] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_0.v"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_1.v"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_2.v"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_3.v"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_4.v"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_5.v"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_6.v"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_7.v"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_8.v"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/Thresholding_rtl_0_axi_wrapper.v"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/dummy_sv_file.sv"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/dwc_axi.sv"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/dwc.sv"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/memstream_axi.sv"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/memstream.sv"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/thresholding_axi.sv"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/thresholding.sv"]"\
[2025-04-18 03:37:13,178] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2025-04-18 03:37:13,178] ## ]
[2025-04-18 03:37:13,178] ## add_files -norecurse -fileset $obj $files
[2025-04-18 03:37:13,178] # add_files -norecurse -fileset $obj $files
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/axilite_if.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_LabelSelect_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_MVAU_hls_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_MVAU_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_MVAU_hls_1_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_MVAU_hls_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_MVAU_hls_2_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_MVAU_hls_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_MVAU_hls_3_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_5_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_6_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_7_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_8_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_Thresholding_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/LabelSelect_hls_0_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/LabelSelect_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/LabelSelect_hls_0_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/LabelSelect_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/LabelSelect_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/memstream_axi_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_0_mux_164_49_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_0_mux_42_10_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,178] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_mux_83_8_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_mux_83_8_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_3_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_3_mux_646_1_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_3_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/MVAU_hls_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/Q_srl.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/StreamingDataWidthConverter_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/StreamingFIFO_rtl_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/StreamingFIFO_rtl_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/StreamingFIFO_rtl_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/StreamingFIFO_rtl_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/StreamingFIFO_rtl_4.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/StreamingFIFO_rtl_5.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/StreamingFIFO_rtl_6.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/StreamingFIFO_rtl_7.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/StreamingFIFO_rtl_8.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/Thresholding_rtl_0_axi_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/dummy_sv_file.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/dwc_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/dwc.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/memstream_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/memstream.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/thresholding_axi.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/thresholding.sv' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/dummy_vhdl_file.vhd' cannot be added to the project because it already exists in the project, skipping this file
[2025-04-18 03:37:13,179] # source headers.tcl
[2025-04-18 03:37:13,179] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2025-04-18 03:37:13,180] ## set file [file normalize $file]
[2025-04-18 03:37:13,180] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2025-04-18 03:37:13,180] ## set_property "file_type" "Verilog Header" $file_obj
[2025-04-18 03:37:13,180] # set obj [get_filesets sources_1]
[2025-04-18 03:37:13,180] # set_property "top" "$argv" $obj
[2025-04-18 03:37:13,180] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2025-04-18 03:37:13,180] #   create_fileset -constrset constrs_1
[2025-04-18 03:37:13,180] # }
[2025-04-18 03:37:13,180] # set obj [get_filesets constrs_1]
[2025-04-18 03:37:13,180] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2025-04-18 03:37:13,180] # set file_added [add_files -norecurse -fileset $obj $file]
[2025-04-18 03:37:13,180] # set file "$origin_dir/$argv.xdc"
[2025-04-18 03:37:13,180] # set file [file normalize $file]
[2025-04-18 03:37:13,180] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2025-04-18 03:37:13,180] # set_property "file_type" "XDC" $file_obj
[2025-04-18 03:37:13,180] # set obj [get_filesets constrs_1]
[2025-04-18 03:37:13,180] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2025-04-18 03:37:13,180] #   create_fileset -simset sim_1
[2025-04-18 03:37:13,180] # }
[2025-04-18 03:37:13,180] # set obj [get_filesets sim_1]
[2025-04-18 03:37:13,180] # set obj [get_filesets sim_1]
[2025-04-18 03:37:13,180] # set_property "top" "$argv" $obj
[2025-04-18 03:37:13,180] # set_property "xelab.nosort" "1" $obj
[2025-04-18 03:37:13,180] # set_property "xelab.unifast" "" $obj
[2025-04-18 03:37:13,180] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2025-04-18 03:37:13,180] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2025-04-18 03:37:13,180] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2025-04-18 03:37:13,180] # set obj [get_runs synth_1]
[2025-04-18 03:37:13,180] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2025-04-18 03:37:13,180] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2025-04-18 03:37:13,180] # current_run -synthesis [get_runs synth_1]
[2025-04-18 03:37:13,180] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2025-04-18 03:37:13,180] # current_run -implementation [get_runs impl_1]
[2025-04-18 03:37:13,180] # puts "INFO: Project created:vivadocompile"
[2025-04-18 03:37:13,180] INFO: Project created:vivadocompile
[2025-04-18 03:37:13,180] # launch_runs -jobs 8 impl_1 -to_step route_design
[2025-04-18 03:37:13,180] [Fri Apr 18 03:31:43 2025] Launched synth_1...
[2025-04-18 03:37:13,180] Run output will be captured here: /tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2025-04-18 03:37:13,180] [Fri Apr 18 03:31:43 2025] Launched impl_1...
[2025-04-18 03:37:13,180] Run output will be captured here: /tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2025-04-18 03:37:13,180] launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1308.445 ; gain = 0.074 ; free physical = 6905 ; free virtual = 13257
[2025-04-18 03:37:13,180] # wait_on_run impl_1
[2025-04-18 03:37:13,180] [Fri Apr 18 03:31:43 2025] Waiting for impl_1 to finish...
[2025-04-18 03:37:13,180] 
[2025-04-18 03:37:13,180] *** Running vivado
[2025-04-18 03:37:13,180]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2025-04-18 03:37:13,180] 
[2025-04-18 03:37:13,180] 
[2025-04-18 03:37:13,180] ****** Vivado v2022.2 (64-bit)
[2025-04-18 03:37:13,180]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-04-18 03:37:13,180]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-04-18 03:37:13,180]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-04-18 03:37:13,180] 
[2025-04-18 03:37:13,180] source finn_design_wrapper.tcl -notrace
[2025-04-18 03:37:13,180] create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1247.863 ; gain = 0.023 ; free physical = 6495 ; free virtual = 12888
[2025-04-18 03:37:13,180] Command: link_design -top finn_design_wrapper -part xc7z020clg400-1
[2025-04-18 03:37:13,180] Design is defaulting to srcset: sources_1
[2025-04-18 03:37:13,180] Design is defaulting to constrset: constrs_1
[2025-04-18 03:37:13,180] INFO: [Device 21-403] Loading part xc7z020clg400-1
[2025-04-18 03:37:13,180] Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1594.332 ; gain = 0.000 ; free physical = 6105 ; free virtual = 12499
[2025-04-18 03:37:13,180] INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
[2025-04-18 03:37:13,180] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2025-04-18 03:37:13,180] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-04-18 03:37:13,180] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-04-18 03:37:13,181] Parsing XDC File [/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-04-18 03:37:13,181] Finished Parsing XDC File [/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-04-18 03:37:13,181] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-04-18 03:37:13,181] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.734 ; gain = 0.000 ; free physical = 5985 ; free virtual = 12379
[2025-04-18 03:37:13,181] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-04-18 03:37:13,181] No Unisim elements were transformed.
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] 7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-04-18 03:37:13,181] link_design completed successfully
[2025-04-18 03:37:13,181] link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1776.672 ; gain = 528.809 ; free physical = 5985 ; free virtual = 12379
[2025-04-18 03:37:13,181] Command: opt_design
[2025-04-18 03:37:13,181] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-04-18 03:37:13,181] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-04-18 03:37:13,181] Running DRC as a precondition to command opt_design
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Starting DRC Task
[2025-04-18 03:37:13,181] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-04-18 03:37:13,181] INFO: [Project 1-461] DRC finished with 0 Errors
[2025-04-18 03:37:13,181] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.578 ; gain = 79.906 ; free physical = 5973 ; free virtual = 12367
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Starting Cache Timing Information Task
[2025-04-18 03:37:13,181] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-04-18 03:37:13,181] Ending Cache Timing Information Task | Checksum: 1229b1208
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2312.438 ; gain = 455.859 ; free physical = 5574 ; free virtual = 11969
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Starting Logic Optimization Task
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Phase 1 Retarget
[2025-04-18 03:37:13,181] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_46/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_3092[0]_i_1 into driver instance finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_46/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_2, which resulted in an inversion of 12 pins
[2025-04-18 03:37:13,181] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_46/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_3092[0]_i_1__0 into driver instance finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_46/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_2__0, which resulted in an inversion of 12 pins
[2025-04-18 03:37:13,181] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-04-18 03:37:13,181] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2025-04-18 03:37:13,181] Phase 1 Retarget | Checksum: 1408cbf46
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2593.227 ; gain = 0.000 ; free physical = 5338 ; free virtual = 11733
[2025-04-18 03:37:13,181] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Phase 2 Constant propagation
[2025-04-18 03:37:13,181] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-04-18 03:37:13,181] Phase 2 Constant propagation | Checksum: 1408cbf46
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2593.227 ; gain = 0.000 ; free physical = 5338 ; free virtual = 11734
[2025-04-18 03:37:13,181] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Phase 3 Sweep
[2025-04-18 03:37:13,181] Phase 3 Sweep | Checksum: 1abe01510
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2593.227 ; gain = 0.000 ; free physical = 5338 ; free virtual = 11734
[2025-04-18 03:37:13,181] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Phase 4 BUFG optimization
[2025-04-18 03:37:13,181] Phase 4 BUFG optimization | Checksum: 1abe01510
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2625.242 ; gain = 32.016 ; free physical = 5340 ; free virtual = 11735
[2025-04-18 03:37:13,181] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2025-04-18 03:37:13,181] 
[2025-04-18 03:37:13,181] Phase 5 Shift Register Optimization
[2025-04-18 03:37:13,181] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2025-04-18 03:37:13,182] Phase 5 Shift Register Optimization | Checksum: 1abe01510
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2625.242 ; gain = 32.016 ; free physical = 5340 ; free virtual = 11735
[2025-04-18 03:37:13,182] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Phase 6 Post Processing Netlist
[2025-04-18 03:37:13,182] Phase 6 Post Processing Netlist | Checksum: 1abe01510
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2625.242 ; gain = 32.016 ; free physical = 5340 ; free virtual = 11735
[2025-04-18 03:37:13,182] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2025-04-18 03:37:13,182] Opt_design Change Summary
[2025-04-18 03:37:13,182] =========================
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] -------------------------------------------------------------------------------------------------------------------------
[2025-04-18 03:37:13,182] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2025-04-18 03:37:13,182] -------------------------------------------------------------------------------------------------------------------------
[2025-04-18 03:37:13,182] |  Retarget                     |               0  |               2  |                                              0  |
[2025-04-18 03:37:13,182] |  Constant propagation         |               0  |               0  |                                              0  |
[2025-04-18 03:37:13,182] |  Sweep                        |               0  |               0  |                                              0  |
[2025-04-18 03:37:13,182] |  BUFG optimization            |               0  |               0  |                                              0  |
[2025-04-18 03:37:13,182] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2025-04-18 03:37:13,182] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2025-04-18 03:37:13,182] -------------------------------------------------------------------------------------------------------------------------
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Starting Connectivity Check Task
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2625.242 ; gain = 0.000 ; free physical = 5340 ; free virtual = 11735
[2025-04-18 03:37:13,182] Ending Logic Optimization Task | Checksum: ebab1177
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2625.242 ; gain = 32.016 ; free physical = 5340 ; free virtual = 11735
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Starting Power Optimization Task
[2025-04-18 03:37:13,182] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2025-04-18 03:37:13,182] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-04-18 03:37:13,182] INFO: [Pwropt 34-9] Applying IDT optimizations ...
[2025-04-18 03:37:13,182] INFO: [Pwropt 34-10] Applying ODC optimizations ...
[2025-04-18 03:37:13,182] Running Vector-less Activity Propagation...
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Finished Running Vector-less Activity Propagation
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Starting PowerOpt Patch Enables Task
[2025-04-18 03:37:13,182] INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
[2025-04-18 03:37:13,182] INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
[2025-04-18 03:37:13,182] Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 28
[2025-04-18 03:37:13,182] Ending PowerOpt Patch Enables Task | Checksum: ebab1177
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5316 ; free virtual = 11715
[2025-04-18 03:37:13,182] Ending Power Optimization Task | Checksum: ebab1177
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.234 ; gain = 249.992 ; free physical = 5322 ; free virtual = 11721
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Starting Final Cleanup Task
[2025-04-18 03:37:13,182] Ending Final Cleanup Task | Checksum: ebab1177
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5322 ; free virtual = 11721
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Starting Netlist Obfuscation Task
[2025-04-18 03:37:13,182] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5322 ; free virtual = 11721
[2025-04-18 03:37:13,182] Ending Netlist Obfuscation Task | Checksum: ebab1177
[2025-04-18 03:37:13,182] 
[2025-04-18 03:37:13,182] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5322 ; free virtual = 11721
[2025-04-18 03:37:13,183] INFO: [Common 17-83] Releasing license: Implementation
[2025-04-18 03:37:13,183] 31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-04-18 03:37:13,183] opt_design completed successfully
[2025-04-18 03:37:13,183] opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2875.234 ; gain = 1098.562 ; free physical = 5322 ; free virtual = 11721
[2025-04-18 03:37:13,183] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-04-18 03:37:13,183] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-04-18 03:37:13,183] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2025-04-18 03:37:13,183] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-04-18 03:37:13,183] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-04-18 03:37:13,183] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2025-04-18 03:37:13,183] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2025-04-18 03:37:13,183] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/c/Xilinx/Vivado/2022.2/data/ip'.
[2025-04-18 03:37:13,183] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-04-18 03:37:13,183] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2025-04-18 03:37:13,183] report_drc completed successfully
[2025-04-18 03:37:13,183] Command: place_design
[2025-04-18 03:37:13,183] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-04-18 03:37:13,183] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-04-18 03:37:13,183] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-04-18 03:37:13,183] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-04-18 03:37:13,183] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-04-18 03:37:13,183] Running DRC as a precondition to command place_design
[2025-04-18 03:37:13,183] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-04-18 03:37:13,183] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-04-18 03:37:13,183] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Starting Placer Task
[2025-04-18 03:37:13,183] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Phase 1 Placer Initialization
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Phase 1.1 Placer Initialization Netlist Sorting
[2025-04-18 03:37:13,183] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5269 ; free virtual = 11672
[2025-04-18 03:37:13,183] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: af23acce
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5269 ; free virtual = 11672
[2025-04-18 03:37:13,183] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5269 ; free virtual = 11672
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2025-04-18 03:37:13,183] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec7a59f7
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5250 ; free virtual = 11654
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Phase 1.3 Build Placer Netlist Model
[2025-04-18 03:37:13,183] Phase 1.3 Build Placer Netlist Model | Checksum: 107cdda3e
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5262 ; free virtual = 11669
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Phase 1.4 Constrain Clocks/Macros
[2025-04-18 03:37:13,183] Phase 1.4 Constrain Clocks/Macros | Checksum: 107cdda3e
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5262 ; free virtual = 11669
[2025-04-18 03:37:13,183] Phase 1 Placer Initialization | Checksum: 107cdda3e
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5260 ; free virtual = 11667
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Phase 2 Global Placement
[2025-04-18 03:37:13,183] 
[2025-04-18 03:37:13,183] Phase 2.1 Floorplanning
[2025-04-18 03:37:13,184] Phase 2.1 Floorplanning | Checksum: 7c4a8fb2
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5235 ; free virtual = 11643
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Phase 2.2 Update Timing before SLR Path Opt
[2025-04-18 03:37:13,184] Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11f95de21
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5237 ; free virtual = 11644
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Phase 2.3 Post-Processing in Floorplanning
[2025-04-18 03:37:13,184] Phase 2.3 Post-Processing in Floorplanning | Checksum: 11f95de21
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5237 ; free virtual = 11644
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Phase 2.4 Global Placement Core
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Phase 2.4.1 UpdateTiming Before Physical Synthesis
[2025-04-18 03:37:13,184] Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a3806732
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5213 ; free virtual = 11621
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Phase 2.4.2 Physical Synthesis In Placer
[2025-04-18 03:37:13,184] INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1464 LUT instances to create LUTNM shape
[2025-04-18 03:37:13,184] INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
[2025-04-18 03:37:13,184] INFO: [Physopt 32-1138] End 1 Pass. Optimized 703 nets or LUTs. Breaked 0 LUT, combined 703 existing LUTs and moved 0 existing LUT
[2025-04-18 03:37:13,184] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2025-04-18 03:37:13,184] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2025-04-18 03:37:13,184] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-04-18 03:37:13,184] INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
[2025-04-18 03:37:13,184] INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
[2025-04-18 03:37:13,184] INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
[2025-04-18 03:37:13,184] INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
[2025-04-18 03:37:13,184] INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
[2025-04-18 03:37:13,184] INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
[2025-04-18 03:37:13,184] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-04-18 03:37:13,184] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5207 ; free virtual = 11618
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Summary of Physical Synthesis Optimizations
[2025-04-18 03:37:13,184] ============================================
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-04-18 03:37:13,184] |  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-04-18 03:37:13,184] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-04-18 03:37:13,184] |  LUT Combining                                    |            0  |            703  |                   703  |           0  |           1  |  00:00:01  |
[2025-04-18 03:37:13,184] |  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-04-18 03:37:13,184] |  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-04-18 03:37:13,184] |  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-04-18 03:37:13,184] |  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-04-18 03:37:13,184] |  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-04-18 03:37:13,184] |  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-04-18 03:37:13,184] |  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-04-18 03:37:13,184] |  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-04-18 03:37:13,184] |  Total                                            |            0  |            703  |                   703  |           0  |           4  |  00:00:01  |
[2025-04-18 03:37:13,184] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15bb4c9ea
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,184] Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5207 ; free virtual = 11618
[2025-04-18 03:37:13,184] Phase 2.4 Global Placement Core | Checksum: 1a63ba944
[2025-04-18 03:37:13,184] 
[2025-04-18 03:37:13,185] Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5206 ; free virtual = 11618
[2025-04-18 03:37:13,185] Phase 2 Global Placement | Checksum: 1a63ba944
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5209 ; free virtual = 11621
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 3 Detail Placement
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 3.1 Commit Multi Column Macros
[2025-04-18 03:37:13,185] Phase 3.1 Commit Multi Column Macros | Checksum: 1bdf48bc1
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5209 ; free virtual = 11621
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 3.2 Commit Most Macros & LUTRAMs
[2025-04-18 03:37:13,185] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2282f3235
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5209 ; free virtual = 11621
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 3.3 Area Swap Optimization
[2025-04-18 03:37:13,185] Phase 3.3 Area Swap Optimization | Checksum: 1c7b7f084
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5209 ; free virtual = 11621
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 3.4 Pipeline Register Optimization
[2025-04-18 03:37:13,185] Phase 3.4 Pipeline Register Optimization | Checksum: 1e3f1b9eb
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5209 ; free virtual = 11621
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 3.5 Small Shape Detail Placement
[2025-04-18 03:37:13,185] Phase 3.5 Small Shape Detail Placement | Checksum: 1f348120e
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5202 ; free virtual = 11616
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 3.6 Re-assign LUT pins
[2025-04-18 03:37:13,185] Phase 3.6 Re-assign LUT pins | Checksum: 1a5b047dd
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5202 ; free virtual = 11616
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 3.7 Pipeline Register Optimization
[2025-04-18 03:37:13,185] Phase 3.7 Pipeline Register Optimization | Checksum: 148453de0
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5202 ; free virtual = 11616
[2025-04-18 03:37:13,185] Phase 3 Detail Placement | Checksum: 148453de0
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5202 ; free virtual = 11616
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 4 Post Placement Optimization and Clean-Up
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 4.1 Post Commit Optimization
[2025-04-18 03:37:13,185] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 4.1.1 Post Placement Optimization
[2025-04-18 03:37:13,185] Post Placement Optimization Initialization | Checksum: 11c34862b
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 4.1.1.1 BUFG Insertion
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Starting Physical Synthesis Task
[2025-04-18 03:37:13,185] 
[2025-04-18 03:37:13,185] Phase 1 Physical Synthesis Initialization
[2025-04-18 03:37:13,185] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
[2025-04-18 03:37:13,185] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.703 | TNS=0.000 |
[2025-04-18 03:37:13,185] Phase 1 Physical Synthesis Initialization | Checksum: fccf557b
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,186] INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
[2025-04-18 03:37:13,186] Ending Physical Synthesis Task | Checksum: 157375b9f
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,186] Phase 4.1.1.1 BUFG Insertion | Checksum: 11c34862b
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Phase 4.1.1.2 Post Placement Timing Optimization
[2025-04-18 03:37:13,186] INFO: [Place 30-746] Post Placement Timing Summary WNS=0.703. For the most accurate timing information please run report_timing.
[2025-04-18 03:37:13,186] Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1db3d4bc8
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,186] Phase 4.1 Post Commit Optimization | Checksum: 1db3d4bc8
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Phase 4.2 Post Placement Cleanup
[2025-04-18 03:37:13,186] Phase 4.2 Post Placement Cleanup | Checksum: 1db3d4bc8
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Phase 4.3 Placer Reporting
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Phase 4.3.1 Print Estimated Congestion
[2025-04-18 03:37:13,186] INFO: [Place 30-612] Post-Placement Estimated Congestion
[2025-04-18 03:37:13,186]  ____________________________________________________
[2025-04-18 03:37:13,186] |           | Global Congestion | Short Congestion  |
[2025-04-18 03:37:13,186] | Direction | Region Size       | Region Size       |
[2025-04-18 03:37:13,186] |___________|___________________|___________________|
[2025-04-18 03:37:13,186] |      North|                1x1|                1x1|
[2025-04-18 03:37:13,186] |___________|___________________|___________________|
[2025-04-18 03:37:13,186] |      South|                1x1|                1x1|
[2025-04-18 03:37:13,186] |___________|___________________|___________________|
[2025-04-18 03:37:13,186] |       East|                1x1|                2x2|
[2025-04-18 03:37:13,186] |___________|___________________|___________________|
[2025-04-18 03:37:13,186] |       West|                1x1|                1x1|
[2025-04-18 03:37:13,186] |___________|___________________|___________________|
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Phase 4.3.1 Print Estimated Congestion | Checksum: 1db3d4bc8
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,186] Phase 4.3 Placer Reporting | Checksum: 1db3d4bc8
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Phase 4.4 Final Placement Cleanup
[2025-04-18 03:37:13,186] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,186] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cb9d96f9
[2025-04-18 03:37:13,186] 
[2025-04-18 03:37:13,186] Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,187] Ending Placer Task | Checksum: 10b104227
[2025-04-18 03:37:13,187] 
[2025-04-18 03:37:13,187] Time (s): cpu = 00:00:41 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5199 ; free virtual = 11613
[2025-04-18 03:37:13,187] INFO: [Common 17-83] Releasing license: Implementation
[2025-04-18 03:37:13,187] 68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-04-18 03:37:13,187] place_design completed successfully
[2025-04-18 03:37:13,187] place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5229 ; free virtual = 11643
[2025-04-18 03:37:13,187] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-04-18 03:37:13,187] Writing XDEF routing.
[2025-04-18 03:37:13,187] Writing XDEF routing logical nets.
[2025-04-18 03:37:13,187] Writing XDEF routing special nets.
[2025-04-18 03:37:13,187] Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5206 ; free virtual = 11632
[2025-04-18 03:37:13,187] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2025-04-18 03:37:13,187] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2025-04-18 03:37:13,187] report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5207 ; free virtual = 11623
[2025-04-18 03:37:13,187] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2025-04-18 03:37:13,187] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2025-04-18 03:37:13,187] report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5219 ; free virtual = 11635
[2025-04-18 03:37:13,187] Command: phys_opt_design
[2025-04-18 03:37:13,187] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-04-18 03:37:13,187] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-04-18 03:37:13,187] 
[2025-04-18 03:37:13,187] Starting Initial Update Timing Task
[2025-04-18 03:37:13,187] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-04-18 03:37:13,187] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-04-18 03:37:13,187] 
[2025-04-18 03:37:13,187] Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5191 ; free virtual = 11609
[2025-04-18 03:37:13,187] INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
[2025-04-18 03:37:13,187] INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
[2025-04-18 03:37:13,187] INFO: [Common 17-83] Releasing license: Implementation
[2025-04-18 03:37:13,187] 77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-04-18 03:37:13,187] phys_opt_design completed successfully
[2025-04-18 03:37:13,187] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-04-18 03:37:13,187] Writing XDEF routing.
[2025-04-18 03:37:13,187] Writing XDEF routing logical nets.
[2025-04-18 03:37:13,187] Writing XDEF routing special nets.
[2025-04-18 03:37:13,187] Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5172 ; free virtual = 11602
[2025-04-18 03:37:13,187] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
[2025-04-18 03:37:13,187] Command: route_design
[2025-04-18 03:37:13,187] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
[2025-04-18 03:37:13,187] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
[2025-04-18 03:37:13,187] Running DRC as a precondition to command route_design
[2025-04-18 03:37:13,187] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-04-18 03:37:13,187] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-04-18 03:37:13,187] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-04-18 03:37:13,187] 
[2025-04-18 03:37:13,187] 
[2025-04-18 03:37:13,187] Starting Routing Task
[2025-04-18 03:37:13,187] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
[2025-04-18 03:37:13,187] 
[2025-04-18 03:37:13,187] Phase 1 Build RT Design
[2025-04-18 03:37:13,187] Checksum: PlaceDB: 5bec9559 ConstDB: 0 ShapeSum: af23acce RouteDB: 0
[2025-04-18 03:37:13,187] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2025-04-18 03:37:13,187] WARNING: [Route 35-198] Port "s_axis_0_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,187] WARNING: [Route 35-198] Port "s_axis_0_tdata[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,187] WARNING: [Route 35-198] Port "s_axis_0_tdata[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,187] WARNING: [Route 35-198] Port "s_axis_0_tdata[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,187] WARNING: [Route 35-198] Port "s_axis_0_tdata[207]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[207]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,187] WARNING: [Route 35-198] Port "s_axis_0_tdata[287]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[287]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,187] WARNING: [Route 35-198] Port "s_axis_0_tdata[319]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[319]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[327]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[327]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[247]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[247]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[367]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[367]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[255]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[255]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[271]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[271]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[295]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[295]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[311]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[311]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[231]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[231]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[359]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[359]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[303]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[303]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[375]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[375]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[391]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[391]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[351]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[351]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[263]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[263]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[279]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[279]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[335]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[335]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[383]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[383]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "s_axis_0_tdata[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-04-18 03:37:13,188] Post Restoration Checksum: NetGraph: 895d253 NumContArr: ceba0654 Constraints: 0 Timing: 0
[2025-04-18 03:37:13,188] Phase 1 Build RT Design | Checksum: d74fd8a7
[2025-04-18 03:37:13,188] 
[2025-04-18 03:37:13,188] Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5044 ; free virtual = 11466
[2025-04-18 03:37:13,188] 
[2025-04-18 03:37:13,188] Phase 2 Router Initialization
[2025-04-18 03:37:13,188] 
[2025-04-18 03:37:13,188] Phase 2.1 Fix Topology Constraints
[2025-04-18 03:37:13,188] Phase 2.1 Fix Topology Constraints | Checksum: d74fd8a7
[2025-04-18 03:37:13,188] 
[2025-04-18 03:37:13,188] Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5010 ; free virtual = 11433
[2025-04-18 03:37:13,188] 
[2025-04-18 03:37:13,188] Phase 2.2 Pre Route Cleanup
[2025-04-18 03:37:13,188] Phase 2.2 Pre Route Cleanup | Checksum: d74fd8a7
[2025-04-18 03:37:13,188] 
[2025-04-18 03:37:13,188] Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2875.234 ; gain = 0.000 ; free physical = 5010 ; free virtual = 11433
[2025-04-18 03:37:13,188]  Number of Nodes with overlaps = 0
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Phase 2.3 Update Timing
[2025-04-18 03:37:13,189] Phase 2.3 Update Timing | Checksum: 1e1d07c6d
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2881.895 ; gain = 6.660 ; free physical = 5008 ; free virtual = 11432
[2025-04-18 03:37:13,189] INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.019  | TNS=0.000  | WHS=0.097  | THS=0.000  |
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Router Utilization Summary
[2025-04-18 03:37:13,189]   Global Vertical Routing Utilization    = 0 %
[2025-04-18 03:37:13,189]   Global Horizontal Routing Utilization  = 0 %
[2025-04-18 03:37:13,189]   Routable Net Status*
[2025-04-18 03:37:13,189]   *Does not include unroutable nets such as driverless and loadless.
[2025-04-18 03:37:13,189]   Run report_route_status for detailed report.
[2025-04-18 03:37:13,189]   Number of Failed Nets               = 9777
[2025-04-18 03:37:13,189]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-04-18 03:37:13,189]   Number of Unrouted Nets             = 9777
[2025-04-18 03:37:13,189]   Number of Partially Routed Nets     = 0
[2025-04-18 03:37:13,189]   Number of Node Overlaps             = 0
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Phase 2 Router Initialization | Checksum: 1ed0b0755
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2884.895 ; gain = 9.660 ; free physical = 5004 ; free virtual = 11428
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Phase 3 Initial Routing
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Phase 3.1 Global Routing
[2025-04-18 03:37:13,189] Phase 3.1 Global Routing | Checksum: 1ed0b0755
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2884.895 ; gain = 9.660 ; free physical = 5004 ; free virtual = 11428
[2025-04-18 03:37:13,189] Phase 3 Initial Routing | Checksum: 1dfc55c30
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2886.895 ; gain = 11.660 ; free physical = 5006 ; free virtual = 11430
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Phase 4 Rip-up And Reroute
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Phase 4.1 Global Iteration 0
[2025-04-18 03:37:13,189]  Number of Nodes with overlaps = 1089
[2025-04-18 03:37:13,189]  Number of Nodes with overlaps = 137
[2025-04-18 03:37:13,189]  Number of Nodes with overlaps = 33
[2025-04-18 03:37:13,189]  Number of Nodes with overlaps = 19
[2025-04-18 03:37:13,189]  Number of Nodes with overlaps = 6
[2025-04-18 03:37:13,189]  Number of Nodes with overlaps = 4
[2025-04-18 03:37:13,189]  Number of Nodes with overlaps = 2
[2025-04-18 03:37:13,189]  Number of Nodes with overlaps = 0
[2025-04-18 03:37:13,189] INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.074  | TNS=0.000  | WHS=N/A    | THS=N/A    |
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Phase 4.1 Global Iteration 0 | Checksum: 209173b06
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 2889.895 ; gain = 14.660 ; free physical = 5006 ; free virtual = 11430
[2025-04-18 03:37:13,189] Phase 4 Rip-up And Reroute | Checksum: 209173b06
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2889.895 ; gain = 14.660 ; free physical = 5006 ; free virtual = 11430
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,189] Phase 5 Delay and Skew Optimization
[2025-04-18 03:37:13,189] 
[2025-04-18 03:37:13,190] Phase 5.1 Delay CleanUp
[2025-04-18 03:37:13,190] Phase 5.1 Delay CleanUp | Checksum: 209173b06
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2889.895 ; gain = 14.660 ; free physical = 5006 ; free virtual = 11430
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Phase 5.2 Clock Skew Optimization
[2025-04-18 03:37:13,190] Phase 5.2 Clock Skew Optimization | Checksum: 209173b06
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2889.895 ; gain = 14.660 ; free physical = 5006 ; free virtual = 11430
[2025-04-18 03:37:13,190] Phase 5 Delay and Skew Optimization | Checksum: 209173b06
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2889.895 ; gain = 14.660 ; free physical = 5006 ; free virtual = 11430
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Phase 6 Post Hold Fix
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Phase 6.1 Hold Fix Iter
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Phase 6.1.1 Update Timing
[2025-04-18 03:37:13,190] Phase 6.1.1 Update Timing | Checksum: 1f5663329
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2889.895 ; gain = 14.660 ; free physical = 5006 ; free virtual = 11430
[2025-04-18 03:37:13,190] INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.074  | TNS=0.000  | WHS=0.097  | THS=0.000  |
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Phase 6.1 Hold Fix Iter | Checksum: 1f5663329
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2889.895 ; gain = 14.660 ; free physical = 5006 ; free virtual = 11430
[2025-04-18 03:37:13,190] Phase 6 Post Hold Fix | Checksum: 1f5663329
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2889.895 ; gain = 14.660 ; free physical = 5006 ; free virtual = 11430
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Phase 7 Route finalize
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Router Utilization Summary
[2025-04-18 03:37:13,190]   Global Vertical Routing Utilization    = 1.2814 %
[2025-04-18 03:37:13,190]   Global Horizontal Routing Utilization  = 1.98732 %
[2025-04-18 03:37:13,190]   Routable Net Status*
[2025-04-18 03:37:13,190]   *Does not include unroutable nets such as driverless and loadless.
[2025-04-18 03:37:13,190]   Run report_route_status for detailed report.
[2025-04-18 03:37:13,190]   Number of Failed Nets               = 0
[2025-04-18 03:37:13,190]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-04-18 03:37:13,190]   Number of Unrouted Nets             = 0
[2025-04-18 03:37:13,190]   Number of Partially Routed Nets     = 0
[2025-04-18 03:37:13,190]   Number of Node Overlaps             = 0
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Phase 7 Route finalize | Checksum: 196bd2228
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2889.895 ; gain = 14.660 ; free physical = 5006 ; free virtual = 11430
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Phase 8 Verifying routed nets
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190]  Verification completed successfully
[2025-04-18 03:37:13,190] Phase 8 Verifying routed nets | Checksum: 196bd2228
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2889.895 ; gain = 14.660 ; free physical = 5005 ; free virtual = 11429
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,190] Phase 9 Depositing Routes
[2025-04-18 03:37:13,190] Phase 9 Depositing Routes | Checksum: 19dd37dbd
[2025-04-18 03:37:13,190] 
[2025-04-18 03:37:13,191] Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2905.902 ; gain = 30.668 ; free physical = 5005 ; free virtual = 11429
[2025-04-18 03:37:13,191] 
[2025-04-18 03:37:13,191] Phase 10 Post Router Timing
[2025-04-18 03:37:13,191] INFO: [Route 35-57] Estimated Timing Summary | WNS=1.074  | TNS=0.000  | WHS=0.097  | THS=0.000  |
[2025-04-18 03:37:13,191] 
[2025-04-18 03:37:13,191] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2025-04-18 03:37:13,191] Phase 10 Post Router Timing | Checksum: 19dd37dbd
[2025-04-18 03:37:13,191] 
[2025-04-18 03:37:13,191] Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 2905.902 ; gain = 30.668 ; free physical = 5004 ; free virtual = 11429
[2025-04-18 03:37:13,191] INFO: [Route 35-16] Router Completed Successfully
[2025-04-18 03:37:13,191] 
[2025-04-18 03:37:13,191] Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 2905.902 ; gain = 30.668 ; free physical = 5039 ; free virtual = 11463
[2025-04-18 03:37:13,191] 
[2025-04-18 03:37:13,191] Routing Is Done.
[2025-04-18 03:37:13,191] INFO: [Common 17-83] Releasing license: Implementation
[2025-04-18 03:37:13,191] 91 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-04-18 03:37:13,191] route_design completed successfully
[2025-04-18 03:37:13,191] route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 2905.902 ; gain = 30.668 ; free physical = 5037 ; free virtual = 11461
[2025-04-18 03:37:13,191] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-04-18 03:37:13,191] Writing XDEF routing.
[2025-04-18 03:37:13,191] Writing XDEF routing logical nets.
[2025-04-18 03:37:13,191] Writing XDEF routing special nets.
[2025-04-18 03:37:13,191] Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2905.902 ; gain = 0.000 ; free physical = 5023 ; free virtual = 11460
[2025-04-18 03:37:13,191] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2025-04-18 03:37:13,191] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-04-18 03:37:13,191] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-04-18 03:37:13,191] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2025-04-18 03:37:13,191] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-04-18 03:37:13,191] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2025-04-18 03:37:13,191] report_drc completed successfully
[2025-04-18 03:37:13,191] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-04-18 03:37:13,191] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-04-18 03:37:13,191] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-04-18 03:37:13,191] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-04-18 03:37:13,191] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-04-18 03:37:13,191] INFO: [DRC 23-133] Running Methodology with 8 threads
[2025-04-18 03:37:13,191] INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_squowedri/synth_out_of_context_ox5z_dx5/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2025-04-18 03:37:13,191] report_methodology completed successfully
[2025-04-18 03:37:13,191] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-04-18 03:37:13,191] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-04-18 03:37:13,191] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-04-18 03:37:13,191] Running Vector-less Activity Propagation...
[2025-04-18 03:37:13,191] 
[2025-04-18 03:37:13,191] Finished Running Vector-less Activity Propagation
[2025-04-18 03:37:13,191] 103 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-04-18 03:37:13,191] report_power completed successfully
[2025-04-18 03:37:13,191] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2025-04-18 03:37:13,191] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2025-04-18 03:37:13,191] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
[2025-04-18 03:37:13,191] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-04-18 03:37:13,191] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2025-04-18 03:37:13,191] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2025-04-18 03:37:13,191] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2025-04-18 03:37:13,191] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2025-04-18 03:37:13,191] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
[2025-04-18 03:37:13,191] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-04-18 03:37:13,191] INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 03:36:32 2025...
[2025-04-18 03:37:13,191] [Fri Apr 18 03:36:38 2025] impl_1 finished
[2025-04-18 03:37:13,191] wait_on_runs: Time (s): cpu = 00:01:31 ; elapsed = 00:04:29 . Memory (MB): peak = 1308.445 ; gain = 0.000 ; free physical = 6854 ; free virtual = 13288
[2025-04-18 03:37:13,191] # open_run impl_1
[2025-04-18 03:37:13,191] INFO: [Device 21-403] Loading part xc7z020clg400-1
[2025-04-18 03:37:13,192] Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1596.754 ; gain = 0.000 ; free physical = 6473 ; free virtual = 12908
[2025-04-18 03:37:13,192] INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
[2025-04-18 03:37:13,192] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2025-04-18 03:37:13,192] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-04-18 03:37:13,192] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-04-18 03:37:13,192] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2025-04-18 03:37:13,192] INFO: [Timing 38-479] Binary timing data restore complete.
[2025-04-18 03:37:13,192] INFO: [Project 1-856] Restoring constraints from binary archive.
[2025-04-18 03:37:13,192] INFO: [Project 1-853] Binary constraint restore complete.
[2025-04-18 03:37:13,192] Reading XDEF placement.
[2025-04-18 03:37:13,192] Reading placer database...
[2025-04-18 03:37:13,192] Reading XDEF routing.
[2025-04-18 03:37:13,192] Read XDEF Files: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2255.980 ; gain = 3.969 ; free physical = 5866 ; free virtual = 12301
[2025-04-18 03:37:13,192] Restored from archive | CPU: 1.000000 secs | Memory: 11.846504 MB |
[2025-04-18 03:37:13,192] Finished XDEF File Restore: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2255.980 ; gain = 3.969 ; free physical = 5866 ; free virtual = 12301
[2025-04-18 03:37:13,192] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2255.980 ; gain = 0.000 ; free physical = 5866 ; free virtual = 12301
[2025-04-18 03:37:13,192] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-04-18 03:37:13,192] No Unisim elements were transformed.
[2025-04-18 03:37:13,192] 
[2025-04-18 03:37:13,192] open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2255.980 ; gain = 947.535 ; free physical = 5866 ; free virtual = 12301
[2025-04-18 03:37:13,192] # report_utilization
[2025-04-18 03:37:13,192] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-04-18 03:37:13,192] ------------------------------------------------------------------------------------
[2025-04-18 03:37:13,192] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-04-18 03:37:13,192] | Date         : Fri Apr 18 03:37:07 2025
[2025-04-18 03:37:13,192] | Host         : finn_dev_squowedri running 64-bit Ubuntu 22.04.1 LTS
[2025-04-18 03:37:13,192] | Command      : report_utilization
[2025-04-18 03:37:13,192] | Design       : finn_design_wrapper
[2025-04-18 03:37:13,192] | Device       : xc7z020clg400-1
[2025-04-18 03:37:13,192] | Speed File   : -1
[2025-04-18 03:37:13,192] | Design State : Routed
[2025-04-18 03:37:13,192] ------------------------------------------------------------------------------------
[2025-04-18 03:37:13,192] 
[2025-04-18 03:37:13,192] Utilization Design Information
[2025-04-18 03:37:13,192] 
[2025-04-18 03:37:13,192] Table of Contents
[2025-04-18 03:37:13,192] -----------------
[2025-04-18 03:37:13,192] 1. Slice Logic
[2025-04-18 03:37:13,192] 1.1 Summary of Registers by Type
[2025-04-18 03:37:13,192] 2. Slice Logic Distribution
[2025-04-18 03:37:13,192] 3. Memory
[2025-04-18 03:37:13,192] 4. DSP
[2025-04-18 03:37:13,192] 5. IO and GT Specific
[2025-04-18 03:37:13,192] 6. Clocking
[2025-04-18 03:37:13,192] 7. Specific Feature
[2025-04-18 03:37:13,192] 8. Primitives
[2025-04-18 03:37:13,192] 9. Black Boxes
[2025-04-18 03:37:13,192] 10. Instantiated Netlists
[2025-04-18 03:37:13,192] 
[2025-04-18 03:37:13,192] 1. Slice Logic
[2025-04-18 03:37:13,192] --------------
[2025-04-18 03:37:13,192] 
[2025-04-18 03:37:13,192] +----------------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,192] |          Site Type         | Used | Fixed | Prohibited | Available | Util% |
[2025-04-18 03:37:13,192] +----------------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,192] | Slice LUTs                 | 3786 |     0 |          0 |     53200 |  7.12 |
[2025-04-18 03:37:13,192] |   LUT as Logic             | 3785 |     0 |          0 |     53200 |  7.11 |
[2025-04-18 03:37:13,192] |   LUT as Memory            |    1 |     0 |          0 |     17400 | <0.01 |
[2025-04-18 03:37:13,192] |     LUT as Distributed RAM |    0 |     0 |            |           |       |
[2025-04-18 03:37:13,192] |     LUT as Shift Register  |    1 |     0 |            |           |       |
[2025-04-18 03:37:13,192] | Slice Registers            | 5901 |     0 |          0 |    106400 |  5.55 |
[2025-04-18 03:37:13,192] |   Register as Flip Flop    | 5901 |     0 |          0 |    106400 |  5.55 |
[2025-04-18 03:37:13,192] |   Register as Latch        |    0 |     0 |          0 |    106400 |  0.00 |
[2025-04-18 03:37:13,193] | F7 Muxes                   |   98 |     0 |          0 |     26600 |  0.37 |
[2025-04-18 03:37:13,193] | F8 Muxes                   |    0 |     0 |          0 |     13300 |  0.00 |
[2025-04-18 03:37:13,193] +----------------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,193] * Warning! LUT value is adjusted to account for LUT combining.
[2025-04-18 03:37:13,193] 
[2025-04-18 03:37:13,193] 
[2025-04-18 03:37:13,193] 1.1 Summary of Registers by Type
[2025-04-18 03:37:13,193] --------------------------------
[2025-04-18 03:37:13,193] 
[2025-04-18 03:37:13,193] +-------+--------------+-------------+--------------+
[2025-04-18 03:37:13,193] | Total | Clock Enable | Synchronous | Asynchronous |
[2025-04-18 03:37:13,193] +-------+--------------+-------------+--------------+
[2025-04-18 03:37:13,193] | 0     |            _ |           - |            - |
[2025-04-18 03:37:13,193] | 0     |            _ |           - |          Set |
[2025-04-18 03:37:13,193] | 0     |            _ |           - |        Reset |
[2025-04-18 03:37:13,193] | 0     |            _ |         Set |            - |
[2025-04-18 03:37:13,193] | 0     |            _ |       Reset |            - |
[2025-04-18 03:37:13,193] | 0     |          Yes |           - |            - |
[2025-04-18 03:37:13,193] | 0     |          Yes |           - |          Set |
[2025-04-18 03:37:13,193] | 0     |          Yes |           - |        Reset |
[2025-04-18 03:37:13,193] | 33    |          Yes |         Set |            - |
[2025-04-18 03:37:13,193] | 5868  |          Yes |       Reset |            - |
[2025-04-18 03:37:13,193] +-------+--------------+-------------+--------------+
[2025-04-18 03:37:13,193] 
[2025-04-18 03:37:13,193] 
[2025-04-18 03:37:13,193] 2. Slice Logic Distribution
[2025-04-18 03:37:13,193] ---------------------------
[2025-04-18 03:37:13,193] 
[2025-04-18 03:37:13,193] +--------------------------------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,193] |                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
[2025-04-18 03:37:13,193] +--------------------------------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,193] | Slice                                      | 1854 |     0 |          0 |     13300 | 13.94 |
[2025-04-18 03:37:13,193] |   SLICEL                                   | 1156 |     0 |            |           |       |
[2025-04-18 03:37:13,193] |   SLICEM                                   |  698 |     0 |            |           |       |
[2025-04-18 03:37:13,193] | LUT as Logic                               | 3785 |     0 |          0 |     53200 |  7.11 |
[2025-04-18 03:37:13,193] |   using O5 output only                     |    0 |       |            |           |       |
[2025-04-18 03:37:13,193] |   using O6 output only                     | 2922 |       |            |           |       |
[2025-04-18 03:37:13,193] |   using O5 and O6                          |  863 |       |            |           |       |
[2025-04-18 03:37:13,193] | LUT as Memory                              |    1 |     0 |          0 |     17400 | <0.01 |
[2025-04-18 03:37:13,193] |   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
[2025-04-18 03:37:13,193] |   LUT as Shift Register                    |    1 |     0 |            |           |       |
[2025-04-18 03:37:13,193] |     using O5 output only                   |    0 |       |            |           |       |
[2025-04-18 03:37:13,193] |     using O6 output only                   |    1 |       |            |           |       |
[2025-04-18 03:37:13,193] |     using O5 and O6                        |    0 |       |            |           |       |
[2025-04-18 03:37:13,193] | Slice Registers                            | 5901 |     0 |          0 |    106400 |  5.55 |
[2025-04-18 03:37:13,193] |   Register driven from within the Slice    | 2034 |       |            |           |       |
[2025-04-18 03:37:13,193] |   Register driven from outside the Slice   | 3867 |       |            |           |       |
[2025-04-18 03:37:13,193] |     LUT in front of the register is unused | 2897 |       |            |           |       |
[2025-04-18 03:37:13,193] |     LUT in front of the register is used   |  970 |       |            |           |       |
[2025-04-18 03:37:13,193] | Unique Control Sets                        |  118 |       |          0 |     13300 |  0.89 |
[2025-04-18 03:37:13,193] +--------------------------------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,193] * * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.
[2025-04-18 03:37:13,193] 
[2025-04-18 03:37:13,193] 
[2025-04-18 03:37:13,193] 3. Memory
[2025-04-18 03:37:13,193] ---------
[2025-04-18 03:37:13,193] 
[2025-04-18 03:37:13,193] +-------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,193] |     Site Type     | Used | Fixed | Prohibited | Available | Util% |
[2025-04-18 03:37:13,193] +-------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,193] | Block RAM Tile    | 13.5 |     0 |          0 |       140 |  9.64 |
[2025-04-18 03:37:13,193] |   RAMB36/FIFO*    |   13 |     0 |          0 |       140 |  9.29 |
[2025-04-18 03:37:13,194] |     RAMB36E1 only |   13 |       |            |           |       |
[2025-04-18 03:37:13,194] |   RAMB18          |    1 |     0 |          0 |       280 |  0.36 |
[2025-04-18 03:37:13,194] |     RAMB18E1 only |    1 |       |            |           |       |
[2025-04-18 03:37:13,194] +-------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,194] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] 4. DSP
[2025-04-18 03:37:13,194] ------
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] +-----------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,194] | Site Type | Used | Fixed | Prohibited | Available | Util% |
[2025-04-18 03:37:13,194] +-----------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,194] | DSPs      |    0 |     0 |          0 |       220 |  0.00 |
[2025-04-18 03:37:13,194] +-----------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] 5. IO and GT Specific
[2025-04-18 03:37:13,194] ---------------------
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] +-----------------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,194] |          Site Type          | Used | Fixed | Prohibited | Available | Util% |
[2025-04-18 03:37:13,194] +-----------------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,194] | Bonded IOB                  |    0 |     0 |          0 |       125 |  0.00 |
[2025-04-18 03:37:13,194] | Bonded IPADs                |    0 |     0 |          0 |         2 |  0.00 |
[2025-04-18 03:37:13,194] | Bonded IOPADs               |    0 |     0 |          0 |       130 |  0.00 |
[2025-04-18 03:37:13,194] | PHY_CONTROL                 |    0 |     0 |          0 |         4 |  0.00 |
[2025-04-18 03:37:13,194] | PHASER_REF                  |    0 |     0 |          0 |         4 |  0.00 |
[2025-04-18 03:37:13,194] | OUT_FIFO                    |    0 |     0 |          0 |        16 |  0.00 |
[2025-04-18 03:37:13,194] | IN_FIFO                     |    0 |     0 |          0 |        16 |  0.00 |
[2025-04-18 03:37:13,194] | IDELAYCTRL                  |    0 |     0 |          0 |         4 |  0.00 |
[2025-04-18 03:37:13,194] | IBUFDS                      |    0 |     0 |          0 |       121 |  0.00 |
[2025-04-18 03:37:13,194] | PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        16 |  0.00 |
[2025-04-18 03:37:13,194] | PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        16 |  0.00 |
[2025-04-18 03:37:13,194] | IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       200 |  0.00 |
[2025-04-18 03:37:13,194] | ILOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
[2025-04-18 03:37:13,194] | OLOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
[2025-04-18 03:37:13,194] +-----------------------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] 6. Clocking
[2025-04-18 03:37:13,194] -----------
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] +------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,194] |  Site Type | Used | Fixed | Prohibited | Available | Util% |
[2025-04-18 03:37:13,194] +------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,194] | BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
[2025-04-18 03:37:13,194] | BUFIO      |    0 |     0 |          0 |        16 |  0.00 |
[2025-04-18 03:37:13,194] | MMCME2_ADV |    0 |     0 |          0 |         4 |  0.00 |
[2025-04-18 03:37:13,194] | PLLE2_ADV  |    0 |     0 |          0 |         4 |  0.00 |
[2025-04-18 03:37:13,194] | BUFMRCE    |    0 |     0 |          0 |         8 |  0.00 |
[2025-04-18 03:37:13,194] | BUFHCE     |    0 |     0 |          0 |        72 |  0.00 |
[2025-04-18 03:37:13,194] | BUFR       |    0 |     0 |          0 |        16 |  0.00 |
[2025-04-18 03:37:13,194] +------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] 7. Specific Feature
[2025-04-18 03:37:13,194] -------------------
[2025-04-18 03:37:13,194] 
[2025-04-18 03:37:13,194] +-------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,194] |  Site Type  | Used | Fixed | Prohibited | Available | Util% |
[2025-04-18 03:37:13,194] +-------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,195] | BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
[2025-04-18 03:37:13,195] | CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
[2025-04-18 03:37:13,195] | DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
[2025-04-18 03:37:13,195] | EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
[2025-04-18 03:37:13,195] | FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
[2025-04-18 03:37:13,195] | ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
[2025-04-18 03:37:13,195] | STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
[2025-04-18 03:37:13,195] | XADC        |    0 |     0 |          0 |         1 |  0.00 |
[2025-04-18 03:37:13,195] +-------------+------+-------+------------+-----------+-------+
[2025-04-18 03:37:13,195] 
[2025-04-18 03:37:13,195] 
[2025-04-18 03:37:13,195] 8. Primitives
[2025-04-18 03:37:13,195] -------------
[2025-04-18 03:37:13,195] 
[2025-04-18 03:37:13,195] +----------+------+---------------------+
[2025-04-18 03:37:13,195] | Ref Name | Used | Functional Category |
[2025-04-18 03:37:13,195] +----------+------+---------------------+
[2025-04-18 03:37:13,195] | FDRE     | 5868 |        Flop & Latch |
[2025-04-18 03:37:13,195] | LUT6     | 1623 |                 LUT |
[2025-04-18 03:37:13,195] | LUT3     | 1534 |                 LUT |
[2025-04-18 03:37:13,195] | LUT5     |  672 |                 LUT |
[2025-04-18 03:37:13,195] | LUT4     |  431 |                 LUT |
[2025-04-18 03:37:13,195] | LUT2     |  367 |                 LUT |
[2025-04-18 03:37:13,195] | CARRY4   |  212 |          CarryLogic |
[2025-04-18 03:37:13,195] | MUXF7    |   98 |               MuxFx |
[2025-04-18 03:37:13,195] | FDSE     |   33 |        Flop & Latch |
[2025-04-18 03:37:13,195] | LUT1     |   21 |                 LUT |
[2025-04-18 03:37:13,195] | RAMB36E1 |   13 |        Block Memory |
[2025-04-18 03:37:13,195] | SRLC32E  |    1 |  Distributed Memory |
[2025-04-18 03:37:13,195] | RAMB18E1 |    1 |        Block Memory |
[2025-04-18 03:37:13,195] +----------+------+---------------------+
[2025-04-18 03:37:13,195] 
[2025-04-18 03:37:13,195] 
[2025-04-18 03:37:13,195] 9. Black Boxes
[2025-04-18 03:37:13,195] --------------
[2025-04-18 03:37:13,195] 
[2025-04-18 03:37:13,195] +----------+------+
[2025-04-18 03:37:13,195] | Ref Name | Used |
[2025-04-18 03:37:13,195] +----------+------+
[2025-04-18 03:37:13,195] 
[2025-04-18 03:37:13,195] 
[2025-04-18 03:37:13,195] 10. Instantiated Netlists
[2025-04-18 03:37:13,195] -------------------------
[2025-04-18 03:37:13,195] 
[2025-04-18 03:37:13,195] +----------+------+
[2025-04-18 03:37:13,195] | Ref Name | Used |
[2025-04-18 03:37:13,195] +----------+------+
[2025-04-18 03:37:13,195] 
[2025-04-18 03:37:13,195] 
[2025-04-18 03:37:13,195] # report_timing
[2025-04-18 03:37:13,195] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
[2025-04-18 03:37:13,195] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-04-18 03:37:13,195] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-04-18 03:37:13,195] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-04-18 03:37:13,195] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2025-04-18 03:37:13,195] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-04-18 03:37:13,195] ------------------------------------------------------------------------------------
[2025-04-18 03:37:13,195] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-04-18 03:37:13,195] | Date         : Fri Apr 18 03:37:09 2025
[2025-04-18 03:37:13,195] | Host         : finn_dev_squowedri running 64-bit Ubuntu 22.04.1 LTS
[2025-04-18 03:37:13,196] | Command      : report_timing
[2025-04-18 03:37:13,196] | Design       : finn_design_wrapper
[2025-04-18 03:37:13,196] | Device       : 7z020-clg400
[2025-04-18 03:37:13,196] | Speed File   : -1  PRODUCTION 1.12 2019-11-22
[2025-04-18 03:37:13,196] ------------------------------------------------------------------------------------
[2025-04-18 03:37:13,196] 
[2025-04-18 03:37:13,196] Timing Report
[2025-04-18 03:37:13,196] 
[2025-04-18 03:37:13,196] Slack (MET) :             1.045ns  (required time - arrival time)
[2025-04-18 03:37:13,196]   Source:                 finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/C
[2025-04-18 03:37:13,196]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-04-18 03:37:13,196]   Destination:            finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_1748_reg[10]/R
[2025-04-18 03:37:13,196]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-04-18 03:37:13,196]   Path Group:             ap_clk
[2025-04-18 03:37:13,196]   Path Type:              Setup (Max at Slow Process Corner)
[2025-04-18 03:37:13,196]   Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
[2025-04-18 03:37:13,196]   Data Path Delay:        8.145ns  (logic 3.098ns (38.038%)  route 5.047ns (61.962%))
[2025-04-18 03:37:13,196]   Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=2 LUT5=1)
[2025-04-18 03:37:13,196]   Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
[2025-04-18 03:37:13,196]     Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 )
[2025-04-18 03:37:13,196]     Source Clock Delay      (SCD):    0.973ns
[2025-04-18 03:37:13,196]     Clock Pessimism Removal (CPR):    0.000ns
[2025-04-18 03:37:13,196]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2025-04-18 03:37:13,196]     Total System Jitter     (TSJ):    0.071ns
[2025-04-18 03:37:13,196]     Total Input Jitter      (TIJ):    0.000ns
[2025-04-18 03:37:13,196]     Discrete Jitter          (DJ):    0.000ns
[2025-04-18 03:37:13,196]     Phase Error              (PE):    0.000ns
[2025-04-18 03:37:13,196] 
[2025-04-18 03:37:13,196]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2025-04-18 03:37:13,196]   -------------------------------------------------------------------    -------------------
[2025-04-18 03:37:13,196]                          (clock ap_clk rise edge)     0.000     0.000 r
[2025-04-18 03:37:13,196]                                                       0.000     0.000 r  ap_clk (IN)
[2025-04-18 03:37:13,196]                          net (fo=5928, unset)         0.973     0.973    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/ap_clk
[2025-04-18 03:37:13,196]     SLICE_X18Y25         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/C
[2025-04-18 03:37:13,196]   -------------------------------------------------------------------    -------------------
[2025-04-18 03:37:13,196]     SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/Q
[2025-04-18 03:37:13,196]                          net (fo=92, routed)          1.385     2.876    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg
[2025-04-18 03:37:13,196]     SLICE_X17Y11         LUT3 (Prop_lut3_I2_O)        0.150     3.026 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748[4]_i_2/O
[2025-04-18 03:37:13,196]                          net (fo=109, routed)         0.595     3.620    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[2]_0[0]
[2025-04-18 03:37:13,196]     SLICE_X16Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
[2025-04-18 03:37:13,196]                                                       0.803     4.423 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[4]_i_1/CO[3]
[2025-04-18 03:37:13,196]                          net (fo=1, routed)           0.000     4.423    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[4]_i_1_n_3
[2025-04-18 03:37:13,196]     SLICE_X16Y11         CARRY4 (Prop_carry4_CI_CO[3])
[2025-04-18 03:37:13,196]                                                       0.117     4.540 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[8]_i_1/CO[3]
[2025-04-18 03:37:13,196]                          net (fo=1, routed)           0.000     4.540    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[8]_i_1_n_3
[2025-04-18 03:37:13,196]     SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
[2025-04-18 03:37:13,196]                                                       0.117     4.657 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[12]_i_1/CO[3]
[2025-04-18 03:37:13,196]                          net (fo=1, routed)           0.000     4.657    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[12]_i_1_n_3
[2025-04-18 03:37:13,196]     SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
[2025-04-18 03:37:13,196]                                                       0.117     4.774 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[16]_i_1/CO[3]
[2025-04-18 03:37:13,196]                          net (fo=1, routed)           0.000     4.774    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[16]_i_1_n_3
[2025-04-18 03:37:13,196]     SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
[2025-04-18 03:37:13,197]                                                       0.117     4.891 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[20]_i_1/CO[3]
[2025-04-18 03:37:13,197]                          net (fo=1, routed)           0.000     4.891    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[20]_i_1_n_3
[2025-04-18 03:37:13,197]     SLICE_X16Y15         CARRY4 (Prop_carry4_CI_CO[3])
[2025-04-18 03:37:13,197]                                                       0.117     5.008 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[24]_i_1/CO[3]
[2025-04-18 03:37:13,197]                          net (fo=1, routed)           0.000     5.008    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[24]_i_1_n_3
[2025-04-18 03:37:13,197]     SLICE_X16Y16         CARRY4 (Prop_carry4_CI_CO[3])
[2025-04-18 03:37:13,197]                                                       0.117     5.125 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[28]_i_1/CO[3]
[2025-04-18 03:37:13,197]                          net (fo=1, routed)           0.000     5.125    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[28]_i_1_n_3
[2025-04-18 03:37:13,197]     SLICE_X16Y17         CARRY4 (Prop_carry4_CI_O[0])
[2025-04-18 03:37:13,197]                                                       0.232     5.357 f  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748_reg[31]_i_3/O[0]
[2025-04-18 03:37:13,197]                          net (fo=2, routed)           0.689     6.046    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_2_fu_24365_p2[29]
[2025-04-18 03:37:13,197]     SLICE_X18Y12         LUT4 (Prop_lut4_I2_O)        0.295     6.341 f  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/icmp_ln290_reg_30016[0]_i_6/O
[2025-04-18 03:37:13,197]                          net (fo=1, routed)           0.282     6.623    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_30016_reg[0]_2
[2025-04-18 03:37:13,197]     SLICE_X18Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.747 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_30016[0]_i_2/O
[2025-04-18 03:37:13,197]                          net (fo=1, routed)           0.689     7.436    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_30016[0]_i_2_n_3
[2025-04-18 03:37:13,197]     SLICE_X17Y15         LUT4 (Prop_lut4_I0_O)        0.124     7.560 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln290_reg_30016[0]_i_1/O
[2025-04-18 03:37:13,197]                          net (fo=7, routed)           0.670     8.231    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln290_fu_24371_p2
[2025-04-18 03:37:13,197]     SLICE_X17Y16         LUT3 (Prop_lut3_I1_O)        0.150     8.381 r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/sf_fu_1748[31]_i_1/O
[2025-04-18 03:37:13,197]                          net (fo=32, routed)          0.737     9.118    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_1748
[2025-04-18 03:37:13,197]     SLICE_X16Y12         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_1748_reg[10]/R
[2025-04-18 03:37:13,197]   -------------------------------------------------------------------    -------------------
[2025-04-18 03:37:13,197] 
[2025-04-18 03:37:13,197]                          (clock ap_clk rise edge)    10.000    10.000 r
[2025-04-18 03:37:13,197]                                                       0.000    10.000 r  ap_clk (IN)
[2025-04-18 03:37:13,197]                          net (fo=5928, unset)         0.924    10.924    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
[2025-04-18 03:37:13,197]     SLICE_X16Y12         FDRE                                         r  finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_1748_reg[10]/C
[2025-04-18 03:37:13,197]                          clock pessimism              0.000    10.924
[2025-04-18 03:37:13,197]                          clock uncertainty           -0.035    10.889
[2025-04-18 03:37:13,197]     SLICE_X16Y12         FDRE (Setup_fdre_C_R)       -0.726    10.163    finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sf_fu_1748_reg[10]
[2025-04-18 03:37:13,197]   -------------------------------------------------------------------
[2025-04-18 03:37:13,197]                          required time                         10.163
[2025-04-18 03:37:13,197]                          arrival time                          -9.118
[2025-04-18 03:37:13,197]   -------------------------------------------------------------------
[2025-04-18 03:37:13,197]                          slack                                  1.045
[2025-04-18 03:37:13,197] 
[2025-04-18 03:37:13,197] 
[2025-04-18 03:37:13,197] 
[2025-04-18 03:37:13,197] 
[2025-04-18 03:37:13,197] # report_power
[2025-04-18 03:37:13,197] Command: report_power
[2025-04-18 03:37:13,197] Running Vector-less Activity Propagation...
[2025-04-18 03:37:13,197] 
[2025-04-18 03:37:13,197] Finished Running Vector-less Activity Propagation
[2025-04-18 03:37:13,197] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-04-18 03:37:13,197] ----------------------------------------------------------------------------------------
[2025-04-18 03:37:13,197] | Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-04-18 03:37:13,197] | Date             : Fri Apr 18 03:37:10 2025
[2025-04-18 03:37:13,197] | Host             : finn_dev_squowedri running 64-bit Ubuntu 22.04.1 LTS
[2025-04-18 03:37:13,197] | Command          : report_power
[2025-04-18 03:37:13,197] | Design           : finn_design_wrapper
[2025-04-18 03:37:13,197] | Device           : xc7z020clg400-1
[2025-04-18 03:37:13,197] | Design State     : routed
[2025-04-18 03:37:13,197] | Grade            : commercial
[2025-04-18 03:37:13,197] | Process          : typical
[2025-04-18 03:37:13,197] | Characterization : Production
[2025-04-18 03:37:13,197] ----------------------------------------------------------------------------------------
[2025-04-18 03:37:13,197] 
[2025-04-18 03:37:13,197] Power Report
[2025-04-18 03:37:13,197] 
[2025-04-18 03:37:13,197] Table of Contents
[2025-04-18 03:37:13,197] -----------------
[2025-04-18 03:37:13,198] 1. Summary
[2025-04-18 03:37:13,198] 1.1 On-Chip Components
[2025-04-18 03:37:13,198] 1.2 Power Supply Summary
[2025-04-18 03:37:13,198] 1.3 Confidence Level
[2025-04-18 03:37:13,198] 2. Settings
[2025-04-18 03:37:13,198] 2.1 Environment
[2025-04-18 03:37:13,198] 2.2 Clock Constraints
[2025-04-18 03:37:13,198] 3. Detailed Reports
[2025-04-18 03:37:13,198] 3.1 By Hierarchy
[2025-04-18 03:37:13,198] 
[2025-04-18 03:37:13,198] 1. Summary
[2025-04-18 03:37:13,198] ----------
[2025-04-18 03:37:13,198] 
[2025-04-18 03:37:13,198] +--------------------------+--------------+
[2025-04-18 03:37:13,198] | Total On-Chip Power (W)  | 0.255        |
[2025-04-18 03:37:13,198] | Design Power Budget (W)  | Unspecified* |
[2025-04-18 03:37:13,198] | Power Budget Margin (W)  | NA           |
[2025-04-18 03:37:13,198] | Dynamic (W)              | 0.150        |
[2025-04-18 03:37:13,198] | Device Static (W)        | 0.106        |
[2025-04-18 03:37:13,198] | Effective TJA (C/W)      | 11.5         |
[2025-04-18 03:37:13,198] | Max Ambient (C)          | 82.1         |
[2025-04-18 03:37:13,198] | Junction Temperature (C) | 27.9         |
[2025-04-18 03:37:13,198] | Confidence Level         | Medium       |
[2025-04-18 03:37:13,198] | Setting File             | ---          |
[2025-04-18 03:37:13,198] | Simulation Activity File | ---          |
[2025-04-18 03:37:13,198] | Design Nets Matched      | NA           |
[2025-04-18 03:37:13,198] +--------------------------+--------------+
[2025-04-18 03:37:13,198] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2025-04-18 03:37:13,198] 
[2025-04-18 03:37:13,198] 
[2025-04-18 03:37:13,198] 1.1 On-Chip Components
[2025-04-18 03:37:13,198] ----------------------
[2025-04-18 03:37:13,198] 
[2025-04-18 03:37:13,198] +-------------------------+-----------+----------+-----------+-----------------+
[2025-04-18 03:37:13,198] | On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
[2025-04-18 03:37:13,198] +-------------------------+-----------+----------+-----------+-----------------+
[2025-04-18 03:37:13,198] | Clocks                  |     0.023 |        3 |       --- |             --- |
[2025-04-18 03:37:13,198] | Slice Logic             |     0.040 |    10963 |       --- |             --- |
[2025-04-18 03:37:13,198] |   LUT as Logic          |     0.037 |     3785 |     53200 |            7.11 |
[2025-04-18 03:37:13,198] |   Register              |     0.002 |     5901 |    106400 |            5.55 |
[2025-04-18 03:37:13,198] |   CARRY4                |    <0.001 |      212 |     13300 |            1.59 |
[2025-04-18 03:37:13,198] |   F7/F8 Muxes           |    <0.001 |       98 |     53200 |            0.18 |
[2025-04-18 03:37:13,198] |   LUT as Shift Register |    <0.001 |        1 |     17400 |           <0.01 |
[2025-04-18 03:37:13,198] |   Others                |     0.000 |      103 |       --- |             --- |
[2025-04-18 03:37:13,198] | Signals                 |     0.042 |     9777 |       --- |             --- |
[2025-04-18 03:37:13,198] | Block RAM               |     0.045 |     13.5 |       140 |            9.64 |
[2025-04-18 03:37:13,198] | Static Power            |     0.106 |          |           |                 |
[2025-04-18 03:37:13,198] | Total                   |     0.255 |          |           |                 |
[2025-04-18 03:37:13,198] +-------------------------+-----------+----------+-----------+-----------------+
[2025-04-18 03:37:13,198] 
[2025-04-18 03:37:13,198] 
[2025-04-18 03:37:13,198] 1.2 Power Supply Summary
[2025-04-18 03:37:13,198] ------------------------
[2025-04-18 03:37:13,198] 
[2025-04-18 03:37:13,198] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-04-18 03:37:13,198] | Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
[2025-04-18 03:37:13,198] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-04-18 03:37:13,198] | Vccint    |       1.000 |     0.154 |       0.146 |      0.008 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,198] | Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,198] | Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,198] | Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,198] | Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,198] | Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] | Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
[2025-04-18 03:37:13,199] +-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] 1.3 Confidence Level
[2025-04-18 03:37:13,199] --------------------
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-04-18 03:37:13,199] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2025-04-18 03:37:13,199] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-04-18 03:37:13,199] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2025-04-18 03:37:13,199] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2025-04-18 03:37:13,199] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2025-04-18 03:37:13,199] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2025-04-18 03:37:13,199] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2025-04-18 03:37:13,199] |                             |            |                                                |                                                                                                            |
[2025-04-18 03:37:13,199] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2025-04-18 03:37:13,199] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] 2. Settings
[2025-04-18 03:37:13,199] -----------
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] 2.1 Environment
[2025-04-18 03:37:13,199] ---------------
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] +-----------------------+------------------------+
[2025-04-18 03:37:13,199] | Ambient Temp (C)      | 25.0                   |
[2025-04-18 03:37:13,199] | ThetaJA (C/W)         | 11.5                   |
[2025-04-18 03:37:13,199] | Airflow (LFM)         | 250                    |
[2025-04-18 03:37:13,199] | Heat Sink             | none                   |
[2025-04-18 03:37:13,199] | ThetaSA (C/W)         | 0.0                    |
[2025-04-18 03:37:13,199] | Board Selection       | medium (10"x10")       |
[2025-04-18 03:37:13,199] | # of Board Layers     | 8to11 (8 to 11 Layers) |
[2025-04-18 03:37:13,199] | Board Temperature (C) | 25.0                   |
[2025-04-18 03:37:13,199] +-----------------------+------------------------+
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] 2.2 Clock Constraints
[2025-04-18 03:37:13,199] ---------------------
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] +--------+--------+-----------------+
[2025-04-18 03:37:13,199] | Clock  | Domain | Constraint (ns) |
[2025-04-18 03:37:13,199] +--------+--------+-----------------+
[2025-04-18 03:37:13,199] | ap_clk | ap_clk |            10.0 |
[2025-04-18 03:37:13,199] +--------+--------+-----------------+
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] 
[2025-04-18 03:37:13,199] 3. Detailed Reports
[2025-04-18 03:37:13,200] -------------------
[2025-04-18 03:37:13,200] 
[2025-04-18 03:37:13,200] 3.1 By Hierarchy
[2025-04-18 03:37:13,200] ----------------
[2025-04-18 03:37:13,200] 
[2025-04-18 03:37:13,200] +------------------------+-----------+
[2025-04-18 03:37:13,200] | Name                   | Power (W) |
[2025-04-18 03:37:13,200] +------------------------+-----------+
[2025-04-18 03:37:13,200] | finn_design_wrapper    |     0.150 |
[2025-04-18 03:37:13,200] |   finn_design_i        |     0.150 |
[2025-04-18 03:37:13,200] |     MVAU_hls_0         |     0.115 |
[2025-04-18 03:37:13,200] |       MVAU_hls_0       |     0.072 |
[2025-04-18 03:37:13,200] |       MVAU_hls_0_wstrm |     0.043 |
[2025-04-18 03:37:13,200] |     MVAU_hls_1         |     0.013 |
[2025-04-18 03:37:13,200] |       MVAU_hls_1       |     0.009 |
[2025-04-18 03:37:13,200] |       MVAU_hls_1_wstrm |     0.004 |
[2025-04-18 03:37:13,200] |     MVAU_hls_2         |     0.013 |
[2025-04-18 03:37:13,200] |       MVAU_hls_2       |     0.009 |
[2025-04-18 03:37:13,200] |       MVAU_hls_2_wstrm |     0.004 |
[2025-04-18 03:37:13,200] |     MVAU_hls_3         |     0.005 |
[2025-04-18 03:37:13,200] |       MVAU_hls_3       |     0.003 |
[2025-04-18 03:37:13,200] |       MVAU_hls_3_wstrm |     0.001 |
[2025-04-18 03:37:13,200] |     Thresholding_rtl_0 |     0.002 |
[2025-04-18 03:37:13,200] |       inst             |     0.002 |
[2025-04-18 03:37:13,200] +------------------------+-----------+
[2025-04-18 03:37:13,200] 
[2025-04-18 03:37:13,200] 
[2025-04-18 03:37:13,200] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-04-18 03:37:13,200] report_power completed successfully
[2025-04-18 03:37:13,200] # set util [report_utilization -return_string]
[2025-04-18 03:37:13,200] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2025-04-18 03:37:13,200] # set util_lutram [exec echo $util | grep LUT | head -n 3 | tail -1 | cut -d| -f3 | tr -d " "]
[2025-04-18 03:37:13,200] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2025-04-18 03:37:13,200] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_GROUP == DSP}'.
[2025-04-18 03:37:13,200] # set util_dsp [llength [get_cells -hier -filter {PRIMITIVE_GROUP == DSP}]]
[2025-04-18 03:37:13,200] # set time_wns [get_property SLACK [get_timing_paths]]
[2025-04-18 03:37:13,200] # set util_bram18 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}]]
[2025-04-18 03:37:13,200] # set util_bram36 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}]]
[2025-04-18 03:37:13,200] # set util_carry [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *CARRY*}]]
[2025-04-18 03:37:13,200] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}'.
[2025-04-18 03:37:13,200] # set util_uram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}]]
[2025-04-18 03:37:13,200] # set vivado_version [version -short]
[2025-04-18 03:37:13,200] # set vivado_build_no [exec echo $util | grep Build | head -n 1 | cut -d\  -f9]
[2025-04-18 03:37:13,200] # set util_bram [expr $util_bram18/2 + $util_bram36]
[2025-04-18 03:37:13,200] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2025-04-18 03:37:13,200] LUT: 3786 FF: 5901 DSP: 0 BRAM: 13
[2025-04-18 03:37:13,200] # set fp [open res.txt w]
[2025-04-18 03:37:13,200] # puts $fp "LUT=$util_lut"
[2025-04-18 03:37:13,200] # puts $fp "LUTRAM=$util_lutram"
[2025-04-18 03:37:13,200] # puts $fp "FF=$util_ff"
[2025-04-18 03:37:13,200] # puts $fp "DSP=$util_dsp"
[2025-04-18 03:37:13,200] # puts $fp "BRAM=$util_bram"
[2025-04-18 03:37:13,200] # puts $fp "BRAM_18K=$util_bram18"
[2025-04-18 03:37:13,200] # puts $fp "BRAM_36K=$util_bram36"
[2025-04-18 03:37:13,200] # puts $fp "URAM=$util_uram"
[2025-04-18 03:37:13,200] # puts $fp "Carry=$util_carry"
[2025-04-18 03:37:13,200] # puts $fp "WNS=$time_wns"
[2025-04-18 03:37:13,200] # puts $fp "Delay=$time_wns"
[2025-04-18 03:37:13,200] # puts $fp "vivado_version=$vivado_version"
[2025-04-18 03:37:13,200] # puts $fp "vivado_build_no=$vivado_build_no"
[2025-04-18 03:37:13,200] # close $fp
[2025-04-18 03:37:13,201] # exit
[2025-04-18 03:37:13,201] INFO: [Common 17-206] Exiting Vivado at Fri Apr 18 03:37:12 2025...
[2025-04-18 03:37:13,201] /home/squowedri/finn/deps/oh-my-xilinx/vivadoprojgen.sh:30: no matches found: ../*.vhd
[2025-04-18 03:37:13,201] /home/squowedri/finn/deps/oh-my-xilinx/vivadoprojgen.sh:32: no matches found: ../*.h
[2025-04-18 03:37:13,201] /home/squowedri/finn/deps/oh-my-xilinx/vivadoprojgen.sh:33: no matches found: ../*.xdc
[2025-04-18 03:37:13,201] cat: finn_design_wrapper.xdc: input file is output file
[2025-04-18 03:37:13,201] ['LUT', '3786']
[2025-04-18 03:37:13,201] ['LUTRAM', '1']
[2025-04-18 03:37:13,201] ['FF', '5901']
[2025-04-18 03:37:13,201] ['DSP', '0']
[2025-04-18 03:37:13,201] ['BRAM', '13']
[2025-04-18 03:37:13,201] ['BRAM_18K', '1']
[2025-04-18 03:37:13,201] ['BRAM_36K', '13']
[2025-04-18 03:37:13,201] ['URAM', '0']
[2025-04-18 03:37:13,201] ['Carry', '212']
[2025-04-18 03:37:13,201] ['WNS', '1.045']
[2025-04-18 03:37:13,201] ['Delay', '1.045']
[2025-04-18 03:37:13,201] ['vivado_version', '2022.2']
[2025-04-18 03:37:13,201] ['vivado_build_no', '3671981']
[2025-04-18 03:37:13,201] ['']
[2025-04-18 03:37:13,211] Running step: step_synthesize_bitfile [17/19]
[2025-04-18 03:37:13,257] /home/squowedri/finn/src/finn/transformation/fpgadataflow/floorplan.py:107: UserWarning: 19 nodes have no entry in the provided floorplan, SLR was set to -1
[2025-04-18 03:37:13,257]   warnings.warn(
[2025-04-18 03:40:35,719] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_0
[2025-04-18 03:40:35,719]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,719] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_0
[2025-04-18 03:40:35,719]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,719] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_1
[2025-04-18 03:40:35,719]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,720] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_hls_0
[2025-04-18 03:40:35,720]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,720] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_2
[2025-04-18 03:40:35,720]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,720] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_0
[2025-04-18 03:40:35,720]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,720] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_3
[2025-04-18 03:40:35,720]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,720] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_hls_1
[2025-04-18 03:40:35,720]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,720] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_4
[2025-04-18 03:40:35,720]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,720] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_hls_2
[2025-04-18 03:40:35,720]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,721] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_5
[2025-04-18 03:40:35,721]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,721] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_1
[2025-04-18 03:40:35,721]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,721] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_6
[2025-04-18 03:40:35,721]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,721] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_hls_3
[2025-04-18 03:40:35,721]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,721] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_7
[2025-04-18 03:40:35,721]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,721] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_LabelSelect_hls_0
[2025-04-18 03:40:35,721]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,721] /home/squowedri/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_8
[2025-04-18 03:40:35,721]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-04-18 03:40:35,739] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_LabelSelect_hls_0
[2025-04-18 03:40:35,739]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:40:35,741] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MVAU_hls_3
[2025-04-18 03:40:35,741]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:40:35,744] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MVAU_hls_2
[2025-04-18 03:40:35,744]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:40:35,746] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MVAU_hls_1
[2025-04-18 03:40:35,746]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 03:40:35,754] /home/squowedri/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MVAU_hls_0
[2025-04-18 03:40:35,754]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-04-18 04:14:31,566] Bitfile written into output_tfc_w1a1_Pynq-Z1/bitfile
[2025-04-18 04:14:31,572] Running step: step_make_pynq_driver [18/19]
[2025-04-18 04:14:31,633] creating output_tfc_w1a1_Pynq-Z1/driver
[2025-04-18 04:14:31,634] creating output_tfc_w1a1_Pynq-Z1/driver/runtime_weights
[2025-04-18 04:14:31,634] copying /tmp/finn_dev_squowedri/pynq_driver_7ll5lt_6/validate.py -> output_tfc_w1a1_Pynq-Z1/driver
[2025-04-18 04:14:31,635] creating output_tfc_w1a1_Pynq-Z1/driver/finn
[2025-04-18 04:14:31,635] creating output_tfc_w1a1_Pynq-Z1/driver/finn/util
[2025-04-18 04:14:31,635] copying /tmp/finn_dev_squowedri/pynq_driver_7ll5lt_6/finn/util/data_packing.py -> output_tfc_w1a1_Pynq-Z1/driver/finn/util
[2025-04-18 04:14:31,635] copying /tmp/finn_dev_squowedri/pynq_driver_7ll5lt_6/finn/util/__init__.py -> output_tfc_w1a1_Pynq-Z1/driver/finn/util
[2025-04-18 04:14:31,635] creating output_tfc_w1a1_Pynq-Z1/driver/qonnx
[2025-04-18 04:14:31,636] creating output_tfc_w1a1_Pynq-Z1/driver/qonnx/util
[2025-04-18 04:14:31,636] copying /tmp/finn_dev_squowedri/pynq_driver_7ll5lt_6/qonnx/util/basic.py -> output_tfc_w1a1_Pynq-Z1/driver/qonnx/util
[2025-04-18 04:14:31,636] copying /tmp/finn_dev_squowedri/pynq_driver_7ll5lt_6/qonnx/util/__init__.py -> output_tfc_w1a1_Pynq-Z1/driver/qonnx/util
[2025-04-18 04:14:31,636] creating output_tfc_w1a1_Pynq-Z1/driver/qonnx/core
[2025-04-18 04:14:31,636] copying /tmp/finn_dev_squowedri/pynq_driver_7ll5lt_6/qonnx/core/__init__.py -> output_tfc_w1a1_Pynq-Z1/driver/qonnx/core
[2025-04-18 04:14:31,637] copying /tmp/finn_dev_squowedri/pynq_driver_7ll5lt_6/qonnx/core/datatype.py -> output_tfc_w1a1_Pynq-Z1/driver/qonnx/core
[2025-04-18 04:14:31,637] copying /tmp/finn_dev_squowedri/pynq_driver_7ll5lt_6/driver.py -> output_tfc_w1a1_Pynq-Z1/driver
[2025-04-18 04:14:31,637] copying /tmp/finn_dev_squowedri/pynq_driver_7ll5lt_6/driver_base.py -> output_tfc_w1a1_Pynq-Z1/driver
[2025-04-18 04:14:31,637] PYNQ Python driver written into output_tfc_w1a1_Pynq-Z1/driver
[2025-04-18 04:14:31,638] Running step: step_deployment_package [19/19]
[2025-04-18 04:14:31,638] creating output_tfc_w1a1_Pynq-Z1/deploy/bitfile
[2025-04-18 04:14:31,638] copying output_tfc_w1a1_Pynq-Z1/bitfile/finn-accel.hwh -> output_tfc_w1a1_Pynq-Z1/deploy/bitfile
[2025-04-18 04:14:31,640] copying output_tfc_w1a1_Pynq-Z1/bitfile/finn-accel.bit -> output_tfc_w1a1_Pynq-Z1/deploy/bitfile
[2025-04-18 04:14:31,665] creating output_tfc_w1a1_Pynq-Z1/deploy/driver
[2025-04-18 04:14:31,665] creating output_tfc_w1a1_Pynq-Z1/deploy/driver/runtime_weights
[2025-04-18 04:14:31,666] copying output_tfc_w1a1_Pynq-Z1/driver/validate.py -> output_tfc_w1a1_Pynq-Z1/deploy/driver
[2025-04-18 04:14:31,666] creating output_tfc_w1a1_Pynq-Z1/deploy/driver/finn
[2025-04-18 04:14:31,666] creating output_tfc_w1a1_Pynq-Z1/deploy/driver/finn/util
[2025-04-18 04:14:31,666] copying output_tfc_w1a1_Pynq-Z1/driver/finn/util/data_packing.py -> output_tfc_w1a1_Pynq-Z1/deploy/driver/finn/util
[2025-04-18 04:14:31,666] copying output_tfc_w1a1_Pynq-Z1/driver/finn/util/__init__.py -> output_tfc_w1a1_Pynq-Z1/deploy/driver/finn/util
[2025-04-18 04:14:31,667] creating output_tfc_w1a1_Pynq-Z1/deploy/driver/qonnx
[2025-04-18 04:14:31,667] creating output_tfc_w1a1_Pynq-Z1/deploy/driver/qonnx/util
[2025-04-18 04:14:31,667] copying output_tfc_w1a1_Pynq-Z1/driver/qonnx/util/basic.py -> output_tfc_w1a1_Pynq-Z1/deploy/driver/qonnx/util
[2025-04-18 04:14:31,668] copying output_tfc_w1a1_Pynq-Z1/driver/qonnx/util/__init__.py -> output_tfc_w1a1_Pynq-Z1/deploy/driver/qonnx/util
[2025-04-18 04:14:31,668] creating output_tfc_w1a1_Pynq-Z1/deploy/driver/qonnx/core
[2025-04-18 04:14:31,668] copying output_tfc_w1a1_Pynq-Z1/driver/qonnx/core/__init__.py -> output_tfc_w1a1_Pynq-Z1/deploy/driver/qonnx/core
[2025-04-18 04:14:31,668] copying output_tfc_w1a1_Pynq-Z1/driver/qonnx/core/datatype.py -> output_tfc_w1a1_Pynq-Z1/deploy/driver/qonnx/core
[2025-04-18 04:14:31,668] copying output_tfc_w1a1_Pynq-Z1/driver/driver.py -> output_tfc_w1a1_Pynq-Z1/deploy/driver
[2025-04-18 04:14:31,668] copying output_tfc_w1a1_Pynq-Z1/driver/driver_base.py -> output_tfc_w1a1_Pynq-Z1/deploy/driver
