{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 14:59:45 2016 " "Info: Processing started: Fri Mar 18 14:59:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project3 -c project3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project3 -c project3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "A " "Info: Assuming node \"A\" is an undefined clock" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 432 88 256 448 "A" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "C " "Info: Assuming node \"C\" is an undefined clock" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "B " "Info: Assuming node \"B\" is an undefined clock" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 448 88 256 464 "B" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "B" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IOW " "Info: Assuming node \"IOW\" is an undefined clock" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 360 88 256 376 "IOW" "" } { 496 464 488 512 "iow" "" } { 440 464 520 456 "iow" "" } { 352 256 464 368 "iow" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "IOW" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A register 74273:inst\|19 register 74194:inst15\|38 350.14 MHz 2.856 ns Internal " "Info: Clock \"A\" has Internal fmax of 350.14 MHz between source register \"74273:inst\|19\" and destination register \"74194:inst15\|38\" (period= 2.856 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.646 ns + Longest register register " "Info: + Longest register to register delay is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|19 1 REG LCFF_X20_Y5_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.624 ns) 1.789 ns 74194:inst15\|34~24 2 COMB LCCOMB_X20_Y5_N16 1 " "Info: 2: + IC(1.165 ns) + CELL(0.624 ns) = 1.789 ns; Loc. = LCCOMB_X20_Y5_N16; Fanout = 1; COMB Node = '74194:inst15\|34~24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { 74273:inst|19 74194:inst15|34~24 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 2.538 ns 74194:inst15\|34~25 3 COMB LCCOMB_X20_Y5_N6 1 " "Info: 3: + IC(0.379 ns) + CELL(0.370 ns) = 2.538 ns; Loc. = LCCOMB_X20_Y5_N6; Fanout = 1; COMB Node = '74194:inst15\|34~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { 74194:inst15|34~24 74194:inst15|34~25 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.646 ns 74194:inst15\|38 4 REG LCFF_X20_Y5_N7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.646 ns; Loc. = LCFF_X20_Y5_N7; Fanout = 3; REG Node = '74194:inst15\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 41.65 % ) " "Info: Total cell delay = 1.102 ns ( 41.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.544 ns ( 58.35 % ) " "Info: Total interconnect delay = 1.544 ns ( 58.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { 74273:inst|19 74194:inst15|34~24 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { 74273:inst|19 {} 74194:inst15|34~24 {} 74194:inst15|34~25 {} 74194:inst15|38 {} } { 0.000ns 1.165ns 0.379ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.054 ns - Smallest " "Info: - Smallest clock skew is 0.054 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A destination 5.205 ns + Shortest register " "Info: + Shortest clock path from clock \"A\" to destination register is 5.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns A 1 CLK PIN_99 2 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'A'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 432 88 256 448 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.202 ns) 2.522 ns inst20 2 COMB LCCOMB_X27_Y10_N8 1 " "Info: 2: + IC(1.385 ns) + CELL(0.202 ns) = 2.522 ns; Loc. = LCCOMB_X27_Y10_N8; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { A inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.000 ns) 3.703 ns inst20~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.181 ns) + CELL(0.000 ns) = 3.703 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 5.205 ns 74194:inst15\|38 4 REG LCFF_X20_Y5_N7 3 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 5.205 ns; Loc. = LCFF_X20_Y5_N7; Fanout = 3; REG Node = '74194:inst15\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.803 ns ( 34.64 % ) " "Info: Total cell delay = 1.803 ns ( 34.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.402 ns ( 65.36 % ) " "Info: Total interconnect delay = 3.402 ns ( 65.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.205 ns" { A inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.205 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.385ns 1.181ns 0.836ns } { 0.000ns 0.935ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A source 5.151 ns - Longest register " "Info: - Longest clock path from clock \"A\" to source register is 5.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns A 1 CLK PIN_99 2 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'A'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 432 88 256 448 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.206 ns) 2.523 ns inst19 2 COMB LCCOMB_X27_Y10_N18 1 " "Info: 2: + IC(1.382 ns) + CELL(0.206 ns) = 2.523 ns; Loc. = LCCOMB_X27_Y10_N18; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { A inst19 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.000 ns) 3.648 ns inst19~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(1.125 ns) + CELL(0.000 ns) = 3.648 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 5.151 ns 74273:inst\|19 4 REG LCFF_X20_Y5_N1 14 " "Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.151 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 35.08 % ) " "Info: Total cell delay = 1.807 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.344 ns ( 64.92 % ) " "Info: Total interconnect delay = 3.344 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.151 ns" { A inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.151 ns" { A {} A~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.382ns 1.125ns 0.837ns } { 0.000ns 0.935ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.205 ns" { A inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.205 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.385ns 1.181ns 0.836ns } { 0.000ns 0.935ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.151 ns" { A inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.151 ns" { A {} A~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.382ns 1.125ns 0.837ns } { 0.000ns 0.935ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { 74273:inst|19 74194:inst15|34~24 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { 74273:inst|19 {} 74194:inst15|34~24 {} 74194:inst15|34~25 {} 74194:inst15|38 {} } { 0.000ns 1.165ns 0.379ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.205 ns" { A inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.205 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.385ns 1.181ns 0.836ns } { 0.000ns 0.935ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.151 ns" { A inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.151 ns" { A {} A~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.382ns 1.125ns 0.837ns } { 0.000ns 0.935ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "C register 74273:inst\|19 register 74194:inst15\|38 357.14 MHz 2.8 ns Internal " "Info: Clock \"C\" has Internal fmax of 357.14 MHz between source register \"74273:inst\|19\" and destination register \"74194:inst15\|38\" (period= 2.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.646 ns + Longest register register " "Info: + Longest register to register delay is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|19 1 REG LCFF_X20_Y5_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.624 ns) 1.789 ns 74194:inst15\|34~24 2 COMB LCCOMB_X20_Y5_N16 1 " "Info: 2: + IC(1.165 ns) + CELL(0.624 ns) = 1.789 ns; Loc. = LCCOMB_X20_Y5_N16; Fanout = 1; COMB Node = '74194:inst15\|34~24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { 74273:inst|19 74194:inst15|34~24 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 2.538 ns 74194:inst15\|34~25 3 COMB LCCOMB_X20_Y5_N6 1 " "Info: 3: + IC(0.379 ns) + CELL(0.370 ns) = 2.538 ns; Loc. = LCCOMB_X20_Y5_N6; Fanout = 1; COMB Node = '74194:inst15\|34~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { 74194:inst15|34~24 74194:inst15|34~25 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.646 ns 74194:inst15\|38 4 REG LCFF_X20_Y5_N7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.646 ns; Loc. = LCFF_X20_Y5_N7; Fanout = 3; REG Node = '74194:inst15\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 41.65 % ) " "Info: Total cell delay = 1.102 ns ( 41.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.544 ns ( 58.35 % ) " "Info: Total interconnect delay = 1.544 ns ( 58.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { 74273:inst|19 74194:inst15|34~24 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { 74273:inst|19 {} 74194:inst15|34~24 {} 74194:inst15|34~25 {} 74194:inst15|38 {} } { 0.000ns 1.165ns 0.379ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 5.725 ns + Shortest register " "Info: + Shortest clock path from clock \"C\" to destination register is 5.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns C 1 CLK PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.370 ns) 3.042 ns inst20 2 COMB LCCOMB_X27_Y10_N8 1 " "Info: 2: + IC(1.727 ns) + CELL(0.370 ns) = 3.042 ns; Loc. = LCCOMB_X27_Y10_N8; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { C inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.000 ns) 4.223 ns inst20~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.181 ns) + CELL(0.000 ns) = 4.223 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 5.725 ns 74194:inst15\|38 4 REG LCFF_X20_Y5_N7 3 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 5.725 ns; Loc. = LCFF_X20_Y5_N7; Fanout = 3; REG Node = '74194:inst15\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.981 ns ( 34.60 % ) " "Info: Total cell delay = 1.981 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.744 ns ( 65.40 % ) " "Info: Total interconnect delay = 3.744 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { C inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.727ns 1.181ns 0.836ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 5.615 ns - Longest register " "Info: - Longest clock path from clock \"C\" to source register is 5.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns C 1 CLK PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.319 ns) 2.987 ns inst19 2 COMB LCCOMB_X27_Y10_N18 1 " "Info: 2: + IC(1.723 ns) + CELL(0.319 ns) = 2.987 ns; Loc. = LCCOMB_X27_Y10_N18; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { C inst19 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.000 ns) 4.112 ns inst19~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(1.125 ns) + CELL(0.000 ns) = 4.112 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 5.615 ns 74273:inst\|19 4 REG LCFF_X20_Y5_N1 14 " "Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.615 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.930 ns ( 34.37 % ) " "Info: Total cell delay = 1.930 ns ( 34.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.685 ns ( 65.63 % ) " "Info: Total interconnect delay = 3.685 ns ( 65.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { C inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { C {} C~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.723ns 1.125ns 0.837ns } { 0.000ns 0.945ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { C inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.727ns 1.181ns 0.836ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { C inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { C {} C~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.723ns 1.125ns 0.837ns } { 0.000ns 0.945ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { 74273:inst|19 74194:inst15|34~24 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { 74273:inst|19 {} 74194:inst15|34~24 {} 74194:inst15|34~25 {} 74194:inst15|38 {} } { 0.000ns 1.165ns 0.379ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { C inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.727ns 1.181ns 0.836ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.615 ns" { C inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.615 ns" { C {} C~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.723ns 1.125ns 0.837ns } { 0.000ns 0.945ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "B register 74273:inst\|19 register 74194:inst15\|38 339.33 MHz 2.947 ns Internal " "Info: Clock \"B\" has Internal fmax of 339.33 MHz between source register \"74273:inst\|19\" and destination register \"74194:inst15\|38\" (period= 2.947 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.646 ns + Longest register register " "Info: + Longest register to register delay is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|19 1 REG LCFF_X20_Y5_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.624 ns) 1.789 ns 74194:inst15\|34~24 2 COMB LCCOMB_X20_Y5_N16 1 " "Info: 2: + IC(1.165 ns) + CELL(0.624 ns) = 1.789 ns; Loc. = LCCOMB_X20_Y5_N16; Fanout = 1; COMB Node = '74194:inst15\|34~24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { 74273:inst|19 74194:inst15|34~24 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 2.538 ns 74194:inst15\|34~25 3 COMB LCCOMB_X20_Y5_N6 1 " "Info: 3: + IC(0.379 ns) + CELL(0.370 ns) = 2.538 ns; Loc. = LCCOMB_X20_Y5_N6; Fanout = 1; COMB Node = '74194:inst15\|34~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { 74194:inst15|34~24 74194:inst15|34~25 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.646 ns 74194:inst15\|38 4 REG LCFF_X20_Y5_N7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.646 ns; Loc. = LCFF_X20_Y5_N7; Fanout = 3; REG Node = '74194:inst15\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 41.65 % ) " "Info: Total cell delay = 1.102 ns ( 41.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.544 ns ( 58.35 % ) " "Info: Total interconnect delay = 1.544 ns ( 58.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { 74273:inst|19 74194:inst15|34~24 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { 74273:inst|19 {} 74194:inst15|34~24 {} 74194:inst15|34~25 {} 74194:inst15|38 {} } { 0.000ns 1.165ns 0.379ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.037 ns - Smallest " "Info: - Smallest clock skew is -0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B destination 5.469 ns + Shortest register " "Info: + Shortest clock path from clock \"B\" to destination register is 5.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns B 1 CLK PIN_100 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 2; CLK Node = 'B'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 448 88 256 464 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.532 ns) 2.786 ns inst20 2 COMB LCCOMB_X27_Y10_N8 1 " "Info: 2: + IC(1.309 ns) + CELL(0.532 ns) = 2.786 ns; Loc. = LCCOMB_X27_Y10_N8; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { B inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.000 ns) 3.967 ns inst20~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.181 ns) + CELL(0.000 ns) = 3.967 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 5.469 ns 74194:inst15\|38 4 REG LCFF_X20_Y5_N7 3 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 5.469 ns; Loc. = LCFF_X20_Y5_N7; Fanout = 3; REG Node = '74194:inst15\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.143 ns ( 39.18 % ) " "Info: Total cell delay = 2.143 ns ( 39.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.326 ns ( 60.82 % ) " "Info: Total interconnect delay = 3.326 ns ( 60.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { B inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { B {} B~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.309ns 1.181ns 0.836ns } { 0.000ns 0.945ns 0.532ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B source 5.506 ns - Longest register " "Info: - Longest clock path from clock \"B\" to source register is 5.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns B 1 CLK PIN_100 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 2; CLK Node = 'B'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 448 88 256 464 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.624 ns) 2.878 ns inst19 2 COMB LCCOMB_X27_Y10_N18 1 " "Info: 2: + IC(1.309 ns) + CELL(0.624 ns) = 2.878 ns; Loc. = LCCOMB_X27_Y10_N18; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { B inst19 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.000 ns) 4.003 ns inst19~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(1.125 ns) + CELL(0.000 ns) = 4.003 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 5.506 ns 74273:inst\|19 4 REG LCFF_X20_Y5_N1 14 " "Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.506 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.235 ns ( 40.59 % ) " "Info: Total cell delay = 2.235 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.271 ns ( 59.41 % ) " "Info: Total interconnect delay = 3.271 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { B inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.506 ns" { B {} B~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.309ns 1.125ns 0.837ns } { 0.000ns 0.945ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { B inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { B {} B~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.309ns 1.181ns 0.836ns } { 0.000ns 0.945ns 0.532ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { B inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.506 ns" { B {} B~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.309ns 1.125ns 0.837ns } { 0.000ns 0.945ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { 74273:inst|19 74194:inst15|34~24 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { 74273:inst|19 {} 74194:inst15|34~24 {} 74194:inst15|34~25 {} 74194:inst15|38 {} } { 0.000ns 1.165ns 0.379ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.469 ns" { B inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.469 ns" { B {} B~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.309ns 1.181ns 0.836ns } { 0.000ns 0.945ns 0.532ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { B inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.506 ns" { B {} B~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.309ns 1.125ns 0.837ns } { 0.000ns 0.945ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IOW register 74273:inst\|19 register 74194:inst15\|38 336.25 MHz 2.974 ns Internal " "Info: Clock \"IOW\" has Internal fmax of 336.25 MHz between source register \"74273:inst\|19\" and destination register \"74194:inst15\|38\" (period= 2.974 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.646 ns + Longest register register " "Info: + Longest register to register delay is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|19 1 REG LCFF_X20_Y5_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.624 ns) 1.789 ns 74194:inst15\|34~24 2 COMB LCCOMB_X20_Y5_N16 1 " "Info: 2: + IC(1.165 ns) + CELL(0.624 ns) = 1.789 ns; Loc. = LCCOMB_X20_Y5_N16; Fanout = 1; COMB Node = '74194:inst15\|34~24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { 74273:inst|19 74194:inst15|34~24 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 2.538 ns 74194:inst15\|34~25 3 COMB LCCOMB_X20_Y5_N6 1 " "Info: 3: + IC(0.379 ns) + CELL(0.370 ns) = 2.538 ns; Loc. = LCCOMB_X20_Y5_N6; Fanout = 1; COMB Node = '74194:inst15\|34~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { 74194:inst15|34~24 74194:inst15|34~25 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.646 ns 74194:inst15\|38 4 REG LCFF_X20_Y5_N7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.646 ns; Loc. = LCFF_X20_Y5_N7; Fanout = 3; REG Node = '74194:inst15\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 41.65 % ) " "Info: Total cell delay = 1.102 ns ( 41.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.544 ns ( 58.35 % ) " "Info: Total interconnect delay = 1.544 ns ( 58.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { 74273:inst|19 74194:inst15|34~24 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { 74273:inst|19 {} 74194:inst15|34~24 {} 74194:inst15|34~25 {} 74194:inst15|38 {} } { 0.000ns 1.165ns 0.379ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.064 ns - Smallest " "Info: - Smallest clock skew is -0.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IOW destination 5.355 ns + Shortest register " "Info: + Shortest clock path from clock \"IOW\" to destination register is 5.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns IOW 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'IOW'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { IOW } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 360 88 256 376 "IOW" "" } { 496 464 488 512 "iow" "" } { 440 464 520 456 "iow" "" } { 352 256 464 368 "iow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.535 ns) 2.672 ns inst20 2 COMB LCCOMB_X27_Y10_N8 1 " "Info: 2: + IC(1.027 ns) + CELL(0.535 ns) = 2.672 ns; Loc. = LCCOMB_X27_Y10_N8; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { IOW inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.000 ns) 3.853 ns inst20~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.181 ns) + CELL(0.000 ns) = 3.853 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 5.355 ns 74194:inst15\|38 4 REG LCFF_X20_Y5_N7 3 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 5.355 ns; Loc. = LCFF_X20_Y5_N7; Fanout = 3; REG Node = '74194:inst15\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.311 ns ( 43.16 % ) " "Info: Total cell delay = 2.311 ns ( 43.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.044 ns ( 56.84 % ) " "Info: Total interconnect delay = 3.044 ns ( 56.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { IOW inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { IOW {} IOW~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.027ns 1.181ns 0.836ns } { 0.000ns 1.110ns 0.535ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IOW source 5.419 ns - Longest register " "Info: - Longest clock path from clock \"IOW\" to source register is 5.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns IOW 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'IOW'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { IOW } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 360 88 256 376 "IOW" "" } { 496 464 488 512 "iow" "" } { 440 464 520 456 "iow" "" } { 352 256 464 368 "iow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.651 ns) 2.791 ns inst19 2 COMB LCCOMB_X27_Y10_N18 1 " "Info: 2: + IC(1.030 ns) + CELL(0.651 ns) = 2.791 ns; Loc. = LCCOMB_X27_Y10_N18; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { IOW inst19 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.000 ns) 3.916 ns inst19~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(1.125 ns) + CELL(0.000 ns) = 3.916 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 5.419 ns 74273:inst\|19 4 REG LCFF_X20_Y5_N1 14 " "Info: 4: + IC(0.837 ns) + CELL(0.666 ns) = 5.419 ns; Loc. = LCFF_X20_Y5_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.427 ns ( 44.79 % ) " "Info: Total cell delay = 2.427 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.992 ns ( 55.21 % ) " "Info: Total interconnect delay = 2.992 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { IOW inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { IOW {} IOW~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.030ns 1.125ns 0.837ns } { 0.000ns 1.110ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { IOW inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { IOW {} IOW~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.027ns 1.181ns 0.836ns } { 0.000ns 1.110ns 0.535ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { IOW inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { IOW {} IOW~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.030ns 1.125ns 0.837ns } { 0.000ns 1.110ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { 74273:inst|19 74194:inst15|34~24 74194:inst15|34~25 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { 74273:inst|19 {} 74194:inst15|34~24 {} 74194:inst15|34~25 {} 74194:inst15|38 {} } { 0.000ns 1.165ns 0.379ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { IOW inst20 inst20~clkctrl 74194:inst15|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { IOW {} IOW~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|38 {} } { 0.000ns 0.000ns 1.027ns 1.181ns 0.836ns } { 0.000ns 1.110ns 0.535ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { IOW inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.419 ns" { IOW {} IOW~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.030ns 1.125ns 0.837ns } { 0.000ns 1.110ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74194:inst15\|41 D0 A 4.344 ns register " "Info: tsu for register \"74194:inst15\|41\" (data pin = \"D0\", clock pin = \"A\") is 4.344 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.589 ns + Longest pin register " "Info: + Longest pin to register delay is 9.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns D0 1 PIN PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 2; PIN Node = 'D0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 176 88 256 192 "D0" "" } { 232 680 808 248 "D0" "" } { 168 256 456 184 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.331 ns) + CELL(0.624 ns) 8.909 ns 74194:inst15\|37~92 2 COMB LCCOMB_X20_Y5_N26 1 " "Info: 2: + IC(7.331 ns) + CELL(0.624 ns) = 8.909 ns; Loc. = LCCOMB_X20_Y5_N26; Fanout = 1; COMB Node = '74194:inst15\|37~92'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { D0 74194:inst15|37~92 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 9.481 ns 74194:inst15\|37~93 3 COMB LCCOMB_X20_Y5_N8 1 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 9.481 ns; Loc. = LCCOMB_X20_Y5_N8; Fanout = 1; COMB Node = '74194:inst15\|37~93'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { 74194:inst15|37~92 74194:inst15|37~93 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.589 ns 74194:inst15\|41 4 REG LCFF_X20_Y5_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.589 ns; Loc. = LCFF_X20_Y5_N9; Fanout = 4; REG Node = '74194:inst15\|41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst15|37~93 74194:inst15|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.892 ns ( 19.73 % ) " "Info: Total cell delay = 1.892 ns ( 19.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.697 ns ( 80.27 % ) " "Info: Total interconnect delay = 7.697 ns ( 80.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.589 ns" { D0 74194:inst15|37~92 74194:inst15|37~93 74194:inst15|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.589 ns" { D0 {} D0~combout {} 74194:inst15|37~92 {} 74194:inst15|37~93 {} 74194:inst15|41 {} } { 0.000ns 0.000ns 7.331ns 0.366ns 0.000ns } { 0.000ns 0.954ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A destination 5.205 ns - Shortest register " "Info: - Shortest clock path from clock \"A\" to destination register is 5.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns A 1 CLK PIN_99 2 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'A'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 432 88 256 448 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.202 ns) 2.522 ns inst20 2 COMB LCCOMB_X27_Y10_N8 1 " "Info: 2: + IC(1.385 ns) + CELL(0.202 ns) = 2.522 ns; Loc. = LCCOMB_X27_Y10_N8; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { A inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.000 ns) 3.703 ns inst20~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.181 ns) + CELL(0.000 ns) = 3.703 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 5.205 ns 74194:inst15\|41 4 REG LCFF_X20_Y5_N9 4 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 5.205 ns; Loc. = LCFF_X20_Y5_N9; Fanout = 4; REG Node = '74194:inst15\|41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { inst20~clkctrl 74194:inst15|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.803 ns ( 34.64 % ) " "Info: Total cell delay = 1.803 ns ( 34.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.402 ns ( 65.36 % ) " "Info: Total interconnect delay = 3.402 ns ( 65.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.205 ns" { A inst20 inst20~clkctrl 74194:inst15|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.205 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|41 {} } { 0.000ns 0.000ns 1.385ns 1.181ns 0.836ns } { 0.000ns 0.935ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.589 ns" { D0 74194:inst15|37~92 74194:inst15|37~93 74194:inst15|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.589 ns" { D0 {} D0~combout {} 74194:inst15|37~92 {} 74194:inst15|37~93 {} 74194:inst15|41 {} } { 0.000ns 0.000ns 7.331ns 0.366ns 0.000ns } { 0.000ns 0.954ns 0.624ns 0.206ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.205 ns" { A inst20 inst20~clkctrl 74194:inst15|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.205 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|41 {} } { 0.000ns 0.000ns 1.385ns 1.181ns 0.836ns } { 0.000ns 0.935ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "C Q1 74194:inst15\|40 12.125 ns register " "Info: tco from clock \"C\" to destination pin \"Q1\" through register \"74194:inst15\|40\" is 12.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 5.725 ns + Longest register " "Info: + Longest clock path from clock \"C\" to source register is 5.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns C 1 CLK PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.370 ns) 3.042 ns inst20 2 COMB LCCOMB_X27_Y10_N8 1 " "Info: 2: + IC(1.727 ns) + CELL(0.370 ns) = 3.042 ns; Loc. = LCCOMB_X27_Y10_N8; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { C inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.000 ns) 4.223 ns inst20~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.181 ns) + CELL(0.000 ns) = 4.223 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 5.725 ns 74194:inst15\|40 4 REG LCFF_X20_Y5_N19 4 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 5.725 ns; Loc. = LCFF_X20_Y5_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.981 ns ( 34.60 % ) " "Info: Total cell delay = 1.981 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.744 ns ( 65.40 % ) " "Info: Total interconnect delay = 3.744 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { C inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 1.727ns 1.181ns 0.836ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.096 ns + Longest register pin " "Info: + Longest register to pin delay is 6.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst15\|40 1 REG LCFF_X20_Y5_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y5_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.860 ns) + CELL(3.236 ns) 6.096 ns Q1 2 PIN PIN_132 0 " "Info: 2: + IC(2.860 ns) + CELL(3.236 ns) = 6.096 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'Q1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { 74194:inst15|40 Q1 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 272 968 1144 288 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 53.08 % ) " "Info: Total cell delay = 3.236 ns ( 53.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.860 ns ( 46.92 % ) " "Info: Total interconnect delay = 2.860 ns ( 46.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { 74194:inst15|40 Q1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.096 ns" { 74194:inst15|40 {} Q1 {} } { 0.000ns 2.860ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { C inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 1.727ns 1.181ns 0.836ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { 74194:inst15|40 Q1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.096 ns" { 74194:inst15|40 {} Q1 {} } { 0.000ns 2.860ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74194:inst16\|38 D7 C -2.530 ns register " "Info: th for register \"74194:inst16\|38\" (data pin = \"D7\", clock pin = \"C\") is -2.530 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 5.725 ns + Longest register " "Info: + Longest clock path from clock \"C\" to destination register is 5.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns C 1 CLK PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.370 ns) 3.042 ns inst20 2 COMB LCCOMB_X27_Y10_N8 1 " "Info: 2: + IC(1.727 ns) + CELL(0.370 ns) = 3.042 ns; Loc. = LCCOMB_X27_Y10_N8; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { C inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.000 ns) 4.223 ns inst20~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.181 ns) + CELL(0.000 ns) = 4.223 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 5.725 ns 74194:inst16\|38 4 REG LCFF_X20_Y5_N23 3 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 5.725 ns; Loc. = LCFF_X20_Y5_N23; Fanout = 3; REG Node = '74194:inst16\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { inst20~clkctrl 74194:inst16|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.981 ns ( 34.60 % ) " "Info: Total cell delay = 1.981 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.744 ns ( 65.40 % ) " "Info: Total interconnect delay = 3.744 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { C inst20 inst20~clkctrl 74194:inst16|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|38 {} } { 0.000ns 0.000ns 1.727ns 1.181ns 0.836ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.561 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns D7 1 PIN PIN_134 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 1; PIN Node = 'D7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 288 88 256 304 "D7" "" } { 480 712 808 496 "D7" "" } { 280 256 344 296 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.885 ns) + CELL(0.624 ns) 8.453 ns 74194:inst16\|34~25 2 COMB LCCOMB_X20_Y5_N22 1 " "Info: 2: + IC(6.885 ns) + CELL(0.624 ns) = 8.453 ns; Loc. = LCCOMB_X20_Y5_N22; Fanout = 1; COMB Node = '74194:inst16\|34~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.509 ns" { D7 74194:inst16|34~25 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.561 ns 74194:inst16\|38 3 REG LCFF_X20_Y5_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.561 ns; Loc. = LCFF_X20_Y5_N23; Fanout = 3; REG Node = '74194:inst16\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst16|34~25 74194:inst16|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.676 ns ( 19.58 % ) " "Info: Total cell delay = 1.676 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.885 ns ( 80.42 % ) " "Info: Total interconnect delay = 6.885 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { D7 74194:inst16|34~25 74194:inst16|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { D7 {} D7~combout {} 74194:inst16|34~25 {} 74194:inst16|38 {} } { 0.000ns 0.000ns 6.885ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { C inst20 inst20~clkctrl 74194:inst16|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.725 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|38 {} } { 0.000ns 0.000ns 1.727ns 1.181ns 0.836ns } { 0.000ns 0.945ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { D7 74194:inst16|34~25 74194:inst16|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { D7 {} D7~combout {} 74194:inst16|34~25 {} 74194:inst16|38 {} } { 0.000ns 0.000ns 6.885ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "123 " "Info: Peak virtual memory: 123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 14:59:46 2016 " "Info: Processing ended: Fri Mar 18 14:59:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
