#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-CFLAGS' '-I /homes/user/fac/tk3070/conda/include' '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '-kdb' '-lca' '-nc' '-debug_access+all+reverse' '+warn=noTFIPC' '+warn=noDEBUG_DEP' '+warn=noENUMASSIGN' '+define+CLOCK_PERIOD=1000.0ps' 'test/map_table_test.sv' 'verilog/map_table.sv' '-o' 'map_table.simv'  -static_dbgen_only -daidir=$1 2>&1
