/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  reg [4:0] _03_;
  reg [12:0] _04_;
  reg [7:0] _05_;
  wire [2:0] _06_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [17:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [7:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_2z ? celloutsig_0_3z : in_data[69];
  assign celloutsig_0_19z = celloutsig_0_10z ? celloutsig_0_17z[4] : _00_;
  assign celloutsig_1_6z = ~((celloutsig_1_0z | in_data[136]) & celloutsig_1_4z);
  assign celloutsig_0_1z = ~((in_data[67] | in_data[75]) & (in_data[42] | in_data[68]));
  assign celloutsig_1_16z = celloutsig_1_7z[1] | celloutsig_1_6z;
  assign celloutsig_0_15z = celloutsig_0_4z | celloutsig_0_1z;
  assign celloutsig_0_11z = celloutsig_0_3z ^ _01_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= { _01_, _00_, celloutsig_0_15z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_23z, celloutsig_0_27z };
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 13'h0000;
    else _04_ <= { celloutsig_0_10z, celloutsig_0_35z, _03_, celloutsig_0_17z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 8'h00;
    else _05_ <= { in_data[116:110], celloutsig_1_3z };
  reg [8:0] _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 9'h000;
    else _18_ <= { celloutsig_1_2z[1:0], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_14z };
  assign out_data[104:96] = _18_;
  reg [2:0] _19_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 3'h0;
    else _19_ <= celloutsig_0_6z;
  assign { _06_[2], _01_, _00_ } = _19_;
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } / { 1'h1, _05_[5:4] };
  assign celloutsig_1_12z = { celloutsig_1_7z[1:0], celloutsig_1_0z } / { 1'h1, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_16z } / { 1'h1, celloutsig_1_7z };
  assign celloutsig_0_17z = in_data[52:47] / { 1'h1, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_6z, celloutsig_0_16z } / { 1'h1, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_4z = in_data[78:73] >= { celloutsig_0_0z[4:0], celloutsig_0_2z };
  assign celloutsig_0_14z = { in_data[95:92], celloutsig_0_6z, celloutsig_0_10z } <= { in_data[36:33], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_12z } <= { _06_[2], _01_, _00_, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_23z = { in_data[46:44], celloutsig_0_15z } <= celloutsig_0_5z[4:1];
  assign celloutsig_0_35z = ! { celloutsig_0_18z[5:3], celloutsig_0_17z, _02_ };
  assign celloutsig_0_53z = ! celloutsig_0_17z;
  assign celloutsig_1_4z = ! { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_14z = ! { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[107] & ~(in_data[171]);
  assign celloutsig_0_10z = in_data[45] & ~(celloutsig_0_4z);
  assign celloutsig_0_2z = celloutsig_0_0z[3] & ~(in_data[3]);
  assign celloutsig_0_52z = { celloutsig_0_24z[6:5], celloutsig_0_2z, celloutsig_0_46z, celloutsig_0_36z, celloutsig_0_0z } % { 1'h1, _04_[11:1], celloutsig_0_2z };
  assign celloutsig_0_12z = _06_[2] ? { in_data[16:11], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z } : { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_21z = celloutsig_0_19z ? { celloutsig_0_5z[6:0], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z } : { celloutsig_0_6z[2:1], celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_3z = in_data[14] & celloutsig_0_0z[0];
  assign celloutsig_0_8z = celloutsig_0_3z & in_data[46];
  assign celloutsig_0_46z = ^ { celloutsig_0_18z[1:0], celloutsig_0_26z, _06_[2], _01_, _00_ };
  assign celloutsig_1_3z = ^ { in_data[169:162], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = ^ in_data[132:121];
  assign celloutsig_0_0z = in_data[8:1] >> in_data[77:70];
  assign celloutsig_1_2z = { in_data[122:121], celloutsig_1_0z } >> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[55:51], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } >>> celloutsig_0_0z;
  assign celloutsig_0_18z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } >>> { celloutsig_0_0z[6:2], celloutsig_0_2z };
  assign celloutsig_0_25z = { in_data[93:92], celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_15z } >>> { celloutsig_0_21z[10:1], celloutsig_0_5z };
  assign celloutsig_0_6z = in_data[56:54] ~^ { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, _06_[2], _01_, _00_, celloutsig_0_16z } ~^ { celloutsig_0_5z[4:0], celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_0_36z = ~((celloutsig_0_15z & celloutsig_0_7z) | (celloutsig_0_6z[0] & celloutsig_0_18z[0]));
  assign celloutsig_0_26z = ~((celloutsig_0_21z[7] & celloutsig_0_25z[15]) | (celloutsig_0_6z[2] & celloutsig_0_15z));
  assign _06_[1:0] = { _01_, _00_ };
  assign { out_data[131:128], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
