{"abstract":[{"text":"The entity of the architecture.","type":"text"}],"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"entity"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV"}],"languages":["swift"]}],"kind":"declarations"}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation"]]},"schemaVersion":{"minor":3,"major":0,"patch":0},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/entity","interfaceLanguage":"swift"},"metadata":{"fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"entity","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV"}],"modules":[{"name":"VHDLMachines"}],"title":"entity","roleHeading":"Instance Property","externalID":"s:12VHDLMachines21MachineRepresentationV6entity11VHDLParsing6EntityVvp","role":"symbol","symbolKind":"property"},"sections":[],"kind":"symbol","variants":[{"paths":["\/documentation\/vhdlmachines\/machinerepresentation\/entity"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/entity":{"role":"symbol","abstract":[{"type":"text","text":"The entity of the architecture."}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/entity","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"entity"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing6EntityV","kind":"typeIdentifier","text":"Entity"}],"type":"topic","url":"\/documentation\/vhdlmachines\/machinerepresentation\/entity","kind":"symbol","title":"entity"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation":{"navigatorTitle":[{"kind":"identifier","text":"MachineRepresentation"}],"type":"topic","abstract":[{"type":"text","text":"A struct defining the simplest type of "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" representation."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineRepresentation"}],"url":"\/documentation\/vhdlmachines\/machinerepresentation","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation","title":"MachineRepresentation","kind":"symbol","role":"symbol"}}}