<HTML>
<HEAD>
<title> Yield and Reliability of VLSI Circuits</title>
</HEAD>
<BODY bgcolor="white" text="#555555" link="green" vlink="darkgreen">
<CENTER>
<IMG src="yield-circle3.gif" alt="Yield and Reliability of VLSI
Circuits">
</CENTER>
<p>
This is an inactive web page.<br>
Formely supported by NSF, CISE: Design Automation Program, 
<!-- under contract MIP-9710130 
under contract 961294.
--> 
and by CISM (Center for Integrated Space Microsystems) at JPL,
<p>
<b>  <a href="../default.htm">
Israel Koren, </a> </b>     <i>Professor</i> 
<p>
<A href="people.html"> People</A> that were involved in this project
<p>
<A href="yotslides.ps"> Tutorial: "Yield: Statistical Modeling
and Enhancment Techniques," (PS format) </A> 
(or <A href="yotslides.pdf"> PDF format)</A> presented at the 
Yield Optimization and Test (YOT'01) Workshop, Nov. 2001.
<p>
<A href="cism/jpl498.html"> Presentation at JPL,</A>
System-on-a-Chip Meeting, April 20-21, 1998.
<P>
Research has focused on the following directions:
<p>
<UL>
<img src="ball.red.gif" alt="*">
Yield models and their verification<p>
<img src="ball.green.gif" alt="*">
Yield Analysis and Estimation Techniques<p>
<IMG src="ball.blue.gif" alt="*">
Yield Enhancement Schemes<p>
<img src="ball.yellow.gif" alt="*">
Reliability of Digital Circuits and Fault-tolerant Mixed-signal 
Circuits.
<p>
<A href="links.html"> Relevant Links</A>
<p>
</UL>
<p>
<CENTER>
<img src="yield-rule2.gif" alt="----------------------------">
</CENTER>
<p>
<H2> List of Yield and Reliability Related Publications
(<a href="../ieee.html"> copyright note </a>) </H2>
<p>
<H3> Journal Papers </H3>
<OL>
<LI> <img src="ball.yellow.gif" alt="*">
M. Singh and I. Koren, ``Fault Sensitivity Analysis and 
Reliability Enhancement of Analog-to-Digital Converters," 
<I> IEEE Trans. on VLSI Systems,</I> pp. 839-852, Nov. 2003.
<A href="../../../../euler.ecs.umass.edu/research/sk-TVLSI-2003.pdf">
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.blue.gif" alt="*">
I. Koren and Z. Koren, 
<a href="enhancement.html#koko00">
"Incorporating Yield Enhancement into the Floorplanning Process,"</A>
<I> IEEE Trans. on Computers, Special Issue on Defect Tolerance in
Digital Systems,</I>, Vol. 49, pp. , June 2000.
<A href="../../../../euler.ecs.umass.edu/research/kk-IEEETC-2000.pdf"> 
(Complete manuscript in pdf format).</A>
<LI> <img src="ball.green.gif" alt="*">
I. Koren and Z. Koren, <a href="analysis.html#kk98">
"Defect Tolerant VLSI Circuits: Techniques and Yield Analysis,"</a>
<I> Proceedings of the IEEE</I>, Vol. 86, pp. 1817-1836, Sept. 1998.
<A href="../../../../euler.ecs.umass.edu/research/kk-IEEEP-1998.pdf">
(Complete manuscript in pdf format).</A>
<LI> <img src="ball.yellow.gif" alt="*">
Z. Chen and I. Koren, <A href=reliability.html#jmsi98>
"Three Layer Routing for Reliability Enhancement,"</a>
<I> Journal of Microelectronic Systems Integration</I>, Vol 5, No
4, pp. 209-219, Dec. 1997.
<A href="../../../../euler.ecs.umass.edu/research/ck-jmsi-1997.pdf">
(Complete manuscript in PDF format).</A>
<LI> <IMG src="ball.blue.gif" alt="*">
Z. Koren and I. Koren, <a href="enhancement.html#floor">
"On the Effect of 
Floorplanning on the Yield of Large Area Integrated Circuits," </a>
<I> IEEE Trans. on VLSI Systems</I>, Vol. 5, pp. 3-14, March 1997.
<A href="../../../../euler.ecs.umass.edu/research/kk-TVLSI-1997.pdf">
(Complete manuscript in pdf format).</A>
<LI> <img src="ball.green.gif" alt="*">
I. A. Wagner and I. Koren, <a href="analysis.html#wk95">
"An Interactive VLSI CAD
Tool for Yield Estimation," </a> <I> IEEE Trans. on Semiconductor 
Manufacturing,</I> Vol. 8, Special Issue on Defect, Fault, and Yield 
Modeling, pp. 130-138, May 1995. 
<A href="../../../../euler.ecs.umass.edu/research/wk-TSM-1995.pdf"> 
(Complete manuscript in pdf format).</A>
<LI> <IMG src="ball.blue.gif" alt="*">
V.K.R. Chiluvuri and I. Koren, <a href="enhancement.html#bstabs">
"Layout Synthesis
Techniques for Yield Enhancement," </a> <I> IEEE Trans. on 
Semiconductor Manufacturing,</I> Vol. 8, Special Issue on Defect, 
Fault, and Yield Modeling, pp. 178-187, May 1995. (Won the 
<a href="best.html"> 1995 Best Paper Award </a> of 
the <I> IEEE Trans. on Semiconductor Manufacturing,</I>
<A href="../../../../euler.ecs.umass.edu/research/ck-TSM-1995.pdf"> 
(Complete text in  PDF format).</A>
<LI> <img src="ball.green.gif" alt="*">
R. Leveugle, Z. Koren, I. Koren, G. Saucier and N. Wehn, <a href=
"analysis.html#hyeti"> "The HYETI Defect Tolerant Microprocessor: A
Practical Experiment and a Cost-Effectiveness Analysis,"</a> 
<I> IEEE Trans. on Computers</I>, Vol. 43, pp. 1398-1406, Dec. 1994.
<A href="../../../../euler.ecs.umass.edu/research/lkks-TC-1994.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.red.gif" alt="*">
I. Koren, Z. Koren and C.H. Stapper, <a href="models.html#kks94">
"A Statistical Study of Defect Maps of Large Area VLSI ICs,"</a> 
<I> IEEE Trans. on VLSI Systems</I>, Vol. 2, pp. 249-256, June 1994.
<A href="../../../../euler.ecs.umass.edu/research/kks-TVLSI-1994.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.red.gif" alt="*">
I. Koren, Z. Koren and C.H. Stapper, <a href="models.html#unified">
"A Unified
Negative Binomial Distribution for Yield Analysis of Defect Tolerant 
Circuits," </a> <I> IEEE Trans. on Computers</I>, Vol. 42, 
pp. 724-437, June 1993. 
<A href="../../../../euler.ecs.umass.edu/research/kks-TC-1993.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.green.gif" alt="*">
I. Koren and A.D. Singh, <a href="analysis.html#kosi90">
"Fault Tolerance in VLSI Circuits,"</a> <I> Computer</I>, 
Special Issue on Fault-Tolerant 
Systems, Vol. 23, pp. 73-83, July 1990.
<A href="../../../../euler.ecs.umass.edu/research/ks-comp-1990.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.red.gif" alt="*">
Z. Koren and I. Koren, <a href="models.html#flor90"> "A Unified 
Approach for Yield Analysis of Defect Tolerant Circuits," </a> 
<I> Defect and Fault Tolerance in VLSI Systems</I>, Vol. 2, C.H. 
Stapper, V.K. Jain and G. Saucier (eds.), pp. 33-45, Plenum, 1990.
<LI>
I. Koren and C.H. Stapper (Guest Editors), "Introduction - 
Special Section on High-Yield VLSI Systems," <I> IEEE Trans. on 
Computers</I>, Vol. 38, pp. 481-482, April 1989.
<LI>
I. Koren (ed.), <I> Defect and Fault Tolerance in VLSI Systems</I>,
Vol. 1, Plenum, 1989.
<LI> <img src="ball.red.gif" alt="*">
I. Koren and C.H. Stapper, "Yield Models for Defect Tolerant
VLSI Circuits: A Review," <I> Defect and Fault Tolerance in VLSI
Systems</I>, Vol. 1, I. Koren (ed.), pp. 1-21, Plenum, 1989.
(Reprints of this and five other papers in this list appear in <I> 
Manufacturing Yield Evaluation of VLSI/WSI Systems</I>, B. Ciciani 
(editor), IEEE Computer Society Press, Los Alamitos, 1995,)
<A href="../../../../euler.ecs.umass.edu/research/ks-dft-1989.pdf">
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.green.gif" alt="*">
I. Koren, <a href="analysis.html#oxf">
"The Effect of Scaling on the Yield of VLSI Circuits,"</a>
<I> Yield Modelling and Defect Tolerance in VLSI</I>, W.R. Moore, W. 
Maly and A. Strojwas (Eds.), pp. 91-99, Adam Hillger Ltd., 1988.
<A href="../../../../euler.ecs.umass.edu/research/k-ymdt-1988.pdf">
(Complete manuscript in PDF format).</A>
<LI> <IMG src="ball.blue.gif" alt="*">
I. Koren, Z. Koren and D.K. Pradhan,
"Designing Interconnection Buses in VLSI and WSI for Maximum Yield 
and Minimum Delay," <I> IEEE Journal of Solid-state Circuits,</I> 
Vol. 23, pp. 859-866, June 1988.
<LI>
<img src="ball.red.gif" alt="*">
I. Koren and D. Pradhan, "Modeling the Effect of Redundancy on Yield 
and Performance of VLSI Systems," <I> IEEE Trans.  on Comp.</I>, Vol.
C-36, pp. 344-355, Mar. 1987.
<LI> <IMG src="ball.blue.gif" alt="*">
I. Koren and D.K. Pradhan, "Yield and Performance Enhancement 
Through Redundancy in VLSI and WSI Multi-processor Systems," 
<I> Proc. of IEEE, Special Issue on Fault-Tolerance 
in VLSI</I>, Vol. 74, No. 5, pp. 699-711, May 1986.
<LI> <img src="ball.green.gif" alt="*">
I. Koren and M.A. Breuer, "On Area and Yield Considerations for 
Fault-Tolerant VLSI Processor Arrays," <I> IEEE Trans. on 
Comp.</I>, Vol. C-33, pp. 21-27, Jan. 1984.
</OL>
<CENTER>
<img src="yield-rule2.gif" alt="----------------------------">
</CENTER>
<H3> Refereed Conference Papers </H3>
<OL>
<LI> <img src="ball.yellow.gif" alt="*">
A. Maheshwari, I. Koren and W. Burleson, 
<A href="reliability.html#mako04">
``Accurate Estimation of Soft Error Rate (SER) in VLSI Circuits," 
</A> <i> Proc. of the 2004 IEEE International
Symposium on Defect and Fault Tolerance in VLSI Systems,</i> 
pp. 377-385, October 2004
<A href="../../../../euler.ecs.umass.edu/research/mkb-dft-2004.pdf">
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.yellow.gif" alt="*">
A. Maheshwari, I. Koren and W. Burleson, 
<A href="reliability.html#mako03">
``Techniques for Transient Fault Sensitivity Analysis and Reduction
in VLSI Circuits," </A> <i> Proc. of the 2003 IEEE International
Symposium on Defect and Fault Tolerance in VLSI Systems,</i> 
pp. 597-604, November 2003
<A href="../../../../euler.ecs.umass.edu/research/mkb-dft-2003.pdf">
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.yellow.gif" alt="*">
M. Singh and I. Koren, <A href="reliability.html#siko02">
``Incorporating Fault Tolerance in Analog-to-Digital Converters 
(ADCs)," </A> <i> Proc. of the International Symposium on
Quality of Electronic Design (ISQED'02),</i> pp. 286-291, March 2002.
<A href="../../../../euler.ecs.umass.edu/research/sk-isqed-2002.pdf">
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.yellow.gif" alt="*">
M. Singh and I. Koren, <A href="reliability.html#siko01"> 
``Reliability Enhancement Techniques for Analog-to-Digital 
Converters (ADCs)," </A> <i> Proc. of the 2001 IEEE International 
Symposium on Defect and Fault 
Tolerance in VLSI Systems,</i> pp. 347-353, October 2001.
<A href="../../../../euler.ecs.umass.edu/research/sk-dft-2001.pdf">
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.yellow.gif" alt="*">
I. Koren, G. Chapman and Z. Koren, <A href="reliability.html#kock01">
``Advanced Fault-Tolerance Techniques for a Color Digital
Camera-On-A-Chip,"</A> <i> Proc. of the 2001 IEEE International 
Symposium on Defect and Fault 
Tolerance in VLSI Systems,</i> pp. 3-10, October 2001.
<A href="../../../../euler.ecs.umass.edu/research/kck-dft-2001.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.yellow.gif" alt="*">
M. Singh, R. Rachala and I. Koren, <A href="reliability.html#sirk01">
``Transient Fault Sensitivity Analysis of Analog-to-Digital 
Converters," </A> <i> Proc. of WVLSI 2001,</i> April 2001.
<A href="../../../../euler.ecs.umass.edu/research/srk-wvlsi-2001.pdf">
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.green.gif" alt="*">
R. K. Prasad and I. Koren,<A href="enhancement.html#prko00a">
``Constructive Floorplanning with a Yield Objective,"</A>
<i> Proc. of the International Symposium on Quality of Electronic
Design,</i> pp. 261-266, March 2001.
<A href="../../../../euler.ecs.umass.edu/research/pk-isqed-2000.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.green.gif" alt="*">
R. K. Prasad and I. Koren,<A href="enhancement.html#prko00"> 
``The Effect of Placement on Yield for Standard Cell Designs,"</A> 
<i> Proc. of the 2000 IEEE International Symposium on Defect and 
Fault Tolerance in VLSI Systems,</i> pp. 3-11, October 2000.
<A href="../../../../euler.ecs.umass.edu/research/pk-dft-2000.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.yellow.gif" alt="*">
I. Koren, G. Chapman and Z. Koren, <A href="reliability.html#kock00">
``A Self-Correcting Active Pixel Camera,"</A> 
<i> Proc. of the 2000 IEEE International Symposium on Defect and 
Fault Tolerance in VLSI Systems,</i> pp. 56-64, October 2000.
<A href="../../../../euler.ecs.umass.edu/research/kck-dft-2000.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.blue.gif" alt="*">
I. Koren, ``Should Yield be a Design Objective?" (invited paper),
<i> Proc. of the International Symposium on Quality of Electronic
Design,</i> pp. 115-120, March 2000.
<A href="../../../../euler.ecs.umass.edu/research/k-isqed-2000.pdf">
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.green.gif" alt="*">
A. Venkataraman and I. Koren, <A href="analysis.html#vkdft99">
"Determination of yield bounds prior to routing,"</A> <I> Proc. of 
the 1999 IEEE International Symposium on Defect and Fault Tolerance 
in VLSI Systems, </I> pp. 4-13, November 1999.
<A href="../../../../euler.ecs.umass.edu/research/vk-dft-1999.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.green.gif" alt="*">
I. Koren and Z. Koren, 
<A href="enhancement.html#kkdft98">
"Yield and Routing Objectives in Floorplanning," </A> <I> Proc. of 
the 1998 IEEE International Symposium on Defect and Fault Tolerance 
in VLSI Systems, </I> pp. 28-36, November 1998.
<A href="../../../../euler.ecs.umass.edu/research/kk-dft-1998.pdf">
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.green.gif" alt="*">
I. Koren and Z. Koren, 
<A href="analysis.html#kkdft97">
"Analysis of a Hybrid Defect-Tolerance Scheme for High-Density
Memory ICs,"</A> <I> Proc. of the 1997 IEEE International Symposium
on Defect and Fault Tolerance in VLSI Systems, </I> 
pp. 166-174, October 1997.
<A href="../../../../euler.ecs.umass.edu/research/kk-dft-1997.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.yellow.gif" alt="*">
Z. Chen and I. Koren, <A href="reliability.html#dft97">
"Crosstalk Minimization in Three-Layer HVH Channel Routing,"</A>
<I> Proc. of the 1997 IEEE International Symposium on Defect and 
Fault Tolerance in VLSI Systems</I>,  pp. 38-42, October 1997.
<A href="../../../../euler.ecs.umass.edu/research/ck-dft-1997.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <IMG src="ball.blue.gif" alt="*">
A. Venkataraman, H. Chen and I. Koren, 
<a href="enhancement.html#spie.a97">
"Yield Enhanced Routing for High-Performance VLSI Designs," </a>
<I> Proc. of the Microelectronics Manufacturing Yield, Reliability 
and Failure Analysis, SPIE'97, </I> pp. 50-60, October 1997.
<LI> <img src="ball.yellow.gif" alt="*">
Z. Chen and I. Koren, <A href=reliability.html#spie97>
"Technology Mapping for Hot-Carrier Reliability Enhancement,"</A>
<I> Proc. of the Microelectronics Manufacturing Yield, Reliability 
and Failure Analysis, SPIE'97,</I> pp. 42-50, October 1997.
<A href="../../../../euler.ecs.umass.edu/research/ck-spie-1997.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.yellow.gif" alt="*">
Z. Chen and I. Koren, <A href=reliability.html#dft96>
"Layer Reassignment for Antenna Effect
Minimization in 3-Layer Channel Routing,"</A> <I> Proc. of
the 1996 IEEE International Symposium on Defect and Fault Tolerance
in VLSI Systems</I>, pp. 76-84, November 1996.
<A href="../../../../euler.ecs.umass.edu/research/ck-dft-1996.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <img src="ball.yellow.gif" alt="*">
A. Venkataraman and I. Koren, "Trade-offs between Yield 
and Reliability Enhancement," <I> Proc. of the 1996
IEEE International Symposium on Defect and Fault Tolerance in VLSI
Systems</I>, pp. 67-75, November 1996.
<A href="../../../../euler.ecs.umass.edu/research/vk-dft-1996.pdf">
(Complete manuscript in PDF format).</A>
<LI> <IMG src="ball.blue.gif" alt="*">
V.K.R. Chiluvuri and I. Koren, "Wire Length and Via Reduction
for Yield Enhancement," <I> Proc. of the 1996 SPIE Microelectronics 
Manufacturing Conference,</I> pp. 103-111, Austin, Texas, Oct. 1996.
<LI> <img src="ball.green.gif" alt="*">
I. Koren and Z. Koren, <a href="analysis.html#isis96">
"Yield Analysis of a 
Novel Scheme for Defect-Tolerant Memories,"</a> <I> Proc. of the 1996
IEEE International Conference on Innovative Systems in Silicon,</I> 
pp. 269-278, Austin, Texas, October 1996.
<LI> <img src="ball.yellow.gif" alt="*">
I. Koren, "Catastrophic Yield, Parametric Yield and Reliability: 
Can We Still View Them as Disjoint Issues?," invited paper,
<I> Proc. of the 5th ACM/SIGDA Physical Design Workshop</I>, pp.
207-209, April 1996.
<LI>
B. Iyer, R. Karri and I. Koren, "Phantom Redundancy: A
High-Level Synthesis Technique for Manufacturability," <I> Proc. of
ICCAD-95, The Internl. Conference on CAD,</I> pp. 658-661, Nov. 1995.
<LI> <img src="ball.yellow.gif" alt="*">
I. A. Wagner and I. Koren, <a href="reliability.html#wako95">
"The Effect of Spot Defects on the Parametric Yield of Long 
Interconnection Lines,"</a>
<I> Proc. of the 1995 IEEE Internl. Workshop on Defect
and Fault Tolerance in VLSI Systems</I>, pp. 46-54, November 1995.
<A href="../../../../euler.ecs.umass.edu/research/wk-dft-1995.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <IMG src="ball.blue.gif" alt="*">
Z. Chen and I. Koren, <A href=enhancement.html#dft95>
"Layer Assignment for Yield Enhancement,"</A>
<I> Proc. of the 1995 IEEE Internl. Workshop on Defect
and Fault Tolerance in VLSI Systems</I>, pp. 173-180, November 1995.
<A href="../../../../euler.ecs.umass.edu/research/ck-dft-1995.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <IMG src="ball.blue.gif" alt="*">
V.K.R. Chiluvuri and I. Koren, <a href="enhancement.html#issm95">
"Yield 
Enhancement vs.  Performance Improvement in VLSI Circuits," </a> <I> 
Proc. of ISSM-95, The Intern. Sympos. on Semiconductor Manufacturing
</I>, pp. 28-31, Austin, Sept. 1995.
<LI> <IMG src="ball.blue.gif" alt="*">
Z. Chen and I. Koren,
<A href=enhancement.html#asap95> "Techniques for Yield Enhancement of
VLSI Adders,"</A> <I> Proc. of ASAP 95 - the Internl. Conference
on Application-Specific Array Processors,</I> pp. 222-229, July 1995.
<A href="../../../../euler.ecs.umass.edu/research/ck-asap-1995.pdf"> 
(Complete manuscript in PDF format).</A> 
<LI> <IMG src="ball.blue.gif" alt="*">
Z. Koren and I. Koren, "The Impact of Floorplanning on the 
Yield of Fault-Tolerant ICs," <I> Proc. of Internl. Conf. on
Wafer Scale Integration</I>, pp. 329-338, Jan. 1995.
<LI> <img src="ball.green.gif" alt="*">
Z. Chen and I. Koren,
<A href=analysis.html#dft94>"A Yield Study of VLSI Adders,"</A>
<I> Proc. of the 1994 IEEE Internl. Workshop on Defect and Fault 
Tolerance in VLSI Systems</I>, pp. 239-245, Oct. 1994.
<A href="../../../../euler.ecs.umass.edu/research/ck-dft-1994.pdf"> 
(Complete manuscript in PDF format).</A>
<LI> <IMG src="ball.blue.gif" alt="*">
V.K.R. Chiluvuri, I. Koren and J. L. Burns, "The Effect of Wire
Length Minimization on Yield," <I> Proc. of the 1993 IEEE Internl. 
Workshop on Defect and Fault Tolerance in VLSI Systems</I>, 
pp. 97-105, October 1994.
<LI> <img src="ball.green.gif" alt="*">
I. A. Wagner and I. Koren, "An Interactive Yield Estimator as a VLSI
CAD tool," <I> Proc. of the 1993 IEEE Internl. Workshop on Defect
and Fault Tolerance in VLSI Systems</I>, pp. 167-174, October 1993.
<LI> <IMG src="ball.blue.gif" alt="*">
V.K.R. Chiluvuri and I. Koren, "Topological Optimization of PLAs for 
Yield Enhancement," <I> Proc. of the 1993 IEEE Internl. Workshop on
Defect and Fault Tolerance in VLSI Systems</I>, pp. 175-182, October 
1993.
<LI> <IMG src="ball.blue.gif" alt="*">
Z. Koren and I. Koren, "Does the Floorplan of a Chip Affect Its
Yield?" <I> Proc. of the 1993 IEEE Internl. Workshop on Defect and 
Fault Tolerance in VLSI Systems</I>, pp. 159-166, October 1993.
<LI> <IMG src="ball.blue.gif" alt="*">
V.K.R. Chiluvuri and I. Koren, "New Routing and Compaction Strategies
for Yield Enhancement," <I> Proc. of the 1992 IEEE Internl. Workshop 
on Defect and Fault Tolerance in VLSI Systems</I>, pp. 325-334,
November 1992.
<LI> <IMG src="ball.blue.gif" alt="*">
W. Che and I. Koren, "Fault Spectrum Analysis for Fast Spare
Allocation in Reconfigurable Arrays," <I> Proc. of the 1992 IEEE 
Internl. Workshop on Defect and Fault Tolerance in VLSI Systems</I>, 
pp. 60-69, November 1992.
<LI> <img src="ball.green.gif" alt="*">
I. Koren, Z. Koren and C.H. Stapper, "Analysis of Defect Maps of
Large Area VLSI ICs," <I> Proc. of the 1992 IEEE Internl. Workshop on
Defect and Fault Tolerance in VLSI Systems</I>, pp. 267-276, Nov. 
1992.
<LI>
Z. Koren and I. Koren, "A Model for Enhanced Manufacturability
of Defect Tolerant Integrated Circuits," <I> Proc. of the 1991 IEEE
Internl. Workshop on Defect and Fault Tolerance in VLSI Systems</I>, 
pp. 81-92, November 1991.
<LI>
<img src="ball.green.gif" alt="*">
I. Koren, "Projecting the Yield of Defect Tolerant ICs,"
invited paper, Proc. of the IEICE Fault Tolerant Systems Workshop in
Japan, Vol. 91, No. 122, FTCS 91-25, pp. 47-54, July 1991.
<LI>
<img src="ball.green.gif" alt="*">
I. Koren, Z. Koren and C.H. Stapper, "Employing the Unified
Negative Binomial Distribution for Yield Analysis of Empirical Data,"
<I> Proc. of the 1990 IEEE Internl. Workshop on Defect and 
Fault Tolerance in VLSI Systems</I>, Grenoble, Nov. 1990.
<LI>
<IMG src="ball.blue.gif" alt="*">
J-J. Shen and I. Koren, "Yield Enhancement Designs for WSI Cube
Connected Cycles," <I> Proc. of Internl. Conf. on Wafer
Scale Integration</I>, pp. 289-298, Jan. 1989.
<LI> <IMG src="ball.blue.gif" alt="*">
I. Koren and D.K. Pradhan, "Introducing Redundancy into VLSI 
Designs for Yield and Performance Enhancement," <I> Proc.
of the 15th Internl. Symp. on Fault-Tolerant Computing</I>, 
pp. 330-335, June 1985.
</OL>
<CENTER>
<img src="yield-rule2.gif" alt="----------------------------">
</CENTER>
<p>
<address>
   koren 'at' euler.ecs.umass.edu <br>
   Last update: December 30, 2002
</address>
</TABLE>
</BODY>
</HTML>
