Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9bffd213cd0246b98c74d012661070a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behav of entity xil_defaultlib.serial_adder [serial_adder_default]
Compiling architecture behavior of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
