#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct 11 00:04:38 2023
# Process ID: 326241
# Current directory: /home/duguid/RedPitaya-FPGA
# Command line: vivado -source red_pitaya_vivado_project_Z10.tcl -tclargs v0.94 
# Log file: /home/duguid/RedPitaya-FPGA/vivado.log
# Journal file: /home/duguid/RedPitaya-FPGA/vivado.jou
#-----------------------------------------------------------
start_gui
source red_pitaya_vivado_project_Z10.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/duguid/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/new
close [ open /home/duguid/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/new/led.vhd w ]
add_files /home/duguid/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/new/led.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
ls
cd ..
ls
cd Examples
ls
source /home/duguid/RedPitaya-FPGA/prj/Examples/make_project.tcl
update_compile_order -fileset sources_1
current_project redpitaya
open_bd_design {/home/duguid/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/system.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
source /home/duguid/RedPitaya-FPGA/prj/Examples/make_project.tcl
open_bd_design {/home/duguid/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
regenerate_bd_layout
regenerate_bd_layout
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/duguid/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/system.bd]
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {/home/duguid/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/system.bd}
open_bd_design {/home/duguid/RedPitaya-FPGA/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_nets xadc_ip2intc_irpt] [get_bd_intf_nets axi_protocol_converter_0_M_AXI] [get_bd_intf_nets Vp_Vn_1] [get_bd_intf_nets Vaux0_1] [get_bd_intf_nets Vaux1_1] [get_bd_intf_nets Vaux8_1] [get_bd_intf_nets Vaux9_1] [get_bd_cells xadc]
delete_bd_objs [get_bd_intf_nets axi_register_slice_0_M_AXI] [get_bd_cells axi_protocol_converter_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP1] [get_bd_nets proc_sys_reset_0_interconnect_aresetn] [get_bd_cells axi_register_slice_0]
delete_bd_objs [get_bd_nets xlconstant_dout] [get_bd_cells proc_sys_reset]
set_property location {4.5 1030 567} [get_bd_cells util_ds_buf_0]
copy_bd_objs /  [get_bd_cells {util_ds_buf_0}]
copy_bd_objs /  [get_bd_cells {util_ds_buf_0}]
set_property location {3 1323 575} [get_bd_cells util_ds_buf_2]
set_property location {2 1024 721} [get_bd_cells util_ds_buf_1]
set_property location {1.5 776 449} [get_bd_cells util_ds_buf_0]
set_property location {2 803 583} [get_bd_cells util_ds_buf_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
delete_bd_objs [get_bd_cells xlconstant]
regenerate_bd_layout
delete_bd_objs [get_bd_nets processing_system7_0_fclk_clk0]
connect_bd_net [get_bd_pins processing_system7/FCLK_CLK0] [get_bd_pins c_counter_binary_0/CLK]
regenerate_bd_layout
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins c_counter_binary_0/Q]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets s_axi_hp3_1]
delete_bd_objs [get_bd_intf_nets s_axi_hp2_1]
delete_bd_objs [get_bd_intf_nets s_axi_hp1_1]
delete_bd_objs [get_bd_intf_nets s_axi_hp0_1]
delete_bd_objs [get_bd_nets m_axi_gp0_aclk_1]
delete_bd_objs [get_bd_nets s_axi_hp0_aclk]
delete_bd_objs [get_bd_nets processing_system7_0_fclk_clk3]
delete_bd_objs [get_bd_nets processing_system7_0_fclk_clk1]
delete_bd_objs [get_bd_nets processing_system7_0_fclk_clk2]
delete_bd_objs [get_bd_nets processing_system7_0_fclk_reset1_n]
delete_bd_objs [get_bd_nets processing_system7_0_fclk_reset0_n]
delete_bd_objs [get_bd_nets processing_system7_0_fclk_reset2_n]
delete_bd_objs [get_bd_nets processing_system7_0_fclk_reset3_n]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
delete_bd_objs [get_bd_intf_nets processing_system7_SPI_0]
delete_bd_objs [get_bd_intf_nets processing_system7_GPIO_0]
delete_bd_objs [get_bd_nets s_axi_hp1_aclk]
delete_bd_objs [get_bd_nets s_axi_hp2_aclk]
delete_bd_objs [get_bd_nets s_axi_hp3_aclk]
connect_bd_net [get_bd_pins processing_system7/S_AXI_HP0_ACLK] [get_bd_pins processing_system7/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7/S_AXI_GP0_ACLK] [get_bd_pins processing_system7/FCLK_CLK0]
regenerate_bd_layout
create_bd_port -dir O -from 1 -to 0 daisy_p_o
copy_bd_objs /  [get_bd_ports {daisy_p_o}]
set_property location {820 516} [get_bd_ports daisy_p_o1]
set_property name daisy_n_o [get_bd_ports daisy_p_o1]
create_bd_port -dir O -from 1 -to 0 -type clk OBUFF_DS_P
undo
set_property -dict [list CONFIG.C_BUF_TYPE {OBUFDS}] [get_bd_cells util_ds_buf_2]
connect_bd_net [get_bd_ports daisy_p_o] [get_bd_pins util_ds_buf_2/OBUF_DS_P]
connect_bd_net [get_bd_ports daisy_n_o] [get_bd_pins util_ds_buf_2/OBUF_DS_N]
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_3
endgroup
set_property CONFIG.C_BUFGCE_DIV 2 [get_bd_cells /util_ds_buf_3]
close_project
regenerate_bd_layout
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
regenerate_bd_layout
