Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh