<!doctype html>
<html lang="en">	
<head>
	<meta charset="utf-8"/>
	<title>Home- Thanh Dinh Ta - Verimag</title>	
	<meta name="author" content="Thanh Dinh Ta">
	
	<link rel="stylesheet" href="http://www-verimag.imag.fr/~tat/css/main.css" type="text/css" />
</head>
	
<body>

    <div class="container">
	  
	  <header role="banner">
	    <div class="feeds">
	    </div>
	      <nav class="pages">
			  <a href="http://www-verimag.imag.fr/~tat/index.html">Home</a>
-			  <a href="http://www-verimag.imag.fr/~tat/pages/curriculum-vitae.html">Curriculum Vitae</a>
-			  <a href="http://www-verimag.imag.fr/~tat/pages/research.html">Research</a>
	      </nav>
		<a href="http://www-verimag.imag.fr/~tat" class="title">Thanh Dinh Ta - Verimag</a>
      </header>
	
	  <div class="wrapper">

		  <div role="main" class="content">

<h2>About</h2>
<div class="section" id="about">
	<p>
		I am a postdoctoral researcher at Joseph Fourier University, working in the <a href="http://www-verimag.imag.fr/PACSS-members.html?lang=en">PACSS</a> group at the laboratory Verimag. I have completed my PhD at Lorraine University, in the <a href="http://carte.loria.fr/">CARTE</a> group at the laboratory Loria.
	</p>	
	<p>
		My research focuses on the binary code analysis and on the detection of malwares. I am interested in formal models of programs and their applications in extracting high-level properties from obfuscated binary codes.
	</p>
</div>

<h2>Publications</h2>
<div class="section" id="publication">
	<div class="span1 columns"><strong>SANER 2016</strong></div>
	
</div>

<!-- <div class="section" id="about-me">
<h2>About me</h2>
<ul class="simple">
<li>PhD student under the supervision of <a class="reference external" href="http://www-verimag.imag.fr/~potet/">Marie-Laure Potet</a> and Philippe de Choudens (Evaluator at the Leti-ITSEF).</li>
<li>CEA Grenoble</li>
<li>E-mail: louis (dot) dureuil (at) cea (dot) fr</li>
<li>Phone: +33 673 084 190</li>
</ul>
</div>
<div class="section" id="topics">
<h2>Topics</h2>
<ul class="simple">
<li>Security: Consequences of fault Injection in smartcards<ul>
<li>Fault tolerance</li>
<li>Perturbation attacks</li>
<li>Smartcard simulation</li>
</ul>
</li>
<li>Code Analysis<ul>
<li>Binary code analysis</li>
<li>Static code analysis</li>
<li>Concrete-Symbolic (concolic) code analysis</li>
</ul>
</li>
<li>Compilation<ul>
<li>Just-In-Time compilation</li>
<li>LLVM toolchain</li>
<li>Language design</li>
</ul>
</li>
</ul>
</div>
		

		  </div>	
		  
	  </div> -->

      <footer>
		<p role="contentinfo">
		  Powered by <a href="http://alexis.notmyidea.org/pelican/">pelican</a>. Theme <a href="https://github.com/fle/pelican-sober">pelican-sober</a>.
    	</p>

	  </footer>	

	</div>
	

</body>
</html>