read -sv run_verilog_mid/adder_32b_9_85_77a64fbe81ffc2afa332f104b10264c3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_85_77a64fbe81ffc2afa332f104b10264c3_yosys.v
