DSCH 3.5
VERSION 7/8/2023 5:42:32 PM
BB(31,16,199,155)
SYM  #button
BB(31,16,39,25)
TITLE 35 20  #A
MODEL 59
PROP                                                                                                                                    
REC(32,17,6,6,r)
VIS 1
PIN(35,25,0.000,0.000)A
LIG(35,24,35,25)
LIG(31,16,39,16)
LIG(31,24,31,16)
LIG(39,24,31,24)
LIG(39,16,39,24)
LIG(32,17,38,17)
LIG(32,23,32,17)
LIG(38,23,32,23)
LIG(38,17,38,23)
FSYM
SYM  #light
BB(193,70,199,84)
TITLE 195 84  #light1
MODEL 49
PROP                                                                                                                                    
REC(194,71,4,4,r)
VIS 1
PIN(195,85,0.000,0.000)out1
LIG(198,76,198,71)
LIG(198,71,197,70)
LIG(194,71,194,76)
LIG(197,81,197,78)
LIG(196,81,199,81)
LIG(196,83,198,81)
LIG(197,83,199,81)
LIG(193,78,199,78)
LIG(195,78,195,85)
LIG(193,76,193,78)
LIG(199,76,193,76)
LIG(199,78,199,76)
LIG(195,70,194,71)
LIG(197,70,195,70)
FSYM
SYM  #button
BB(156,145,164,154)
TITLE 160 150  #button3
MODEL 59
PROP                                                                                                                                    
REC(157,147,6,6,r)
VIS 1
PIN(160,145,0.000,0.000)in3
LIG(160,146,160,145)
LIG(164,154,156,154)
LIG(164,146,164,154)
LIG(156,146,164,146)
LIG(156,154,156,146)
LIG(163,153,157,153)
LIG(163,147,163,153)
LIG(157,147,163,147)
LIG(157,153,157,147)
FSYM
SYM  #HA
BB(70,25,110,55)
TITLE 80 18  #HA
MODEL 6000
PROP                                                                                                                                    
REC(75,30,30,20,r)
VIS 5
PIN(70,45,0.000,0.000)B
PIN(70,35,0.000,0.000)A
PIN(110,45,0.006,0.002)CA
PIN(110,35,0.006,0.002)SUM
LIG(70,45,75,45)
LIG(70,35,75,35)
LIG(105,45,110,45)
LIG(105,35,110,35)
LIG(75,30,75,50)
LIG(75,30,105,30)
LIG(105,30,105,50)
LIG(105,50,75,50)
VLG module HA( B,A,CA,SUM);
VLG input B,A;
VLG output CA,SUM;
VLG wire ;
VLG xor #(2) xor2_1(SUM,A,B);
VLG and #(2) and2_2(CA,A,B);
VLG endmodule
FSYM
SYM  #button
BB(166,145,174,154)
TITLE 170 150  #button3
MODEL 59
PROP                                                                                                                                    
REC(167,147,6,6,r)
VIS 1
PIN(170,145,0.000,0.000)in3
LIG(170,146,170,145)
LIG(174,154,166,154)
LIG(174,146,174,154)
LIG(166,146,174,146)
LIG(166,154,166,146)
LIG(173,153,167,153)
LIG(173,147,173,153)
LIG(167,147,173,147)
LIG(167,153,167,147)
FSYM
SYM  #HS
BB(70,60,110,90)
TITLE 80 53  #HS
MODEL 6000
PROP                                                                                                                                    
REC(75,65,30,20,r)
VIS 5
PIN(70,70,0.000,0.000)A
PIN(70,80,0.000,0.000)B
PIN(110,80,0.006,0.002)BO
PIN(110,70,0.006,0.002)DIFF
LIG(70,70,75,70)
LIG(70,80,75,80)
LIG(105,80,110,80)
LIG(105,70,110,70)
LIG(75,65,75,85)
LIG(75,65,105,65)
LIG(105,65,105,85)
LIG(105,85,75,85)
VLG module HS( A,B,BO,DIFF);
VLG input A,B;
VLG output BO,DIFF;
VLG wire w5,;
VLG xor #(1) xor2_1(DIFF,A,B);
VLG and #(1) and2_2(BO,w5,B);
VLG not #(1) inv_3(w5,A);
VLG endmodule
FSYM
SYM  #button
BB(146,145,154,154)
TITLE 150 150  #button3
MODEL 59
PROP                                                                                                                                    
REC(147,147,6,6,r)
VIS 1
PIN(150,145,0.000,0.000)in3
LIG(150,146,150,145)
LIG(154,154,146,154)
LIG(154,146,154,154)
LIG(146,146,154,146)
LIG(146,154,146,146)
LIG(153,153,147,153)
LIG(153,147,153,153)
LIG(147,147,153,147)
LIG(147,153,147,147)
FSYM
SYM  #Comparator
BB(75,95,95,135)
TITLE 85 88  #Comparator
MODEL 6000
PROP                                                                                                                                    
REC(80,100,10,30,r)
VIS 5
PIN(75,105,0.000,0.000)A
PIN(75,115,0.000,0.000)B
PIN(95,125,0.006,0.002)L
PIN(95,115,0.006,0.002)G
PIN(95,105,0.006,0.002)E
LIG(75,105,80,105)
LIG(75,115,80,115)
LIG(90,125,95,125)
LIG(90,115,95,115)
LIG(90,105,95,105)
LIG(80,100,80,130)
LIG(80,100,90,100)
LIG(90,100,90,130)
LIG(90,130,80,130)
VLG module Comparator( A,B,L,G,E);
VLG input A,B;
VLG output L,G,E;
VLG wire w5,w8;
VLG not #(1) inv_1(w5,A);
VLG not #(1) inv_2(w8,B);
VLG xnor #(2) xnor2_3(E,A,B);
VLG and #(2) and2_4(G,w8,A);
VLG and #(2) and2_5(L,B,w5);
VLG endmodule
FSYM
SYM  #nor2
BB(75,135,110,155)
TITLE 95 145  #|
MODEL 302
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(75,140,0.000,0.000)a
PIN(75,150,0.000,0.000)b
PIN(110,145,0.009,0.003)s
LIG(75,150,88,150)
LIG(87,152,83,155)
LIG(102,147,99,151)
LIG(103,145,102,147)
LIG(102,143,103,145)
LIG(99,139,102,143)
LIG(94,136,99,139)
LIG(99,151,94,154)
LIG(94,154,83,155)
LIG(83,135,94,136)
LIG(89,148,87,152)
LIG(83,135,87,138)
LIG(87,138,89,142)
LIG(89,142,90,145)
LIG(90,145,89,148)
LIG(75,140,88,140)
LIG(107,145,110,145)
LIG(105,145,105,145)
VLG nor nor2(s,a,b);
FSYM
SYM  #button
BB(41,16,49,25)
TITLE 45 20  #B
MODEL 59
PROP                                                                                                                                    
REC(42,17,6,6,r)
VIS 1
PIN(45,25,0.000,0.000)B
LIG(45,24,45,25)
LIG(41,16,49,16)
LIG(41,24,41,16)
LIG(49,24,41,24)
LIG(49,16,49,24)
LIG(42,17,48,17)
LIG(42,23,42,17)
LIG(48,23,42,23)
LIG(48,17,48,23)
FSYM
SYM  #MUX_8_1
BB(135,35,195,135)
TITLE 145 28  #MUX_8_1
MODEL 6000
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 5
PIN(150,135,0.000,0.000)S0
PIN(170,135,0.000,0.000)S2
PIN(160,135,0.000,0.000)S1
PIN(135,115,0.000,0.000)i7
PIN(135,105,0.000,0.000)i6
PIN(135,95,0.000,0.000)i5
PIN(135,85,0.000,0.000)i4
PIN(135,75,0.000,0.000)i3
PIN(135,65,0.000,0.000)i2
PIN(135,55,0.000,0.000)i1
PIN(135,45,0.000,0.000)i0
PIN(195,85,0.006,0.002)out1
LIG(150,130,150,135)
LIG(170,130,170,135)
LIG(160,130,160,135)
LIG(135,115,140,115)
LIG(135,105,140,105)
LIG(135,95,140,95)
LIG(135,85,140,85)
LIG(135,75,140,75)
LIG(135,65,140,65)
LIG(135,55,140,55)
LIG(135,45,140,45)
LIG(190,85,195,85)
LIG(140,40,140,130)
LIG(140,40,190,40)
LIG(190,40,190,130)
LIG(190,130,140,130)
VLG module MUX_8_1( S0,S2,S1,i7,i6,i5,i4,i3,
VLG i2,i1,i0,out1);
VLG input S0,S2,S1,i7,i6,i5,i4,i3;
VLG input i2,i1,i0;
VLG output out1;
VLG wire w9,w12,w15,w16,w17,w18,;
VLG mux #(1) mux_1(w9,i0,i1,S0);
VLG mux #(1) mux_2(w12,i2,i3,S0);
VLG mux #(1) mux_3(w15,i4,i5,S0);
VLG mux #(1) mux_4(w16,i6,i7,S0);
VLG mux #(1) mux_5(w17,w9,w12,S1);
VLG mux #(1) mux_6(w18,w15,w16,S1);
VLG mux #(1) mux_7(out1,w17,w18,S2);
VLG endmodule
FSYM
CNC(45 35)
CNC(35 115)
CNC(45 105)
CNC(35 80)
CNC(45 70)
CNC(35 45)
CNC(45 35)
LIG(170,135,170,145)
LIG(160,135,160,145)
LIG(150,135,150,145)
LIG(110,145,135,145)
LIG(135,115,135,145)
LIG(125,105,125,125)
LIG(45,140,75,140)
LIG(75,150,35,150)
LIG(135,105,125,105)
LIG(95,125,125,125)
LIG(120,95,135,95)
LIG(75,115,35,115)
LIG(120,95,120,115)
LIG(35,115,35,150)
LIG(75,105,45,105)
LIG(95,115,120,115)
LIG(115,85,135,85)
LIG(45,105,45,140)
LIG(70,80,35,80)
LIG(115,105,115,85)
LIG(35,80,35,115)
LIG(70,70,45,70)
LIG(95,105,115,105)
LIG(45,70,45,105)
LIG(70,45,35,45)
LIG(35,25,35,45)
LIG(35,45,35,80)
LIG(120,75,135,75)
LIG(45,25,45,35)
LIG(45,35,45,70)
LIG(120,80,120,75)
LIG(45,35,70,35)
LIG(110,80,120,80)
LIG(120,65,135,65)
LIG(110,35,135,35)
LIG(135,35,135,45)
LIG(110,45,110,55)
LIG(135,55,110,55)
LIG(110,70,120,70)
LIG(120,70,120,65)
FFIG D:\VLSI_COURSE\ALU_1_bit.sch
