<p> </p><p><u>Results</u></p><p>Ncore 3 on Symphony/Maestro presented to Board of Directors and approved as new direction for Engineering.</p><p> </p><p><u>Highlights</u></p><ul><li>Successful Board of Directors meeting hosted at Austin R&amp;D Center.  Great job Austin team for being such great hosts and building confidence in our overall direction.</li></ul><p> </p><p><u>Lowlights</u></p><p><u> </u></p><ul><li>Multiple installation issues seen by our Ncore customers. </li><ul><li>Expanding environment to test Xephyr fixes on all 6.* CentOS versions.</li></ul></ul><p> </p><p><u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Released final 0.7 version of the Symphony HW Architecture spec.</li><li>Held discussions about what changes need to be made to incorporated into the Symphony HW Spec to support the Ncore project.</li><li>Continued defining Light-Weight Transport facility signaling and packet formats needed to carry Ncore messages.</li><li>Presented an overview of Symphony to Board Members during their visit to Austin.</li><li>Federico Angiolini delivered packaged iNoCs and began reviewing Symphony/Maestro specifications.</li></ul><li>Ncore3.0 / Sonata</li><ul><li>Oski Interlock:</li><ul><li>Oski expects to complete long runs on configurations 1 – 3 by next Friday. Configurations 4 and 5 will extend beyond.</li></ul><li>Defined and documented translation of AXI transactions to CHI and Concerto command messages.</li><li>Defined a new DTW flow and identified DCE/DMI/Snoop microarchitectural mechanisms to make it work efficiently.</li><li>Continued updating the CMPS document for Concerto C.</li><li>Still working with the issue of how to get a handle on microarchitectural parameters for Ncore.</li></ul></ul></ul><p> </p><ul><li>Software</li><ul><li>Ncore 2.5</li><ul><li>Built VMs for testing Xephyr fixes on all 6.* CentOS versions.</li><li>Built Ncore2.5_ir1 with new HW to test errata fixes (CONC-3724 &amp; CONC-3723).</li></ul><li>Ncore 3.0</li><ul><li>Started time-boxing SW deliverables with Engineering staff for new Ncore 3.0 on Symphony/Maestro.</li><li>First drafts/thoughts about SW implications</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Advanced training and examples on EQML (Coding already started but there’s a need for recurrent pattern implementations)</li><li>All 4 modules are being implemented in EQML (AIU near complete)</li><li>Synchronization and driving of deliverables from the SNPS Platform Architect®</li><li>Delivered Ncore 2.5 (internal alpha version) to PA® team.</li><li>Delivered first version of Alberto® parameter sweeper/validator to PA® team</li><li>Suggested performance enhancements solutions to the PA® team (They delivered corrected code)</li><li>Scheduled first code reviews next week (only War room staff, wider audience the week after that)</li></ul><li>Maestro Front-end (Client)</li><ul><li>Added one widget and test in Maestro GUI (combined QTest and CTest for testing)</li><li>Support Tcl console in Maestro GUI (Almost done, need to clean up code before checkin)</li><li>Support stylesheet plugin for Maestro GUI (Almost done, need to add a tcl command to change style on the fly)</li><li>Mockups focused on Virtual Networks; to support multiple VN for one connection, and enhance the display between global connection tab and VN tab</li><li>Start investigating topology view from iNoCs</li><li>First draft of Maestro Kernel Constraint Manager (Tango®) spec/outline</li></ul><li>Maestro Back-end (Server)</li><ul><li>First discussions on backend deliverables</li><li>Qualified TACHL compiler for the back-end tool. </li><li>Verification of availability of metadata data needed by back-end from TACHL</li></ul></ul></ul><p> </p><ul><li>Piano v2.2</li><ul><li>Piano2.2_rc11 with FlexNoC v3.5.3_rc2 remains as final release candidate – no known issues remaining.</li><li>Good progress on Documentation with Piano Quick Start Guide, Piano Editor and Command String User Guide sent out for review.</li><li>Engineering went through NXP Piano flow and through scripted Renesas Piano flow and developed rough proposal for staged Piano testing.</li><li>Expected release date Nov 10, 2017.</li></ul></ul><p> </p><ul><li>Ncore v2.2 (Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301</a>)</li></ul><ul><ul><li>Ncore v2.2 released 10/04/2017.</li><li>No new bugs sourced this week.</li></ul></ul><p> </p><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support and deferred errata from v2.2</li><ul><li>Provided HW for IR release.</li><li>RTL work for DMI read allocate policy: waiting for approval to trigger this.</li><li>Carbon Breker integration complete. A few opens remain before we can call the Eval complete. This includes NCB integration and batch mode running. This is blocked behind Carbon license issues that we are facing and resolving directly with Carbon.</li><li>Customer TB upgrades/bug fixes being made.</li><li>Checker fixes being made</li><li>Easter Eggs and all regressions running on release/v2.X branch.</li><li>Started working on Glissando integration into Easter Egg flow. Blocked by a Glissando bug that we are waiting on a fix for.</li><li>Working on RAL integration at system level testbench as well as the customer testbench.</li></ul></ul><p><u> </u></p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">29-Oct</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">96</p></td></tr><tr><td class="confluenceTd"><p align="right">30-Oct</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">31-Oct</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">1-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">2-Nov</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right">98</p></td></tr></tbody></table></div><p>             </p><ul><li>Ncore v3.0</li><ul><li>Getting Structured FrameMaker templates ready for 3.0 documentation</li><ul><li>Working on documentation timeline</li></ul><li>All module micro arch in progress</li><ul><li>Discussions on possible changes for DMI simplification with a single flow for both coherent and non-coherent</li><li>DII  ordering discussions</li><li>CHI-AIU formal review scheduled for Monday.  (moved from Thursday due to availability) </li></ul><li>Micro-Arch 0.7 slip due arch open items and change in direction.</li><li>Discussions on Q channel and memory sleep features</li><li>CCP</li><ul><li>Created configurations for QSLEC evaluation</li></ul><li>Verification</li><ul><li>CHI-BFM and CHI-TB work started. On hold.</li><li>DMI scoreboard changes in progress.</li><li>System BFM (used for all AIU testbenches) being worked on.</li><li>Multiple CCTI ports implementation in progress.</li></ul></ul></ul><p> </p><ul><ul><li>Key Deliverables</li><ul><li><em>Will be updated based on new Ncore 3 direction.</em></li></ul></ul></ul><p> </p><ul><li>Infrastructure</li><ul><li>Rsim support for LLC complete. Going to use this example to train Symphony DV engineers.</li><li>DavidC is going to Austin week of Nov 13 to set-up Symphony verification on rsim.</li></ul></ul><p> </p><ul><li>Coda Cache</li><ul><li>Updated time boxes and created detailed implementation schedule with sprints <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=planning&amp;selectedIssue=AR-12" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=planning&amp;selectedIssue=AR-12</a></li><li>Started RTL coding.</li><li>Verification</li><ul><li>LLC is compile clean with agents, environment and top level test bench integrated. Working on scoreboard.</li><li>Worked on test plan to ready it for test plan review.</li></ul></ul></ul><p> </p><ul><li>Audit</li><ul><li>Internal Audit CMMI-Dev introduction scheduled for November 6<sup>th</sup></li></ul></ul><p> </p><p> </p><ul><li>Symphony HW Design</li><ul><li>While team continues to work on the 0.9 architectural milestone (0.7 micro architectural and 0.5 verification), we are also working closely with architects to incorporate changes needed to support NCore project.</li></ul></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=1230" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=1230</a>)</li><ul><li>Discussions regarding integrating non-coherency and coherency network.</li><li>uArch: Working on target ATU spec</li><li>uArch: Added switch arbitration to microarchitecture spec.</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Fixed issue related to locking scheme in switch model.</li><li>Create a proof of concept case to check the ordering on the memory scheduler</li><li>Made percentage of read/write transactions configurable via JSON file</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Started sprint II.</li><li>ATP/CTL VIP - Developed top level env to attach VIP in master and slave mode.</li><li>ATP/CTL VIP - Developed initial sequence and sequencer to send 1-100 phits</li><li>ATP/CTL VIP - Working on driver/agent class with active and passive mode to drive or monitor interface.</li><li>AXI VIP - removed all ACE/SFI related dependencies from VIP</li></ul><li>Key Deliverables</li><ul><li>Symphony planning phase: Design and DV requirements and top level schedule by 10/31.</li><li>Perf modeling QoS support for Arch 0.7 by Sept 9/30  <strong>Done 10/13/2017</strong>.</li><li>Arch 0.9 (0.7 uArch and 0.5 Verification) -&gt; 12/24</li><li>Hiring – 1 Logic, 1 Physical Design. </li></ul></ul></ul><p> </p><ul><ul><li>Top Issues</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Presented Ncore 3 strategic proposal to Board of Directors which was approved.</li><li>Austin visit this past week.  Focused on aligning with Symphony HW team on new Ncore 3 direction and hosting board meeting.</li><li>Providing leadership and direction for Ncore Performance modeling for Ncore v2.5.</li><li>Driving Piano v2.2 release reviews.  Release on track for mid-November.</li><li>Developed Jama Engagement plan with Core Team and held kick-off and discovery with Jama Business representative Erin Wilson.</li><li>Continued engagement with Federico on iNoCs and Topology Synthesis now that Consulting Agreement in place.</li><li>Delivered updated task-list for  DARPA project for Physically Optimized Interconnect Topology Synthesis (POINTS) with resource assignments.</li><li>Finalized roster list for ISO26262 Exida training November 27-30 and notified attendees.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li><strong>Ncore 2.0.1</strong>, <strong>2.2</strong> and 3.0 release schedules and execution.  Improve release quality and build HW/SW Integration capability.</li><li>Deliver CHI/ACE in Ncore v3.0 on Symphony/Maestro with early access Q2’18 and full release Q3’18.</li><li>Symphony Architecture Definition Rev0.9 by EOY in support of Company board commitment.  On track.</li><li>Deliver production quality Piano out of engineering to enable company revenue goals.  Piano2.2 with Ncore support by 8/31/2017.  Trend 11/10/2017.</li><li>Complete NXP Audit in August with internal audit complete 8/25/2017.  Ready but delayed due to NXP auditor availability.</li><li><em>New!</em> Add NC LLC roadmap of products with early access in Q4’17 and v1.0 in Q1’18.  RTL coding in progress.</li><li><em>New!</em> Deliver SystemC Performance Modeling capabilities for MobileEye EyeQ6 by 11/30/2017.  In progress.</li></ul></ul><p> </p><p> </p><p><u>Near term deliverables</u></p><ul><li>Ncore v2.0.1 with Proxy Cache and CMC bug fixes à <strong>Done</strong> <strong>7/02/2017</strong>.</li><li>Ncore v2.2 for Renesas/Samsung AP à release candidate 8/25/2017 and full release 8/31/2017.  <strong>Done 10/04/2017.</strong></li><li>Symphony Scope Definition 6/30/2017 which includes scope of first release à <strong>Done 7/19/2017</strong></li><li>Piano v2.2 with Ncore support 6/30/2017.  Trend now mid-November based on Engineering flow testing, QA testing and documentation.</li><li>Symphony HW Arch Rev0.7 / SW Arch Rev0.5 à 9/30/2017.  <strong>HW Arch Rev0.7 and SW Arch 0.5 (w/Exception) Done 10/13/2017. </strong> HW Rev0.9/SW Rev0.7 by EOY.</li><li>Ncore v3.0 Early Access Release à <em>Updating target schedules based on new direction.</em></li><li>NC LLC v1.0 à Target Q1’18 (Pending bottom’s up schedule).</li><li>Ncore SystemC Performance Modeling capabilities for MobileEye EyeQ6 à 11/30/2017.</li></ul><p> </p><p><u>2017 Travel</u>:</p><p>December Austin TBD.</p><p> </p>