// Seed: 2546511901
module module_0 (
    id_1,
    id_2#(
        .id_3(-1),
        .id_4(1),
        .id_5(id_5)
    )
);
  output wire id_2;
  inout wire id_1;
  always @(1 or negedge 'b0 or posedge (1)) id_2 = 1;
  wire id_6;
  parameter id_7 = 1 !== id_6;
  uwire id_8;
  assign id_1 = 1;
  for (id_9 = id_1; 1'd0; id_6 = ~id_6) for (id_10 = 1; id_8; id_9 = 1) tri1 id_11 = id_9, id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  final id_1 <= 1;
  assign id_2 = id_5;
endmodule
