{"vcs1":{"timestamp_begin":1747651772.101218475, "rt":10.08, "ut":10.22, "st":0.63}}
{"vcselab":{"timestamp_begin":1747651782.252437197, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747651782.684914975, "rt":0.41, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747651771.515030798}
{"VCS_COMP_START_TIME": 1747651771.515030798}
{"VCS_COMP_END_TIME": 1747651783.225143063}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 490216}}
{"vcselab": {"peak_mem": 183888}}
