<?xml version="1.0"?>
<configuration platform="PCH_495">
<!--
XML configuration file for the 495 series PCH
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Information                          -->
  <!--                                      -->
  <!-- #################################### -->
  <info>
    <sku did="0x3481" name="PCH-LP-U" code="PCH_495" longname="Intel 495 series PCH-LP U" />
    <sku did="0x3482" name="PCH-LP-UPrem" code="PCH_495" longname="Intel 495 series PCH-LP Prem-U" />
    <sku did="0x3486" name="PCH-LP-Y" code="PCH_495" longname="Intel 495 series PCH-LP Y" />
    <sku did="0x3487" name="PCH-LP-YPrem" code="PCH_495" longname="Intel 495 series PCH-LP Prem-Y" />
  </info>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Integrated devices                   -->
  <!--                                      -->
  <!-- #################################### -->
  <pci>
  </pci>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory Mapped I/O spaces (MMIO BARs) -->
  <!--                                      -->
  <!-- #################################### -->
  <mmio>
  </mmio>

  <!-- #################################### -->
  <!--                                      -->
  <!-- I/O spaces (I/O BARs)                -->
  <!--                                      -->
  <!-- #################################### -->
  <io>
  </io>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory ranges                        -->
  <!--                                      -->
  <!-- #################################### -->
  <memory>
  </memory>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Configuration registers              -->
  <!--                                      -->
  <!-- #################################### -->
  <registers>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- PCIe Configuration registers -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- Sideband Register Access Registers -->
    <register name="SBREG_BAR" type="pcicfg" device="P2SBC" offset="0x10" size="4" desc="Sideband Register Access BAR">
      <field name="RBA" bit="24" size="8" desc="Register Base Address"/>
    </register>
    <register name="P2SBC" type="pcicfg" device="P2SBC" offset="0xE0" size="2" desc="P2SB Configuration Register">
      <field name="HIDE" bit="8" size="1" desc="Hide SBREG_BAR"/>
    </register>
    <register name="P2SB_HIDE" type="pcicfg" device="P2SBC" offset="0xE1" size="1" desc="P2SB Configuration Register hide-unhide">
      <field name="HIDE" bit="0" size="1" desc="Hide SBREG_BAR"/>
    </register>

    <!-- Power Management Controller -->
    <register name="PWRMBASE" type="pcicfg" device="PMC" offset="0x10" size="4" desc="PM Base Address">
      <field name="STYPE" bit="0"  size="1"  desc="Space Type (always 0 - memory space)"/>
      <field name="BA"    bit="13" size="19" desc="Base Address"/>
    </register>
    <register name="ABASE" type="pcicfg" device="PMC" offset="0x20" size="4" desc="ACPI Base Address">
      <field name="STYPE" bit="0" size="1" desc="Space Type (always 1 - I/O space)"/>
      <field name="BA"    bit="7" size="25" desc="Base Address"/>
    </register>
    <register name="GEN_PMCON_1" type="mmio" bar="PWRMBASE" offset="0x1020" size="4" desc="General PM Configuration A">
      <field name="ESPI_SMI_LOCK"    bit="8" size="1" desc="ESPI_SMI_LOCK"/>
    </register>
    <register name="GEN_PMCON_2" type="mmio" bar="PWRMBASE" offset="0x1024" size="4" desc="General PM Configuration B">
      <field name="SMI_LOCK"    bit="4"     size="1"/>
    </register>
    <register name="PM_CFG" type="mmio" bar="PWRMBASE" offset="0x1818" size="4" desc="Power Management Configuration Reg 1"/>
    <register name="ACTL" type="mmio" bar="PWRMBASE" offset="0x1BD8" size="4" desc="ACPI Control">
      <field name="SCIS"    bit="0" size="2" desc="SCI IRQ Select"/>
      <field name="EN"      bit="7" size="1" desc="ACPI Enable"/>
      <field name="PWRM_EN" bit="8" size="1" desc="PWRM Enable"/>
    </register>

    <!-- SMBus Host Controller -->

    <!-- SPI Interface Controller -->
    <register name="BC" type="pcicfg" device="SPI" offset="0xDC" size="4" desc="BIOS Control">
      <field name="BIOSWE"   bit="0" size="1" desc="BIOS Write Enable" />
      <field name="BLE"      bit="1" size="1" desc="BIOS Lock Enable" />
      <field name="SRC"      bit="2" size="2" desc="SPI Read Configuration" />
      <field name="TSS"      bit="4" size="1" desc="Top Swap Status" />
      <field name="SMM_BWP"  bit="5" size="1" desc="SMM BIOS Write Protection" />
      <field name="BBS"      bit="6" size="1" desc="Boot BIOS Strap" />
      <field name="BILD"     bit="7" size="1" desc="BIOS Interface Lock Down"/>
      <field name="ASE_BWP"  bit="11" size="1" desc="Async SMI Enable for BIOS Write Protection"/>
    </register>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- MMIO registers               -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- PCH SPIBAR registers -->
    <register name="BFPR" type="mmio" bar="SPIBAR" offset="0x00" size="4" desc="BIOS Flash Primary Region Register (= FREG1)">
      <field name="PRB"  bit="0"  size="15" desc="BIOS Flash Primary Region Base"/>
      <field name="PRL"  bit="16" size="15" desc="BIOS Flash Primary Region Limit"/>
    </register>
    <!-- PCH RTC registers -->

    <!-- DCI registers -->
    <register name="ECTRL" type="mm_msgbus" port="0xB8" offset="0x0004" size="4" desc="DCI Control Register">
      <field name="LOCK"   bit="0" size="1"/>
      <field name="ENABLE" bit="4" size="1"/>
    </register>


    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!--      Undefined Registers     -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->


  </registers>


  <!-- #################################### -->
  <!--                                      -->
  <!-- 'Controls'                           -->
  <!--                                      -->
  <!-- #################################### -->
  <controls>
    <control name="BiosInterfaceLockDown"  register="BC"          field="BILD"      desc="BIOS Interface Lock-Down"/>
    <control name="TopSwap"                register="BC"          field="TSS"       desc="Top Swap Status"/>
    <control name="SpiWriteStatusDis"      register="HSFS"        field="WRSDIS"    desc="Write Status Disable"/>
    <control name="SMILock"                register="GEN_PMCON_2" field="SMI_LOCK"  desc="SMI Global Configuration Lock"/>
  </controls>

</configuration>