INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.srcs/sources_1/new/multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.srcs/sources_1/new/subtraction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.srcs/sources_1/new/synchron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.srcs/sources_1/new/edgedec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgedec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.srcs/sources_1/new/addition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.srcs/sources_1/new/calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mfeldahby/Desktop/project_2 _draft_1/project_2 _draft_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
