<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ERRCIDR2</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERRCIDR2, Component Identification Register 2</h1><p>The ERRCIDR2 characteristics are:</p><h2>Purpose</h2><p>Provides discovery information <ins>about</ins><del>for</del> the component.</p><p><ins>For more information, see </ins><span class="xref"><ins>'About the Peripheral identification scheme'</ins></span><ins>.</ins></p><h2>Configuration</h2><p></p><p>Implementation of this register is <span class="arm-defined-word">OPTIONAL</span>.</p><p><del class="nocount">This register is present only
    when RAS is implemented.
      
    Otherwise, direct accesses to ERRCIDR2 are </del><span class="arm-defined-word"><del class="nocount">RES0</del></span><del class="nocount">.</del></p><h2>Attributes</h2><p>ERRCIDR2 is a 32-bit register.</p><h2>Field descriptions</h2><p>The ERRCIDR2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#0_31">RES0</a></td><td class="lr" colspan="8"><a href="#PRMBL_2_7">PRMBL_2</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:8]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="PRMBL_2_7">PRMBL_2, bits [7:0]
                  </h4><p><ins>Component identification preamble, segment 2.</ins></p><p><del>Component identification preamble, segment 2. This field reads as </del><span class="hexnumber"><del>0x05</del></span><del>.</del></p><p><ins>This field reads as </ins><span class="hexnumber"><ins>0x05</ins></span><ins>.</ins></p><div class="text_after_fields"></div><h2>Accessing the ERRCIDR2</h2><h4>ERRCIDR2 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th><ins>Component</ins></th><th><ins>Offset</ins></th></tr><tr><td><ins>RAS</ins></td><td><span class="hexnumber"><ins>0xFF8</ins></span></td></tr></table><table class="info"><tr><th><del>Component</del></th><th><del>Offset</del></th><th><del>Instance</del></th></tr><tr><td><del>RAS</del></td><td><span class="hexnumber"><del>0xFF8</del></span></td><td><del>ERRCIDR2</del></td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>