-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_w8_V_rom is 
    generic(
             DWIDTH     : integer := 4095; 
             AWIDTH     : integer := 1; 
             MEM_SIZE    : integer := 2
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_w8_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "100001011011100000011100001100111110100111101000010000100100011010011011100101100010111010100000111100100110000001110100100101000000101100110110000001000010111000011011101010000000011110100110001110000000110010010001101100001001000101111101101001001000010110111111100110000010101000101100001100011000000111000110101110011010000110110110000111101111000001000111111000011110010101011010011111011111010000000000010010000111110010010100001010000010001000100100000111111110100110100110100110001100101000110100111110000011011110111101111010100001000000110010001101000000000001110111111100000011011111001110100101001001100000010100010101011100110111100000001100000010011010101000011010011011001011001101001110011110110110111010001110111110100101000100011111011100111111100010000010011111100000000011110111111100101110100010010100111000110111001111101101011010101001110101110101000010001111101110000001001000010111101110000110011011001111001001100000100100010101011000000110110011000110001110000101111110111001001110100111101111100001000100010011000011001000010111110010011001011111110111110101110111111110000100001001001010011111101000000010001110010010101110001111100011001100110001101010100000110001010001111110011000011110010000000011000100000010100001110110100011110111010000000010111111101010101110011100011100101000101111100100000100100001011110001001111011111000000001000001011010000001000000001110111000001111010110110111011111010010010010100100111000000101101100010110111011011111010111111111011101101000101100001010111010010111101110001100111101000000001111111101000001011111111100000111000110010010100100000110100101111011111000000001111110010010001000000101000111111111111000001001111111110111101001111000101000000000110110100000111101110000100000011010110011110000101101111001100011110101110100011100000000011111111011111001111101101001000010001110111101000110000110001010110100110100111111111110111101001110101111101000000111100101010001100110010110100110101010000100100110111000100100011001010101000000010101011110011011111000000110101010011100111000100101110100011110101000100001010100111101001000101000011000100000111001100001000010100011110000100011101000111000010100000010000011011100000111000101111010111111001110111111111100011110010000111101111111100000110111010001100110001001011000111101101000011001011000101010000010100010010001001101101001011011100000100011110000000001010010100101111111011110011100111111111110100000000101110010010010100011001000001110000101010111001111010000001011011111110001101100010101111010001000001000100110000000011101100100011001010100010000110101111000011101000110001000010011000001000010000010000111101000110111111011100010100010011010101011011110011110101101111001111111011111011100000101110100100011101100111100100001000111110110101011100110000000010000010001011110000111100000101101110100011100100111101111011011000110000110110010000100011000010111110110011101011010010111000011000000100001000010000101100001111111101000010011110100111101001001100100011010000100111001111001011100011111100111011001101101111000110000000101111110111110011111010001111110100010111001011000100110110100000001010001101000000000010000110101111101111111010101110101100000011111001110000001110111011110111000010111111010100001001001010011110011111111110000000001100110000101000000001110011100000101101111000101111001100001101111110110000101011100011001100100001100111110000000101111100110110001111101011010000001100110000111010101110010000011010000111011101100100000000101100001101101011100011111000100101100011010101111111001010101110110101110010110000111111011101101101111011100011111001000100011101110111000010111101100110000111101011110011101101010000010000110111110111110110000111001010010010011100010110000001100000011011110110000000000111111000000101111000011101010011110100010011110001100000010011110010101110100101101101111111010001010011111110000011111110010111101100010011011110100010110000110010011101001101010010101101011111001100101111011110010010111111101111011111010010000111001101100111111100011100011101111101011001110110011100001111000000101101001001", 
    1 => "100000111111101110111000101011100110011010000101101101100100011100011111110001001100011111000111110010000100100001111000000111011010101111110110010001111010011110101101000110111100010111101010000111100110111001001110000001110101101001100100001110000001011111110101100100011011110010000100011011011011010101110101101000111100100101000101110010100000111001111101110110001011001000111001110110000011101101011000100110100011011001100000001011011011001010011110000101001110000101110111111111000000011000111001010011111000001111001101100001111001001101101111111011010111110000101010000101100101111000100000000010011001111110100110101110101011010001111100011010101101011111001101010001000010110010100010001101000110101001110010000011111101101000010110101000010110001111110110000110100001011111100110011010010110100111101111101100000101110110100100000110000100111001101101111111001000010001100100000100011110101000000111101110010000100110111100101101100001110010101110010001111100011011100000001000000000100001110100000100011100011000110101101111011101011111001100011100111101000000101111111101100000100001011111110011000010000110110011110000001001011011000000101101011001101000011010001000111010101110101101100000000110111011100000010001000001111011000111101000100011010110110110001111100110001111101111111111011101100000000010000011001011100001111011101111011110111000000010011110011011010111101010001010100101010001000110001110011011111101111101000011000010001100111010000011010101110101001001011011100011011111010110000100000010111001010000011010100010101000000111110110000001010010111010001111000101111110011010001111010001011110100101111110100010111010000011101111100111001111000101111000000101010000000100011100100100101111111110011011111010010000111110001101001000100110111011110011111101101101011111110010011100101001100000000100011011100111100111100001000111100000010010100011100111101000100110000000111001110000011101100000111000110001100100001011110111111000001011111011000011100110011001010100100000001000010111111110110101111011101111111010011111111011000111111111111001001111001010001001011110100000110011011010011100111111110110000011000001101000011010000111000001000110100111110010011001000111011011010101000000000111001110000111001111100000011001101101011111010111010011111001111100100111011100001000110111110111001010100011011101000111110111011110000000001111100010010101011001010111110001100001111110101011000000001000001000011001100100000000011111101110100110001111011101010101110111100000001001000001001010110000011000000000110000010001000010111010111111111000011011001110000110001110000100011000000110011000000010000000110110000111100010010000101010001110011111011111111000110000100000101110001100001010000000110110100010000111110110001110011101111010101101011000001000010111001011110000010101111011111101001001110000000010111101100010001111110100111001110010101101101010100010001000011101101101000100100111010000000001100101010000111011111011011010110000101010000000001000110001100101110101111110101111101010000010100110000001011101111001010010000110101010010011011111010101010000011000100101100000110010010011011111011001001000101101010011100001111010100101011101010111101010000010000011000001011110010000111110011110011011100110000001101001001010111111111011110111110011101111000010111010100001011011100010001001010110010100111001001011110111100011011011100011100001111110100100100000100101101001000100010110111000001101011111001001111110010101111011001111100010101011011110111001010001111001111000111010010010000101010000001110000010010101011001010111010000111011011001110111100101110010000101010110011110101111010101001101100100001001100001000110100111111000001100111111010111100000000100100111111101101100011111001001000010010001010111110110110010100010110111011000111011111011100110001101101100001001011101101000100100000101011110111110100101110100001000110001011101100001111010111100011000001000000000110000100111110000000011000101101101101001011110010111100000100101100000010101010100001101111011010001100110101100011110001111111100010100011010001000101010001111000101010" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_w8_V is
    generic (
        DataWidth : INTEGER := 4095;
        AddressRange : INTEGER := 2;
        AddressWidth : INTEGER := 1);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_w8_V is
    component dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_w8_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_w8_V_rom_U :  component dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_w8_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


