
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: A[1] (input port clocked by __VIRTUAL_CLK__)
Endpoint: P[0] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002150    0.015997    0.007226    2.007226 v A[1] (in)
                                                         A[1] (net)
                      0.015997    0.000000    2.007226 v input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     7    0.018788    0.200169    0.370831    2.378057 v input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net2 (net)
                      0.200173    0.001279    2.379337 v _12_/A (sky130_fd_sc_hd__or4bb_1)
     3    0.008750    0.239799    1.297843    3.677180 v _12_/X (sky130_fd_sc_hd__or4bb_1)
                                                         _02_ (net)
                      0.239799    0.000550    3.677730 v _13_/C (sky130_fd_sc_hd__and3_1)
     1    0.002490    0.068534    0.438100    4.115829 v _13_/X (sky130_fd_sc_hd__and3_1)
                                                         net5 (net)
                      0.068534    0.000101    4.115931 v output5/A (sky130_fd_sc_hd__buf_2)
     1    0.034111    0.165568    0.342726    4.458657 v output5/X (sky130_fd_sc_hd__buf_2)
                                                         P[0] (net)
                      0.165582    0.001639    4.460296 v P[0] (out)
                                              4.460296   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -4.460296   data arrival time
---------------------------------------------------------------------------------------------
                                              3.289704   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
