

================================================================
== Vitis HLS Report for 'run_test_Pipeline_VITIS_LOOP_55_2'
================================================================
* Date:           Mon Oct 17 15:15:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  10.273 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       46|  0.198 us|  0.828 us|   11|   46|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_55_2  |        9|       44|         5|          5|          1|  1 ~ 8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    210|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     60|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    141|    -|
|Register         |        -|    -|     265|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     265|    411|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U846   |mux_21_32_1_1   |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U847   |mux_21_32_1_1   |        0|   0|  0|   9|    0|
    |mux_864_32_1_1_U845  |mux_864_32_1_1  |        0|   0|  0|  42|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  60|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_343_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln59_fu_225_p2     |         +|   0|  0|  12|          12|          12|
    |and_ln59_1_fu_337_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln59_2_fu_392_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln59_fu_331_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_444       |       and|   0|  0|   2|           1|           1|
    |ap_condition_450       |       and|   0|  0|   2|           1|           1|
    |ap_condition_455       |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_1_fu_286_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln59_2_fu_313_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln59_3_fu_319_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln59_4_fu_376_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln59_5_fu_382_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln59_fu_280_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln60_fu_398_p2    |      icmp|   0|  0|  29|          64|           3|
    |or_ln59_1_fu_325_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln59_2_fu_388_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln59_fu_309_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 210|         243|          36|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  31|          6|    1|          6|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_198_p6  |  14|          3|    2|          6|
    |ap_return                       |   9|          2|    2|          4|
    |grp_fu_209_opcode               |  14|          3|    5|         15|
    |grp_fu_209_p0                   |  14|          3|   32|         96|
    |j_fu_80                         |   9|          2|   64|        128|
    |merge_reg_194                   |  14|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 141|         30|  112|        269|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln55_reg_516             |  64|   0|   64|          0|
    |and_ln59_1_reg_512           |   1|   0|    1|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_return_preg               |   2|   0|    2|          0|
    |icmp_ln59_1_reg_507          |   1|   0|    1|          0|
    |icmp_ln59_4_reg_526          |   1|   0|    1|          0|
    |icmp_ln59_5_reg_531          |   1|   0|    1|          0|
    |icmp_ln59_reg_502            |   1|   0|    1|          0|
    |j_1_reg_465                  |  64|   0|   64|          0|
    |j_fu_80                      |  64|   0|   64|          0|
    |merge_reg_194                |   2|   0|    2|          0|
    |regions_3_addr_reg_481       |  12|   0|   12|          0|
    |regions_4_addr_reg_486       |  12|   0|   12|          0|
    |tmp_1_i_reg_491              |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 265|   0|  265|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|ap_return            |  out|    2|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|grp_fu_462_p_din0    |  out|   32|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|grp_fu_462_p_din1    |  out|   32|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|grp_fu_462_p_opcode  |  out|    5|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|grp_fu_462_p_dout0   |   in|    1|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|grp_fu_462_p_ce      |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_VITIS_LOOP_55_2|  return value|
|tmp_11               |   in|   12|     ap_none|                             tmp_11|        scalar|
|regions_address0     |  out|   12|   ap_memory|                            regions|         array|
|regions_ce0          |  out|    1|   ap_memory|                            regions|         array|
|regions_q0           |   in|   32|   ap_memory|                            regions|         array|
|regions_2_address0   |  out|   12|   ap_memory|                          regions_2|         array|
|regions_2_ce0        |  out|    1|   ap_memory|                          regions_2|         array|
|regions_2_q0         |   in|   32|   ap_memory|                          regions_2|         array|
|regions_3_address0   |  out|   12|   ap_memory|                          regions_3|         array|
|regions_3_ce0        |  out|    1|   ap_memory|                          regions_3|         array|
|regions_3_q0         |   in|   32|   ap_memory|                          regions_3|         array|
|regions_4_address0   |  out|   12|   ap_memory|                          regions_4|         array|
|regions_4_ce0        |  out|    1|   ap_memory|                          regions_4|         array|
|regions_4_q0         |   in|   32|   ap_memory|                          regions_4|         array|
|trunc_ln1            |   in|    1|     ap_none|                          trunc_ln1|        scalar|
|p_read3              |   in|   32|     ap_none|                            p_read3|        scalar|
|p_read4              |   in|   32|     ap_none|                            p_read4|        scalar|
|p_read5              |   in|   32|     ap_none|                            p_read5|        scalar|
|p_read6              |   in|   32|     ap_none|                            p_read6|        scalar|
|p_read7              |   in|   32|     ap_none|                            p_read7|        scalar|
|p_read8              |   in|   32|     ap_none|                            p_read8|        scalar|
|p_read9              |   in|   32|     ap_none|                            p_read9|        scalar|
|p_read10             |   in|   32|     ap_none|                           p_read10|        scalar|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

