Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec 26 15:23:46 2024
| Host         : Lee running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_Pipe_timing_summary_routed.rpt -pb CSSTE_Pipe_timing_summary_routed.pb -rpx CSSTE_Pipe_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE_Pipe
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2288)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5876)
5. checking no_input_delay (17)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2288)
---------------------------
 There are 742 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 298 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 298 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 298 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 298 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 298 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5876)
---------------------------------------------------
 There are 5876 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5906          inf        0.000                      0                 5906           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5906 Endpoints
Min Delay          5906 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/inst/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.470ns  (logic 9.102ns (23.661%)  route 29.368ns (76.339%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  U11/inst/vga_controller/v_count_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/inst/vga_controller/v_count_reg[0]/Q
                         net (fo=41, routed)          1.021     1.477    U11/inst/vga_controller/v_count_reg_n_0_[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     1.629 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_25/O
                         net (fo=7, routed)           0.815     2.444    U11/inst/vga_controller/vga_b[0]_INST_0_i_25_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.326     2.770 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_7/O
                         net (fo=23, routed)          0.562     3.332    U11/inst/vga_controller/vga_b[0]_INST_0_i_7_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  U11/inst/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=48, routed)          1.253     4.710    U11/inst/vga_controller/h_count_reg[7]_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.860     5.693    U11/inst/vga_display/C[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  U11/inst/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.817    U11/inst/vga_controller/S[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.397 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.435    11.832    U11/inst/vga_display/display_data_reg_2112_2175_0_2/ADDRB5
    SLICE_X12Y88         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.134 r  U11/inst/vga_display/display_data_reg_2112_2175_0_2/RAMB/O
                         net (fo=1, routed)           1.295    13.430    U11/inst/vga_display/display_data_reg_2112_2175_0_2_n_1
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.554 r  U11/inst/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.554    U11/inst/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X13Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    13.792 r  U11/inst/vga_display/text_ascii_carry_i_52/O
                         net (fo=1, routed)           0.000    13.792    U11/inst/vga_display/text_ascii_carry_i_52_n_0
    SLICE_X13Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    13.896 r  U11/inst/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.976    14.872    U11/inst/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.316    15.188 r  U11/inst/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.009    16.197    U11/inst/vga_display/text_ascii0[1]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124    16.321 r  U11/inst/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.321    U11/inst/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.899 r  U11/inst/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.820    17.718    U11/inst/vga_display/font_addr0[2]
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.301    18.019 r  U11/inst/vga_display/vga_b[0]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    18.019    U11/inst/vga_display/vga_b[0]_INST_0_i_71_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.267 r  U11/inst/vga_display/vga_b[0]_INST_0_i_31/O[3]
                         net (fo=405, routed)         4.667    22.935    U11/inst/vga_display/vga_b[0]_INST_0_i_33_0[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.306    23.241 r  U11/inst/vga_display/vga_b[0]_INST_0_i_470/O
                         net (fo=1, routed)           0.452    23.693    U11/inst/vga_display/vga_b[0]_INST_0_i_470_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.817 r  U11/inst/vga_display/vga_b[0]_INST_0_i_242/O
                         net (fo=1, routed)           1.169    24.986    U11/inst/vga_display/vga_b[0]_INST_0_i_242_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.110 r  U11/inst/vga_display/vga_b[0]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    25.110    U11/inst/vga_display/vga_b[0]_INST_0_i_100_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    25.355 r  U11/inst/vga_display/vga_b[0]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    25.355    U11/inst/vga_display/vga_b[0]_INST_0_i_44_n_0
    SLICE_X13Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    25.459 r  U11/inst/vga_display/vga_b[0]_INST_0_i_15/O
                         net (fo=1, routed)           1.292    26.750    U11/inst/vga_display/font_data[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.316    27.066 f  U11/inst/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    27.499    U11/inst/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    27.623 r  U11/inst/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          7.308    34.932    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    38.470 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.470    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.326ns  (logic 9.099ns (23.742%)  route 29.227ns (76.258%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  U11/inst/vga_controller/v_count_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/inst/vga_controller/v_count_reg[0]/Q
                         net (fo=41, routed)          1.021     1.477    U11/inst/vga_controller/v_count_reg_n_0_[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     1.629 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_25/O
                         net (fo=7, routed)           0.815     2.444    U11/inst/vga_controller/vga_b[0]_INST_0_i_25_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.326     2.770 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_7/O
                         net (fo=23, routed)          0.562     3.332    U11/inst/vga_controller/vga_b[0]_INST_0_i_7_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  U11/inst/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=48, routed)          1.253     4.710    U11/inst/vga_controller/h_count_reg[7]_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.860     5.693    U11/inst/vga_display/C[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  U11/inst/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.817    U11/inst/vga_controller/S[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.397 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.435    11.832    U11/inst/vga_display/display_data_reg_2112_2175_0_2/ADDRB5
    SLICE_X12Y88         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.134 r  U11/inst/vga_display/display_data_reg_2112_2175_0_2/RAMB/O
                         net (fo=1, routed)           1.295    13.430    U11/inst/vga_display/display_data_reg_2112_2175_0_2_n_1
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.554 r  U11/inst/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.554    U11/inst/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X13Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    13.792 r  U11/inst/vga_display/text_ascii_carry_i_52/O
                         net (fo=1, routed)           0.000    13.792    U11/inst/vga_display/text_ascii_carry_i_52_n_0
    SLICE_X13Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    13.896 r  U11/inst/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.976    14.872    U11/inst/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.316    15.188 r  U11/inst/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.009    16.197    U11/inst/vga_display/text_ascii0[1]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124    16.321 r  U11/inst/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.321    U11/inst/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.899 r  U11/inst/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.820    17.718    U11/inst/vga_display/font_addr0[2]
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.301    18.019 r  U11/inst/vga_display/vga_b[0]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    18.019    U11/inst/vga_display/vga_b[0]_INST_0_i_71_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.267 r  U11/inst/vga_display/vga_b[0]_INST_0_i_31/O[3]
                         net (fo=405, routed)         4.667    22.935    U11/inst/vga_display/vga_b[0]_INST_0_i_33_0[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.306    23.241 r  U11/inst/vga_display/vga_b[0]_INST_0_i_470/O
                         net (fo=1, routed)           0.452    23.693    U11/inst/vga_display/vga_b[0]_INST_0_i_470_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.817 r  U11/inst/vga_display/vga_b[0]_INST_0_i_242/O
                         net (fo=1, routed)           1.169    24.986    U11/inst/vga_display/vga_b[0]_INST_0_i_242_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.110 r  U11/inst/vga_display/vga_b[0]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    25.110    U11/inst/vga_display/vga_b[0]_INST_0_i_100_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    25.355 r  U11/inst/vga_display/vga_b[0]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    25.355    U11/inst/vga_display/vga_b[0]_INST_0_i_44_n_0
    SLICE_X13Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    25.459 r  U11/inst/vga_display/vga_b[0]_INST_0_i_15/O
                         net (fo=1, routed)           1.292    26.750    U11/inst/vga_display/font_data[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.316    27.066 f  U11/inst/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    27.499    U11/inst/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    27.623 r  U11/inst/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          7.167    34.791    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    38.326 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.326    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.187ns  (logic 9.111ns (23.859%)  route 29.076ns (76.141%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  U11/inst/vga_controller/v_count_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/inst/vga_controller/v_count_reg[0]/Q
                         net (fo=41, routed)          1.021     1.477    U11/inst/vga_controller/v_count_reg_n_0_[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     1.629 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_25/O
                         net (fo=7, routed)           0.815     2.444    U11/inst/vga_controller/vga_b[0]_INST_0_i_25_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.326     2.770 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_7/O
                         net (fo=23, routed)          0.562     3.332    U11/inst/vga_controller/vga_b[0]_INST_0_i_7_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  U11/inst/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=48, routed)          1.253     4.710    U11/inst/vga_controller/h_count_reg[7]_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.860     5.693    U11/inst/vga_display/C[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  U11/inst/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.817    U11/inst/vga_controller/S[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.397 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.435    11.832    U11/inst/vga_display/display_data_reg_2112_2175_0_2/ADDRB5
    SLICE_X12Y88         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.134 r  U11/inst/vga_display/display_data_reg_2112_2175_0_2/RAMB/O
                         net (fo=1, routed)           1.295    13.430    U11/inst/vga_display/display_data_reg_2112_2175_0_2_n_1
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.554 r  U11/inst/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.554    U11/inst/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X13Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    13.792 r  U11/inst/vga_display/text_ascii_carry_i_52/O
                         net (fo=1, routed)           0.000    13.792    U11/inst/vga_display/text_ascii_carry_i_52_n_0
    SLICE_X13Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    13.896 r  U11/inst/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.976    14.872    U11/inst/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.316    15.188 r  U11/inst/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.009    16.197    U11/inst/vga_display/text_ascii0[1]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124    16.321 r  U11/inst/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.321    U11/inst/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.899 r  U11/inst/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.820    17.718    U11/inst/vga_display/font_addr0[2]
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.301    18.019 r  U11/inst/vga_display/vga_b[0]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    18.019    U11/inst/vga_display/vga_b[0]_INST_0_i_71_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.267 r  U11/inst/vga_display/vga_b[0]_INST_0_i_31/O[3]
                         net (fo=405, routed)         4.667    22.935    U11/inst/vga_display/vga_b[0]_INST_0_i_33_0[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.306    23.241 r  U11/inst/vga_display/vga_b[0]_INST_0_i_470/O
                         net (fo=1, routed)           0.452    23.693    U11/inst/vga_display/vga_b[0]_INST_0_i_470_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.817 r  U11/inst/vga_display/vga_b[0]_INST_0_i_242/O
                         net (fo=1, routed)           1.169    24.986    U11/inst/vga_display/vga_b[0]_INST_0_i_242_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.110 r  U11/inst/vga_display/vga_b[0]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    25.110    U11/inst/vga_display/vga_b[0]_INST_0_i_100_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    25.355 r  U11/inst/vga_display/vga_b[0]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    25.355    U11/inst/vga_display/vga_b[0]_INST_0_i_44_n_0
    SLICE_X13Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    25.459 r  U11/inst/vga_display/vga_b[0]_INST_0_i_15/O
                         net (fo=1, routed)           1.292    26.750    U11/inst/vga_display/font_data[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.316    27.066 f  U11/inst/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    27.499    U11/inst/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    27.623 r  U11/inst/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          7.016    34.640    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    38.187 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.187    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.035ns  (logic 9.110ns (23.952%)  route 28.925ns (76.048%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  U11/inst/vga_controller/v_count_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/inst/vga_controller/v_count_reg[0]/Q
                         net (fo=41, routed)          1.021     1.477    U11/inst/vga_controller/v_count_reg_n_0_[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     1.629 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_25/O
                         net (fo=7, routed)           0.815     2.444    U11/inst/vga_controller/vga_b[0]_INST_0_i_25_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.326     2.770 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_7/O
                         net (fo=23, routed)          0.562     3.332    U11/inst/vga_controller/vga_b[0]_INST_0_i_7_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  U11/inst/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=48, routed)          1.253     4.710    U11/inst/vga_controller/h_count_reg[7]_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.860     5.693    U11/inst/vga_display/C[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  U11/inst/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.817    U11/inst/vga_controller/S[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.397 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.435    11.832    U11/inst/vga_display/display_data_reg_2112_2175_0_2/ADDRB5
    SLICE_X12Y88         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.134 r  U11/inst/vga_display/display_data_reg_2112_2175_0_2/RAMB/O
                         net (fo=1, routed)           1.295    13.430    U11/inst/vga_display/display_data_reg_2112_2175_0_2_n_1
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.554 r  U11/inst/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.554    U11/inst/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X13Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    13.792 r  U11/inst/vga_display/text_ascii_carry_i_52/O
                         net (fo=1, routed)           0.000    13.792    U11/inst/vga_display/text_ascii_carry_i_52_n_0
    SLICE_X13Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    13.896 r  U11/inst/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.976    14.872    U11/inst/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.316    15.188 r  U11/inst/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.009    16.197    U11/inst/vga_display/text_ascii0[1]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124    16.321 r  U11/inst/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.321    U11/inst/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.899 r  U11/inst/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.820    17.718    U11/inst/vga_display/font_addr0[2]
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.301    18.019 r  U11/inst/vga_display/vga_b[0]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    18.019    U11/inst/vga_display/vga_b[0]_INST_0_i_71_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.267 r  U11/inst/vga_display/vga_b[0]_INST_0_i_31/O[3]
                         net (fo=405, routed)         4.667    22.935    U11/inst/vga_display/vga_b[0]_INST_0_i_33_0[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.306    23.241 r  U11/inst/vga_display/vga_b[0]_INST_0_i_470/O
                         net (fo=1, routed)           0.452    23.693    U11/inst/vga_display/vga_b[0]_INST_0_i_470_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.817 r  U11/inst/vga_display/vga_b[0]_INST_0_i_242/O
                         net (fo=1, routed)           1.169    24.986    U11/inst/vga_display/vga_b[0]_INST_0_i_242_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.110 r  U11/inst/vga_display/vga_b[0]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    25.110    U11/inst/vga_display/vga_b[0]_INST_0_i_100_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    25.355 r  U11/inst/vga_display/vga_b[0]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    25.355    U11/inst/vga_display/vga_b[0]_INST_0_i_44_n_0
    SLICE_X13Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    25.459 r  U11/inst/vga_display/vga_b[0]_INST_0_i_15/O
                         net (fo=1, routed)           1.292    26.750    U11/inst/vga_display/font_data[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.316    27.066 f  U11/inst/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    27.499    U11/inst/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    27.623 r  U11/inst/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.865    34.489    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    38.035 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.035    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.884ns  (logic 9.110ns (24.048%)  route 28.774ns (75.952%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  U11/inst/vga_controller/v_count_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/inst/vga_controller/v_count_reg[0]/Q
                         net (fo=41, routed)          1.021     1.477    U11/inst/vga_controller/v_count_reg_n_0_[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     1.629 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_25/O
                         net (fo=7, routed)           0.815     2.444    U11/inst/vga_controller/vga_b[0]_INST_0_i_25_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.326     2.770 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_7/O
                         net (fo=23, routed)          0.562     3.332    U11/inst/vga_controller/vga_b[0]_INST_0_i_7_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  U11/inst/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=48, routed)          1.253     4.710    U11/inst/vga_controller/h_count_reg[7]_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.860     5.693    U11/inst/vga_display/C[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  U11/inst/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.817    U11/inst/vga_controller/S[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.397 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.435    11.832    U11/inst/vga_display/display_data_reg_2112_2175_0_2/ADDRB5
    SLICE_X12Y88         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.134 r  U11/inst/vga_display/display_data_reg_2112_2175_0_2/RAMB/O
                         net (fo=1, routed)           1.295    13.430    U11/inst/vga_display/display_data_reg_2112_2175_0_2_n_1
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.554 r  U11/inst/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.554    U11/inst/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X13Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    13.792 r  U11/inst/vga_display/text_ascii_carry_i_52/O
                         net (fo=1, routed)           0.000    13.792    U11/inst/vga_display/text_ascii_carry_i_52_n_0
    SLICE_X13Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    13.896 r  U11/inst/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.976    14.872    U11/inst/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.316    15.188 r  U11/inst/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.009    16.197    U11/inst/vga_display/text_ascii0[1]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124    16.321 r  U11/inst/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.321    U11/inst/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.899 r  U11/inst/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.820    17.718    U11/inst/vga_display/font_addr0[2]
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.301    18.019 r  U11/inst/vga_display/vga_b[0]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    18.019    U11/inst/vga_display/vga_b[0]_INST_0_i_71_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.267 r  U11/inst/vga_display/vga_b[0]_INST_0_i_31/O[3]
                         net (fo=405, routed)         4.667    22.935    U11/inst/vga_display/vga_b[0]_INST_0_i_33_0[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.306    23.241 r  U11/inst/vga_display/vga_b[0]_INST_0_i_470/O
                         net (fo=1, routed)           0.452    23.693    U11/inst/vga_display/vga_b[0]_INST_0_i_470_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.817 r  U11/inst/vga_display/vga_b[0]_INST_0_i_242/O
                         net (fo=1, routed)           1.169    24.986    U11/inst/vga_display/vga_b[0]_INST_0_i_242_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.110 r  U11/inst/vga_display/vga_b[0]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    25.110    U11/inst/vga_display/vga_b[0]_INST_0_i_100_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    25.355 r  U11/inst/vga_display/vga_b[0]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    25.355    U11/inst/vga_display/vga_b[0]_INST_0_i_44_n_0
    SLICE_X13Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    25.459 r  U11/inst/vga_display/vga_b[0]_INST_0_i_15/O
                         net (fo=1, routed)           1.292    26.750    U11/inst/vga_display/font_data[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.316    27.066 f  U11/inst/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    27.499    U11/inst/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    27.623 r  U11/inst/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.714    34.338    Green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    37.884 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.884    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.732ns  (logic 9.109ns (24.141%)  route 28.623ns (75.859%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  U11/inst/vga_controller/v_count_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/inst/vga_controller/v_count_reg[0]/Q
                         net (fo=41, routed)          1.021     1.477    U11/inst/vga_controller/v_count_reg_n_0_[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     1.629 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_25/O
                         net (fo=7, routed)           0.815     2.444    U11/inst/vga_controller/vga_b[0]_INST_0_i_25_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.326     2.770 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_7/O
                         net (fo=23, routed)          0.562     3.332    U11/inst/vga_controller/vga_b[0]_INST_0_i_7_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  U11/inst/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=48, routed)          1.253     4.710    U11/inst/vga_controller/h_count_reg[7]_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.860     5.693    U11/inst/vga_display/C[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  U11/inst/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.817    U11/inst/vga_controller/S[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.397 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.435    11.832    U11/inst/vga_display/display_data_reg_2112_2175_0_2/ADDRB5
    SLICE_X12Y88         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.134 r  U11/inst/vga_display/display_data_reg_2112_2175_0_2/RAMB/O
                         net (fo=1, routed)           1.295    13.430    U11/inst/vga_display/display_data_reg_2112_2175_0_2_n_1
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.554 r  U11/inst/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.554    U11/inst/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X13Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    13.792 r  U11/inst/vga_display/text_ascii_carry_i_52/O
                         net (fo=1, routed)           0.000    13.792    U11/inst/vga_display/text_ascii_carry_i_52_n_0
    SLICE_X13Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    13.896 r  U11/inst/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.976    14.872    U11/inst/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.316    15.188 r  U11/inst/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.009    16.197    U11/inst/vga_display/text_ascii0[1]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124    16.321 r  U11/inst/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.321    U11/inst/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.899 r  U11/inst/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.820    17.718    U11/inst/vga_display/font_addr0[2]
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.301    18.019 r  U11/inst/vga_display/vga_b[0]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    18.019    U11/inst/vga_display/vga_b[0]_INST_0_i_71_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.267 r  U11/inst/vga_display/vga_b[0]_INST_0_i_31/O[3]
                         net (fo=405, routed)         4.667    22.935    U11/inst/vga_display/vga_b[0]_INST_0_i_33_0[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.306    23.241 r  U11/inst/vga_display/vga_b[0]_INST_0_i_470/O
                         net (fo=1, routed)           0.452    23.693    U11/inst/vga_display/vga_b[0]_INST_0_i_470_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.817 r  U11/inst/vga_display/vga_b[0]_INST_0_i_242/O
                         net (fo=1, routed)           1.169    24.986    U11/inst/vga_display/vga_b[0]_INST_0_i_242_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.110 r  U11/inst/vga_display/vga_b[0]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    25.110    U11/inst/vga_display/vga_b[0]_INST_0_i_100_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    25.355 r  U11/inst/vga_display/vga_b[0]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    25.355    U11/inst/vga_display/vga_b[0]_INST_0_i_44_n_0
    SLICE_X13Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    25.459 r  U11/inst/vga_display/vga_b[0]_INST_0_i_15/O
                         net (fo=1, routed)           1.292    26.750    U11/inst/vga_display/font_data[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.316    27.066 f  U11/inst/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    27.499    U11/inst/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    27.623 r  U11/inst/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.564    34.187    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    37.732 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.732    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.588ns  (logic 9.116ns (24.251%)  route 28.472ns (75.749%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  U11/inst/vga_controller/v_count_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/inst/vga_controller/v_count_reg[0]/Q
                         net (fo=41, routed)          1.021     1.477    U11/inst/vga_controller/v_count_reg_n_0_[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     1.629 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_25/O
                         net (fo=7, routed)           0.815     2.444    U11/inst/vga_controller/vga_b[0]_INST_0_i_25_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.326     2.770 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_7/O
                         net (fo=23, routed)          0.562     3.332    U11/inst/vga_controller/vga_b[0]_INST_0_i_7_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  U11/inst/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=48, routed)          1.253     4.710    U11/inst/vga_controller/h_count_reg[7]_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.860     5.693    U11/inst/vga_display/C[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  U11/inst/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.817    U11/inst/vga_controller/S[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.397 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.435    11.832    U11/inst/vga_display/display_data_reg_2112_2175_0_2/ADDRB5
    SLICE_X12Y88         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.134 r  U11/inst/vga_display/display_data_reg_2112_2175_0_2/RAMB/O
                         net (fo=1, routed)           1.295    13.430    U11/inst/vga_display/display_data_reg_2112_2175_0_2_n_1
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.554 r  U11/inst/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.554    U11/inst/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X13Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    13.792 r  U11/inst/vga_display/text_ascii_carry_i_52/O
                         net (fo=1, routed)           0.000    13.792    U11/inst/vga_display/text_ascii_carry_i_52_n_0
    SLICE_X13Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    13.896 r  U11/inst/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.976    14.872    U11/inst/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.316    15.188 r  U11/inst/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.009    16.197    U11/inst/vga_display/text_ascii0[1]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124    16.321 r  U11/inst/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.321    U11/inst/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.899 r  U11/inst/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.820    17.718    U11/inst/vga_display/font_addr0[2]
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.301    18.019 r  U11/inst/vga_display/vga_b[0]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    18.019    U11/inst/vga_display/vga_b[0]_INST_0_i_71_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.267 r  U11/inst/vga_display/vga_b[0]_INST_0_i_31/O[3]
                         net (fo=405, routed)         4.667    22.935    U11/inst/vga_display/vga_b[0]_INST_0_i_33_0[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.306    23.241 r  U11/inst/vga_display/vga_b[0]_INST_0_i_470/O
                         net (fo=1, routed)           0.452    23.693    U11/inst/vga_display/vga_b[0]_INST_0_i_470_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.817 r  U11/inst/vga_display/vga_b[0]_INST_0_i_242/O
                         net (fo=1, routed)           1.169    24.986    U11/inst/vga_display/vga_b[0]_INST_0_i_242_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.110 r  U11/inst/vga_display/vga_b[0]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    25.110    U11/inst/vga_display/vga_b[0]_INST_0_i_100_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    25.355 r  U11/inst/vga_display/vga_b[0]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    25.355    U11/inst/vga_display/vga_b[0]_INST_0_i_44_n_0
    SLICE_X13Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    25.459 r  U11/inst/vga_display/vga_b[0]_INST_0_i_15/O
                         net (fo=1, routed)           1.292    26.750    U11/inst/vga_display/font_data[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.316    27.066 f  U11/inst/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    27.499    U11/inst/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    27.623 r  U11/inst/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.413    34.036    Blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    37.588 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.588    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.436ns  (logic 9.115ns (24.349%)  route 28.321ns (75.651%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  U11/inst/vga_controller/v_count_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/inst/vga_controller/v_count_reg[0]/Q
                         net (fo=41, routed)          1.021     1.477    U11/inst/vga_controller/v_count_reg_n_0_[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     1.629 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_25/O
                         net (fo=7, routed)           0.815     2.444    U11/inst/vga_controller/vga_b[0]_INST_0_i_25_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.326     2.770 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_7/O
                         net (fo=23, routed)          0.562     3.332    U11/inst/vga_controller/vga_b[0]_INST_0_i_7_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  U11/inst/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=48, routed)          1.253     4.710    U11/inst/vga_controller/h_count_reg[7]_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.860     5.693    U11/inst/vga_display/C[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  U11/inst/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.817    U11/inst/vga_controller/S[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.397 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.435    11.832    U11/inst/vga_display/display_data_reg_2112_2175_0_2/ADDRB5
    SLICE_X12Y88         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.134 r  U11/inst/vga_display/display_data_reg_2112_2175_0_2/RAMB/O
                         net (fo=1, routed)           1.295    13.430    U11/inst/vga_display/display_data_reg_2112_2175_0_2_n_1
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.554 r  U11/inst/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.554    U11/inst/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X13Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    13.792 r  U11/inst/vga_display/text_ascii_carry_i_52/O
                         net (fo=1, routed)           0.000    13.792    U11/inst/vga_display/text_ascii_carry_i_52_n_0
    SLICE_X13Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    13.896 r  U11/inst/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.976    14.872    U11/inst/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.316    15.188 r  U11/inst/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.009    16.197    U11/inst/vga_display/text_ascii0[1]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124    16.321 r  U11/inst/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.321    U11/inst/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.899 r  U11/inst/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.820    17.718    U11/inst/vga_display/font_addr0[2]
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.301    18.019 r  U11/inst/vga_display/vga_b[0]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    18.019    U11/inst/vga_display/vga_b[0]_INST_0_i_71_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.267 r  U11/inst/vga_display/vga_b[0]_INST_0_i_31/O[3]
                         net (fo=405, routed)         4.667    22.935    U11/inst/vga_display/vga_b[0]_INST_0_i_33_0[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.306    23.241 r  U11/inst/vga_display/vga_b[0]_INST_0_i_470/O
                         net (fo=1, routed)           0.452    23.693    U11/inst/vga_display/vga_b[0]_INST_0_i_470_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.817 r  U11/inst/vga_display/vga_b[0]_INST_0_i_242/O
                         net (fo=1, routed)           1.169    24.986    U11/inst/vga_display/vga_b[0]_INST_0_i_242_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.110 r  U11/inst/vga_display/vga_b[0]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    25.110    U11/inst/vga_display/vga_b[0]_INST_0_i_100_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    25.355 r  U11/inst/vga_display/vga_b[0]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    25.355    U11/inst/vga_display/vga_b[0]_INST_0_i_44_n_0
    SLICE_X13Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    25.459 r  U11/inst/vga_display/vga_b[0]_INST_0_i_15/O
                         net (fo=1, routed)           1.292    26.750    U11/inst/vga_display/font_data[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.316    27.066 f  U11/inst/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    27.499    U11/inst/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    27.623 r  U11/inst/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.262    33.885    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    37.436 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.436    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.115ns  (logic 9.087ns (24.484%)  route 28.028ns (75.516%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  U11/inst/vga_controller/v_count_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/inst/vga_controller/v_count_reg[0]/Q
                         net (fo=41, routed)          1.021     1.477    U11/inst/vga_controller/v_count_reg_n_0_[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     1.629 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_25/O
                         net (fo=7, routed)           0.815     2.444    U11/inst/vga_controller/vga_b[0]_INST_0_i_25_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.326     2.770 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_7/O
                         net (fo=23, routed)          0.562     3.332    U11/inst/vga_controller/vga_b[0]_INST_0_i_7_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  U11/inst/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=48, routed)          1.253     4.710    U11/inst/vga_controller/h_count_reg[7]_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.860     5.693    U11/inst/vga_display/C[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  U11/inst/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.817    U11/inst/vga_controller/S[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.397 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.435    11.832    U11/inst/vga_display/display_data_reg_2112_2175_0_2/ADDRB5
    SLICE_X12Y88         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.134 r  U11/inst/vga_display/display_data_reg_2112_2175_0_2/RAMB/O
                         net (fo=1, routed)           1.295    13.430    U11/inst/vga_display/display_data_reg_2112_2175_0_2_n_1
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.554 r  U11/inst/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.554    U11/inst/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X13Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    13.792 r  U11/inst/vga_display/text_ascii_carry_i_52/O
                         net (fo=1, routed)           0.000    13.792    U11/inst/vga_display/text_ascii_carry_i_52_n_0
    SLICE_X13Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    13.896 r  U11/inst/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.976    14.872    U11/inst/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.316    15.188 r  U11/inst/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.009    16.197    U11/inst/vga_display/text_ascii0[1]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124    16.321 r  U11/inst/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.321    U11/inst/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.899 r  U11/inst/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.820    17.718    U11/inst/vga_display/font_addr0[2]
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.301    18.019 r  U11/inst/vga_display/vga_b[0]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    18.019    U11/inst/vga_display/vga_b[0]_INST_0_i_71_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.267 r  U11/inst/vga_display/vga_b[0]_INST_0_i_31/O[3]
                         net (fo=405, routed)         4.667    22.935    U11/inst/vga_display/vga_b[0]_INST_0_i_33_0[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.306    23.241 r  U11/inst/vga_display/vga_b[0]_INST_0_i_470/O
                         net (fo=1, routed)           0.452    23.693    U11/inst/vga_display/vga_b[0]_INST_0_i_470_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.817 r  U11/inst/vga_display/vga_b[0]_INST_0_i_242/O
                         net (fo=1, routed)           1.169    24.986    U11/inst/vga_display/vga_b[0]_INST_0_i_242_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.110 r  U11/inst/vga_display/vga_b[0]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    25.110    U11/inst/vga_display/vga_b[0]_INST_0_i_100_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    25.355 r  U11/inst/vga_display/vga_b[0]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    25.355    U11/inst/vga_display/vga_b[0]_INST_0_i_44_n_0
    SLICE_X13Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    25.459 r  U11/inst/vga_display/vga_b[0]_INST_0_i_15/O
                         net (fo=1, routed)           1.292    26.750    U11/inst/vga_display/font_data[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.316    27.066 f  U11/inst/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    27.499    U11/inst/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    27.623 r  U11/inst/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          5.968    33.592    Blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    37.115 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    37.115    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_controller/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.989ns  (logic 9.112ns (24.635%)  route 27.876ns (75.365%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  U11/inst/vga_controller/v_count_reg[0]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/inst/vga_controller/v_count_reg[0]/Q
                         net (fo=41, routed)          1.021     1.477    U11/inst/vga_controller/v_count_reg_n_0_[0]
    SLICE_X1Y80          LUT5 (Prop_lut5_I3_O)        0.152     1.629 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_25/O
                         net (fo=7, routed)           0.815     2.444    U11/inst/vga_controller/vga_b[0]_INST_0_i_25_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.326     2.770 f  U11/inst/vga_controller/vga_b[0]_INST_0_i_7/O
                         net (fo=23, routed)          0.562     3.332    U11/inst/vga_controller/vga_b[0]_INST_0_i_7_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.124     3.456 r  U11/inst/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=48, routed)          1.253     4.710    U11/inst/vga_controller/h_count_reg[7]_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     4.834 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.860     5.693    U11/inst/vga_display/C[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.817 r  U11/inst/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     5.817    U11/inst/vga_controller/S[0]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.397 r  U11/inst/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.435    11.832    U11/inst/vga_display/display_data_reg_2112_2175_0_2/ADDRB5
    SLICE_X12Y88         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.134 r  U11/inst/vga_display/display_data_reg_2112_2175_0_2/RAMB/O
                         net (fo=1, routed)           1.295    13.430    U11/inst/vga_display/display_data_reg_2112_2175_0_2_n_1
    SLICE_X13Y86         LUT6 (Prop_lut6_I3_O)        0.124    13.554 r  U11/inst/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    13.554    U11/inst/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X13Y86         MUXF7 (Prop_muxf7_I0_O)      0.238    13.792 r  U11/inst/vga_display/text_ascii_carry_i_52/O
                         net (fo=1, routed)           0.000    13.792    U11/inst/vga_display/text_ascii_carry_i_52_n_0
    SLICE_X13Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    13.896 r  U11/inst/vga_display/text_ascii_carry_i_20/O
                         net (fo=1, routed)           0.976    14.872    U11/inst/vga_display/text_ascii_carry_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.316    15.188 r  U11/inst/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           1.009    16.197    U11/inst/vga_display/text_ascii0[1]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.124    16.321 r  U11/inst/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    16.321    U11/inst/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.899 r  U11/inst/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.820    17.718    U11/inst/vga_display/font_addr0[2]
    SLICE_X9Y80          LUT2 (Prop_lut2_I0_O)        0.301    18.019 r  U11/inst/vga_display/vga_b[0]_INST_0_i_71/O
                         net (fo=1, routed)           0.000    18.019    U11/inst/vga_display/vga_b[0]_INST_0_i_71_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.267 r  U11/inst/vga_display/vga_b[0]_INST_0_i_31/O[3]
                         net (fo=405, routed)         4.667    22.935    U11/inst/vga_display/vga_b[0]_INST_0_i_33_0[3]
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.306    23.241 r  U11/inst/vga_display/vga_b[0]_INST_0_i_470/O
                         net (fo=1, routed)           0.452    23.693    U11/inst/vga_display/vga_b[0]_INST_0_i_470_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.124    23.817 r  U11/inst/vga_display/vga_b[0]_INST_0_i_242/O
                         net (fo=1, routed)           1.169    24.986    U11/inst/vga_display/vga_b[0]_INST_0_i_242_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    25.110 r  U11/inst/vga_display/vga_b[0]_INST_0_i_100/O
                         net (fo=1, routed)           0.000    25.110    U11/inst/vga_display/vga_b[0]_INST_0_i_100_n_0
    SLICE_X13Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    25.355 r  U11/inst/vga_display/vga_b[0]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    25.355    U11/inst/vga_display/vga_b[0]_INST_0_i_44_n_0
    SLICE_X13Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    25.459 r  U11/inst/vga_display/vga_b[0]_INST_0_i_15/O
                         net (fo=1, routed)           1.292    26.750    U11/inst/vga_display/font_data[5]
    SLICE_X7Y77          LUT6 (Prop_lut6_I4_O)        0.316    27.066 f  U11/inst/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    27.499    U11/inst/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.124    27.623 r  U11/inst/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          5.817    33.440    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    36.989 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.989    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDCE                         0.000     0.000 r  U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[10]/C
    SLICE_X9Y117         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[10]/Q
                         net (fo=1, routed)           0.056     0.197    U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[31]_1[9]
    SLICE_X9Y117         FDCE                                         r  U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDCE                         0.000     0.000 r  U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[23]/C
    SLICE_X9Y120         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[23]/Q
                         net (fo=1, routed)           0.112     0.253    U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[31]_1[22]
    SLICE_X8Y121         FDCE                                         r  U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDCE                         0.000     0.000 r  U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[7]/C
    SLICE_X9Y116         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[7]/Q
                         net (fo=1, routed)           0.116     0.257    U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[31]_1[6]
    SLICE_X9Y116         FDCE                                         r  U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDCE                         0.000     0.000 r  U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[9]/C
    SLICE_X9Y117         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/inst/Ex_reg_Mem/PC4_out_EXMem_reg[9]/Q
                         net (fo=1, routed)           0.116     0.257    U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[31]_1[8]
    SLICE_X9Y115         FDCE                                         r  U1/inst/Mem_reg_WB/PC4_out_MemWB_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/inst/ID_reg_Ex/Jump_out_IDEX_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/inst/Ex_reg_Mem/Jump_out_EXMem_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y115        FDCE                         0.000     0.000 r  U1/inst/ID_reg_Ex/Jump_out_IDEX_reg/C
    SLICE_X14Y115        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/inst/ID_reg_Ex/Jump_out_IDEX_reg/Q
                         net (fo=1, routed)           0.099     0.263    U1/inst/Ex_reg_Mem/Jump_out_IDEX
    SLICE_X13Y114        FDCE                                         r  U1/inst/Ex_reg_Mem/Jump_out_EXMem_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_debugger/display_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/inst/vga_display/display_data_reg_192_255_3_5/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.233%)  route 0.124ns (46.767%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  U11/inst/vga_debugger/display_addr_reg[5]_rep/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/inst/vga_debugger/display_addr_reg[5]_rep/Q
                         net (fo=506, routed)         0.124     0.265    U11/inst/vga_display/display_data_reg_192_255_3_5/ADDRD5
    SLICE_X6Y96          RAMD64E                                      r  U11/inst/vga_display/display_data_reg_192_255_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_debugger/display_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/inst/vga_display/display_data_reg_192_255_3_5/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.233%)  route 0.124ns (46.767%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  U11/inst/vga_debugger/display_addr_reg[5]_rep/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/inst/vga_debugger/display_addr_reg[5]_rep/Q
                         net (fo=506, routed)         0.124     0.265    U11/inst/vga_display/display_data_reg_192_255_3_5/ADDRD5
    SLICE_X6Y96          RAMD64E                                      r  U11/inst/vga_display/display_data_reg_192_255_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_debugger/display_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/inst/vga_display/display_data_reg_192_255_3_5/RAMC/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.233%)  route 0.124ns (46.767%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  U11/inst/vga_debugger/display_addr_reg[5]_rep/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/inst/vga_debugger/display_addr_reg[5]_rep/Q
                         net (fo=506, routed)         0.124     0.265    U11/inst/vga_display/display_data_reg_192_255_3_5/ADDRD5
    SLICE_X6Y96          RAMD64E                                      r  U11/inst/vga_display/display_data_reg_192_255_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst/vga_debugger/display_addr_reg[5]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/inst/vga_display/display_data_reg_192_255_3_5/RAMD/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.233%)  route 0.124ns (46.767%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  U11/inst/vga_debugger/display_addr_reg[5]_rep/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U11/inst/vga_debugger/display_addr_reg[5]_rep/Q
                         net (fo=506, routed)         0.124     0.265    U11/inst/vga_display/display_data_reg_192_255_3_5/ADDRD5
    SLICE_X6Y96          RAMD64E                                      r  U11/inst/vga_display/display_data_reg_192_255_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/inst/IF_reg_ID/PC_out_IFID_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/inst/ID_reg_Ex/PC_out_IDEX_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDCE                         0.000     0.000 r  U1/inst/IF_reg_ID/PC_out_IFID_reg[14]/C
    SLICE_X11Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/inst/IF_reg_ID/PC_out_IFID_reg[14]/Q
                         net (fo=2, routed)           0.127     0.268    U1/inst/ID_reg_Ex/PC_out_ID[13]
    SLICE_X11Y115        FDCE                                         r  U1/inst/ID_reg_Ex/PC_out_IDEX_reg[14]/D
  -------------------------------------------------------------------    -------------------





