

================================================================
== Vitis HLS Report for 'test_Pipeline_ARRAY_WRITE'
================================================================
* Date:           Thu May  9 22:02:19 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_32 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_WRITE  |        9|        9|         2|          1|          1|     9|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      49|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      66|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      66|     122|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_9_4_59_1_1_U23  |mux_9_4_59_1_1  |        0|   0|  0|  49|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  49|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln82_fu_204_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln82_fu_198_p2        |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          10|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_76                  |   9|          2|    4|          8|
    |mem_blk_n_W              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_76                  |   4|   0|    4|          0|
    |tmp_reg_258              |  59|   0|   59|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  66|   0|   66|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_WRITE|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                        mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                        mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                        mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                        mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_WDATA     |  out|   64|       m_axi|                        mem|       pointer|
|m_axi_mem_WSTRB     |  out|    8|       m_axi|                        mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                        mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                        mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                        mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                        mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                        mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RDATA     |   in|   64|       m_axi|                        mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|    9|       m_axi|                        mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                        mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                        mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                        mem|       pointer|
|sext_ln82           |   in|   61|     ap_none|                  sext_ln82|        scalar|
|zext_ln71_1         |   in|   58|     ap_none|                zext_ln71_1|        scalar|
|zext_ln72_1         |   in|   58|     ap_none|                zext_ln72_1|        scalar|
|out1_w_2            |   in|   59|     ap_none|                   out1_w_2|        scalar|
|zext_ln74           |   in|   58|     ap_none|                  zext_ln74|        scalar|
|zext_ln75           |   in|   58|     ap_none|                  zext_ln75|        scalar|
|zext_ln76           |   in|   58|     ap_none|                  zext_ln76|        scalar|
|zext_ln77           |   in|   58|     ap_none|                  zext_ln77|        scalar|
|zext_ln66_18        |   in|   58|     ap_none|               zext_ln66_18|        scalar|
|zext_ln13           |   in|   57|     ap_none|                  zext_ln13|        scalar|
+--------------------+-----+-----+------------+---------------------------+--------------+

