# Advanced-Encryption-Standard
This GitHub description highlights a Verilog AES-128 core using a unique 4x16-bit state representation using 8 bit barrel shifter.
