{
  "design": {
    "design_info": {
      "boundary_crc": "0x559EF2659A8724E9",
      "device": "xcau15p-sbvb484-1-i",
      "gen_directory": "../../../../samidare.gen/sources_1/bd/top_block",
      "name": "top_block",
      "pfm_name": "vendor:lib:top_block:1.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "led_module": {
        "util_vector_logic_0": "",
        "xlconstant_0": "",
        "LED_REG_READ_SEPARAT_0": "",
        "LED_REG_READ_SEPARAT_1": "",
        "u_led_inst_0": ""
      },
      "reset": {
        "vio_0": "",
        "rst_clk_wiz_0_125M": "",
        "xpm_cdc_gen_0": "",
        "rst_clk_wiz_1_320M": "",
        "rst_clk_wiz_1_320M1": "",
        "xpm_cdc_gen_1": "",
        "xpm_cdc_gen_2": "",
        "rst_clk_wiz_0_300M1": "",
        "rst_clk_wiz_0_300M2": "",
        "xpm_cdc_gen_3": ""
      },
      "reg_bram": {
        "axi_bram_ctrl_0": "",
        "blk_mem_gen_0": "",
        "axi_bram_ctrl_1": ""
      },
      "SAMPA_I2C_wrapper": {
        "axi_iic_0": "",
        "iobuf_vhdl_0": "",
        "iobuf_vhdl_1": "",
        "I2C_Controller_v1_0_0": "",
        "init_i2c_v1_0_0": ""
      },
      "xlconstant_0": "",
      "appUnit": {
        "FIFO_logic": {
          "xlconcat_4": "",
          "xlconcat_5": "",
          "xlconcat_3": "",
          "xlconcat_1": "",
          "cs_appunit_fifo_out_0": "",
          "c_counter_binary_0": "",
          "fifo_generator_0": "",
          "fifo_generator_1": "",
          "fifo_generator_2": "",
          "fifo_generator_3": "",
          "c_counter_binary_1": "",
          "util_vector_logic_1": "",
          "cs_ccd_dflop_0": "",
          "cs_ccd_dflop_1": "",
          "cs_clk_sel_0": ""
        },
        "data_sender_v1_0_0": "",
        "axis_data_fifo_0": "",
        "cs_fifo_slicer_0": "",
        "cs_appunit_merge_0": "",
        "util_reduced_logic_0": "",
        "xlconcat_0": "",
        "cs_event_builder_0": "",
        "cs_data_processor_0": "",
        "cs_das_rx_0": "",
        "threshold_comparator_0": "",
        "trigger_manager_0": "",
        "xlslice_0": ""
      },
      "fnet_wrapper": {
        "fakernet": {
          "mii_initializer_0": "",
          "if_gate": {
            "util_vector_logic_0": "",
            "util_vector_logic_1": "",
            "util_vector_logic_2": "",
            "util_vector_logic_3": ""
          },
          "if_gate1": {
            "util_vector_logic_0": "",
            "util_vector_logic_1": "",
            "util_vector_logic_2": "",
            "util_vector_logic_3": ""
          },
          "xlconstant_0": "",
          "xlconstant_1": "",
          "xlconstant_2": "",
          "xlconstant_3": "",
          "RESET_INST_0": "",
          "gig_ethernet_pcs_pma_0": "",
          "reg_switch_0": "",
          "fakernet_top_0": ""
        },
        "native_to_axi_lite_v_0": "",
        "data_receiver_v1_0_0": ""
      },
      "clock_wrapper": {
        "clk_wiz_1": "",
        "clk_wiz_0": "",
        "clk_wiz_2": ""
      },
      "SO_receiver": {
        "delay_adjust_init_v1_0": "",
        "idelay_top_v2_0": ""
      },
      "trg_en": {
        "SAMPA_TRG_EN_v1_0_0": "",
        "OBUFDS_TRG_0": "",
        "TRG_MODULE_0": ""
      },
      "intercon_wrapper": {
        "axi_mem_intercon": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {},
          "s02_couplers": {},
          "s03_couplers": {},
          "s04_couplers": {},
          "s05_couplers": {},
          "s06_couplers": {},
          "m00_couplers": {
            "m00_data_fifo": ""
          }
        }
      },
      "OBUFDS_CLKSOIN_0": "",
      "util_vector_logic_0": "",
      "bits_to_n_samples_0": "",
      "Const_wrapper": {
        "xlconstant_1": "",
        "HRSTB_wrapper": {
          "xlconcat_2": "",
          "util_vector_logic_1": "",
          "OBUFDS_TRG_0": ""
        },
        "OBUFDS_CONST_1": "",
        "OBUFDS_CONST_0": ""
      },
      "SAMPA_PON_v1_0_0": "",
      "GPIO_rx_0": "",
      "GPIO_Slicer": {
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": "",
        "xlslice_3": ""
      }
    },
    "ports": {
      "SFP0RXN": {
        "direction": "I"
      },
      "SFP0TXP": {
        "direction": "O"
      },
      "SFP0TXN": {
        "direction": "O"
      },
      "SFP0RXP": {
        "direction": "I"
      },
      "BASECLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_block_BASECLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "40000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "LED": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "4",
            "value_src": "ip_prop"
          }
        }
      },
      "SO1P": {
        "type": "data",
        "direction": "I",
        "left": "10",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SO1N": {
        "type": "data",
        "direction": "I",
        "left": "10",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SO0N": {
        "type": "data",
        "direction": "I",
        "left": "10",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SO0P": {
        "type": "data",
        "direction": "I",
        "left": "10",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SO2N": {
        "type": "data",
        "direction": "I",
        "left": "10",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SO2P": {
        "type": "data",
        "direction": "I",
        "left": "10",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SO3N": {
        "type": "data",
        "direction": "I",
        "left": "10",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SO3P": {
        "type": "data",
        "direction": "I",
        "left": "10",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRG_N": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "TRG_P": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "SAMPA_EN_A": {
        "direction": "O",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "SAMPA_EN_D": {
        "direction": "O",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "CLK_CFG": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "CLKSOIN_P": {
        "type": "clk",
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CLKSOIN_N": {
        "type": "clk",
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "PUSH_SW": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "S_I2C_SDA": {
        "direction": "IO"
      },
      "S_I2C_SCL": {
        "direction": "IO"
      },
      "BX_SYNC_TRG_P": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_block_clk_wiz_2_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "BX_SYNC_TRG_N": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_block_clk_wiz_2_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "HBTRG_P": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_block_clk_wiz_2_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "HBTRG_N": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_block_clk_wiz_2_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "HRSTB_N": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000:100000000:100000000:NULL",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0:0.0:0.0:NULL",
            "value_src": "ip_prop"
          }
        }
      },
      "HRSTB_P": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000:100000000:100000000:NULL",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0:0.0:0.0:NULL",
            "value_src": "ip_prop"
          }
        }
      },
      "CTS": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "POL": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "CG0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "CG1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DIP_SW": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "SFP_CLK_P": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_block_SFP_CLK_P",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "SFP_CLK_N": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_block_SFP_CLK_N",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "GPIOP": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "GPION": {
        "direction": "I",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "led_module": {
        "interface_ports": {
          "m00_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m00_axi1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "LED": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "clk125MHz": {
            "direction": "I"
          },
          "m00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "fnet_txn": {
            "direction": "I"
          },
          "power_on": {
            "direction": "I"
          },
          "DIP_SW": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ext_clk_lkd": {
            "direction": "I"
          }
        },
        "components": {
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "top_block_util_vector_logic_0_2",
            "xci_path": "ip/top_block_util_vector_logic_0_2/top_block_util_vector_logic_0_2.xci",
            "inst_hier_path": "led_module/util_vector_logic_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_block_xlconstant_0_2",
            "xci_path": "ip/top_block_xlconstant_0_2/top_block_xlconstant_0_2.xci",
            "inst_hier_path": "led_module/xlconstant_0"
          },
          "LED_REG_READ_SEPARAT_0": {
            "vlnv": "xilinx.com:module_ref:LED_REG_READ_SEPARATE_v1_0:1.0",
            "xci_name": "top_block_LED_REG_READ_SEPARAT_0_0",
            "xci_path": "ip/top_block_LED_REG_READ_SEPARAT_0_0/top_block_LED_REG_READ_SEPARAT_0_0.xci",
            "inst_hier_path": "led_module/LED_REG_READ_SEPARAT_0",
            "parameters": {
              "C_M00_AXI_TARGET_SLAVE_BASE_ADDR": {
                "value": "0xC0000000"
              },
              "LED_ADDRESS": {
                "value": "0x00000F02"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "LED_REG_READ_SEPARATE_v1_0",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m00_axi": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "address_space_ref": "m00_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "m00_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "m00_axi_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m00_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m00_axi_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m00_axi_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m00_axi_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "m00_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m00_axi_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "m00_axi_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m00_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m00_axi_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "m00_axi_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "m00_axi_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m00_axi_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m00_axi_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "m00_axi_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m00_axi_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "m00_axi_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m00_axi_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "LED_REG": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "m00_axi_init_axi_txn": {
                "direction": "I"
              },
              "m00_axi_error": {
                "direction": "O"
              },
              "m00_axi_txn_done": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m00_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "m00_axi_aresetn",
                    "value_src": "constant"
                  }
                }
              },
              "m00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m00_axi": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "LED_REG_READ_SEPARAT_1": {
            "vlnv": "xilinx.com:module_ref:LED_REG_READ_SEPARATE_v1_0:1.0",
            "xci_name": "top_block_LED_REG_READ_SEPARAT_1_0",
            "xci_path": "ip/top_block_LED_REG_READ_SEPARAT_1_0/top_block_LED_REG_READ_SEPARAT_1_0.xci",
            "inst_hier_path": "led_module/LED_REG_READ_SEPARAT_1",
            "parameters": {
              "C_M00_AXI_TARGET_SLAVE_BASE_ADDR": {
                "value": "0xC0000000"
              },
              "LED_ADDRESS": {
                "value": "0x00000F03"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "LED_REG_READ_SEPARATE_v1_0",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m00_axi": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "address_space_ref": "m00_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "m00_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "m00_axi_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m00_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m00_axi_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m00_axi_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m00_axi_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "m00_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m00_axi_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "m00_axi_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m00_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m00_axi_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "m00_axi_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "m00_axi_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m00_axi_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m00_axi_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "m00_axi_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m00_axi_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "m00_axi_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m00_axi_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "LED_REG": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "m00_axi_init_axi_txn": {
                "direction": "I"
              },
              "m00_axi_error": {
                "direction": "O"
              },
              "m00_axi_txn_done": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m00_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "m00_axi_aresetn",
                    "value_src": "constant"
                  }
                }
              },
              "m00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m00_axi": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "u_led_inst_0": {
            "vlnv": "xilinx.com:module_ref:u_led_inst:1.0",
            "xci_name": "top_block_u_led_inst_0_0",
            "xci_path": "ip/top_block_u_led_inst_0_0/top_block_u_led_inst_0_0.xci",
            "inst_hier_path": "led_module/u_led_inst_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "u_led_inst",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk125MHz": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              },
              "enable": {
                "direction": "I"
              },
              "fnet_txn": {
                "direction": "I"
              },
              "power_on": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "ext_clk_lkd": {
                "direction": "I"
              },
              "LED_REG0": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "LED_REG1": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "LED_REG2": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "LED_REG3": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "DIPSW": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "INIT_AXI_TXN": {
                "direction": "O"
              },
              "INIT_AXI_TXN_SUB": {
                "direction": "O"
              },
              "LED_TXN_DONE": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "LED": {
                "direction": "O",
                "left": "3",
                "right": "0",
                "parameters": {
                  "PortWidth": {
                    "value": "4",
                    "value_src": "ip_prop"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "m00_axi",
              "LED_REG_READ_SEPARAT_0/m00_axi"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "m00_axi1",
              "LED_REG_READ_SEPARAT_1/m00_axi"
            ]
          }
        },
        "nets": {
          "DIP_SW_1": {
            "ports": [
              "DIP_SW",
              "u_led_inst_0/DIPSW"
            ]
          },
          "LED_REG_READ_SEPARAT_0_LED_REG": {
            "ports": [
              "LED_REG_READ_SEPARAT_0/LED_REG",
              "u_led_inst_0/LED_REG2"
            ]
          },
          "LED_REG_READ_SEPARAT_0_m00_axi_txn_done": {
            "ports": [
              "LED_REG_READ_SEPARAT_0/m00_axi_txn_done",
              "util_vector_logic_0/Op1"
            ]
          },
          "LED_REG_READ_SEPARAT_1_LED_REG": {
            "ports": [
              "LED_REG_READ_SEPARAT_1/LED_REG",
              "u_led_inst_0/LED_REG3"
            ]
          },
          "LED_REG_READ_SEPARAT_1_m00_axi_txn_done": {
            "ports": [
              "LED_REG_READ_SEPARAT_1/m00_axi_txn_done",
              "util_vector_logic_0/Op2"
            ]
          },
          "clk125MHz_1": {
            "ports": [
              "clk125MHz",
              "LED_REG_READ_SEPARAT_0/m00_axi_aclk",
              "LED_REG_READ_SEPARAT_1/m00_axi_aclk",
              "u_led_inst_0/clk125MHz"
            ]
          },
          "ext_clk_lkd_1": {
            "ports": [
              "ext_clk_lkd",
              "u_led_inst_0/ext_clk_lkd"
            ]
          },
          "fnet_txn_1": {
            "ports": [
              "fnet_txn",
              "u_led_inst_0/fnet_txn"
            ]
          },
          "m00_axi_aresetn_1": {
            "ports": [
              "m00_axi_aresetn",
              "LED_REG_READ_SEPARAT_0/m00_axi_aresetn",
              "LED_REG_READ_SEPARAT_1/m00_axi_aresetn"
            ]
          },
          "power_on_1": {
            "ports": [
              "power_on",
              "u_led_inst_0/power_on"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "u_led_inst_0/reset"
            ]
          },
          "u_led_inst_0_INIT_AXI_TXN": {
            "ports": [
              "u_led_inst_0/INIT_AXI_TXN",
              "LED_REG_READ_SEPARAT_0/m00_axi_init_axi_txn"
            ]
          },
          "u_led_inst_0_INIT_AXI_TXN_SUB": {
            "ports": [
              "u_led_inst_0/INIT_AXI_TXN_SUB",
              "LED_REG_READ_SEPARAT_1/m00_axi_init_axi_txn"
            ]
          },
          "u_led_inst_0_LED": {
            "ports": [
              "u_led_inst_0/LED",
              "LED"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "u_led_inst_0/LED_TXN_DONE"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "u_led_inst_0/enable"
            ]
          }
        }
      },
      "reset": {
        "ports": {
          "probe_out0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RST": {
            "direction": "I"
          },
          "slowest_sync_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn3": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dest_clk": {
            "type": "clk",
            "direction": "I"
          },
          "dest_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn4": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "vio_0": {
            "vlnv": "xilinx.com:ip:vio:3.0",
            "xci_name": "top_block_vio_0_0",
            "xci_path": "ip/top_block_vio_0_0/top_block_vio_0_0.xci",
            "inst_hier_path": "reset/vio_0",
            "parameters": {
              "C_NUM_PROBE_IN": {
                "value": "0"
              }
            }
          },
          "rst_clk_wiz_0_125M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_block_rst_clk_wiz_0_125M_0",
            "xci_path": "ip/top_block_rst_clk_wiz_0_125M_0/top_block_rst_clk_wiz_0_125M_0.xci",
            "inst_hier_path": "reset/rst_clk_wiz_0_125M"
          },
          "xpm_cdc_gen_0": {
            "vlnv": "xilinx.com:ip:xpm_cdc_gen:1.0",
            "xci_name": "top_block_xpm_cdc_gen_0_0",
            "xci_path": "ip/top_block_xpm_cdc_gen_0_0/top_block_xpm_cdc_gen_0_0.xci",
            "inst_hier_path": "reset/xpm_cdc_gen_0",
            "parameters": {
              "CDC_TYPE": {
                "value": "xpm_cdc_async_rst"
              },
              "DEST_SYNC_FF": {
                "value": "8"
              }
            }
          },
          "rst_clk_wiz_1_320M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_block_rst_clk_wiz_1_320M_0",
            "xci_path": "ip/top_block_rst_clk_wiz_1_320M_0/top_block_rst_clk_wiz_1_320M_0.xci",
            "inst_hier_path": "reset/rst_clk_wiz_1_320M"
          },
          "rst_clk_wiz_1_320M1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_block_rst_clk_wiz_1_320M_1",
            "xci_path": "ip/top_block_rst_clk_wiz_1_320M_1/top_block_rst_clk_wiz_1_320M_1.xci",
            "inst_hier_path": "reset/rst_clk_wiz_1_320M1"
          },
          "xpm_cdc_gen_1": {
            "vlnv": "xilinx.com:ip:xpm_cdc_gen:1.0",
            "xci_name": "top_block_xpm_cdc_gen_0_2",
            "xci_path": "ip/top_block_xpm_cdc_gen_0_2/top_block_xpm_cdc_gen_0_2.xci",
            "inst_hier_path": "reset/xpm_cdc_gen_1",
            "parameters": {
              "CDC_TYPE": {
                "value": "xpm_cdc_async_rst"
              }
            }
          },
          "xpm_cdc_gen_2": {
            "vlnv": "xilinx.com:ip:xpm_cdc_gen:1.0",
            "xci_name": "top_block_xpm_cdc_gen_0_3",
            "xci_path": "ip/top_block_xpm_cdc_gen_0_3/top_block_xpm_cdc_gen_0_3.xci",
            "inst_hier_path": "reset/xpm_cdc_gen_2",
            "parameters": {
              "CDC_TYPE": {
                "value": "xpm_cdc_async_rst"
              },
              "DEST_SYNC_FF": {
                "value": "8"
              }
            }
          },
          "rst_clk_wiz_0_300M1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_block_rst_clk_wiz_0_125M_1",
            "xci_path": "ip/top_block_rst_clk_wiz_0_125M_1/top_block_rst_clk_wiz_0_125M_1.xci",
            "inst_hier_path": "reset/rst_clk_wiz_0_300M1"
          },
          "rst_clk_wiz_0_300M2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_block_rst_clk_wiz_0_300M1_0",
            "xci_path": "ip/top_block_rst_clk_wiz_0_300M1_0/top_block_rst_clk_wiz_0_300M1_0.xci",
            "inst_hier_path": "reset/rst_clk_wiz_0_300M2"
          },
          "xpm_cdc_gen_3": {
            "vlnv": "xilinx.com:ip:xpm_cdc_gen:1.0",
            "xci_name": "top_block_xpm_cdc_gen_2_0",
            "xci_path": "ip/top_block_xpm_cdc_gen_2_0/top_block_xpm_cdc_gen_2_0.xci",
            "inst_hier_path": "reset/xpm_cdc_gen_3",
            "parameters": {
              "CDC_TYPE": {
                "value": "xpm_cdc_async_rst"
              },
              "DEST_SYNC_FF": {
                "value": "8"
              }
            }
          }
        },
        "nets": {
          "RST_1": {
            "ports": [
              "RST",
              "xpm_cdc_gen_0/src_arst",
              "xpm_cdc_gen_1/src_arst",
              "xpm_cdc_gen_2/src_arst",
              "xpm_cdc_gen_3/src_arst"
            ]
          },
          "dest_clk1_1": {
            "ports": [
              "dest_clk1",
              "xpm_cdc_gen_3/dest_clk",
              "rst_clk_wiz_0_300M2/slowest_sync_clk"
            ]
          },
          "dest_clk_1": {
            "ports": [
              "dest_clk",
              "xpm_cdc_gen_2/dest_clk",
              "rst_clk_wiz_0_300M1/slowest_sync_clk"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "ext_reset_in",
              "rst_clk_wiz_1_320M/ext_reset_in"
            ]
          },
          "rst_clk_wiz_0_125M1_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_0_300M1/peripheral_aresetn",
              "peripheral_aresetn3"
            ]
          },
          "rst_clk_wiz_0_125M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_0_125M/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "rst_clk_wiz_0_300M2_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_0_300M2/peripheral_aresetn",
              "peripheral_aresetn4"
            ]
          },
          "rst_clk_wiz_1_320M1_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_320M1/peripheral_aresetn",
              "peripheral_aresetn2"
            ]
          },
          "rst_clk_wiz_1_320M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_320M/peripheral_aresetn",
              "peripheral_aresetn1"
            ]
          },
          "slowest_sync_clk1_1": {
            "ports": [
              "slowest_sync_clk1",
              "rst_clk_wiz_1_320M/slowest_sync_clk",
              "xpm_cdc_gen_1/dest_clk",
              "rst_clk_wiz_1_320M1/slowest_sync_clk"
            ]
          },
          "slowest_sync_clk_1": {
            "ports": [
              "slowest_sync_clk",
              "rst_clk_wiz_0_125M/slowest_sync_clk",
              "vio_0/clk",
              "xpm_cdc_gen_0/dest_clk"
            ]
          },
          "vio_0_probe_out0": {
            "ports": [
              "vio_0/probe_out0",
              "probe_out0"
            ]
          },
          "xpm_cdc_gen_0_dest_arst": {
            "ports": [
              "xpm_cdc_gen_0/dest_arst",
              "rst_clk_wiz_0_125M/ext_reset_in"
            ]
          },
          "xpm_cdc_gen_1_dest_arst": {
            "ports": [
              "xpm_cdc_gen_1/dest_arst",
              "rst_clk_wiz_1_320M1/ext_reset_in"
            ]
          },
          "xpm_cdc_gen_2_dest_arst": {
            "ports": [
              "xpm_cdc_gen_2/dest_arst",
              "rst_clk_wiz_0_300M1/ext_reset_in"
            ]
          },
          "xpm_cdc_gen_3_dest_arst": {
            "ports": [
              "xpm_cdc_gen_3/dest_arst",
              "rst_clk_wiz_0_300M2/ext_reset_in"
            ]
          }
        }
      },
      "reg_bram": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "top_block_axi_bram_ctrl_0_0",
            "xci_path": "ip/top_block_axi_bram_ctrl_0_0/top_block_axi_bram_ctrl_0_0.xci",
            "inst_hier_path": "reg_bram/axi_bram_ctrl_0",
            "parameters": {
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "top_block_blk_mem_gen_0_0",
            "xci_path": "ip/top_block_blk_mem_gen_0_0/top_block_blk_mem_gen_0_0.xci",
            "inst_hier_path": "reg_bram/blk_mem_gen_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              }
            }
          },
          "axi_bram_ctrl_1": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "top_block_axi_bram_ctrl_1_0",
            "xci_path": "ip/top_block_axi_bram_ctrl_1_0/top_block_axi_bram_ctrl_1_0.xci",
            "inst_hier_path": "reg_bram/axi_bram_ctrl_1",
            "parameters": {
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_ctrl_0/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI1",
              "axi_bram_ctrl_1/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_0/BRAM_PORTA",
              "blk_mem_gen_0/BRAM_PORTA"
            ]
          },
          "axi_bram_ctrl_1_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_1/BRAM_PORTA",
              "blk_mem_gen_0/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "axi_bram_ctrl_1/s_axi_aclk",
              "axi_bram_ctrl_0/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_bram_ctrl_1/s_axi_aresetn",
              "axi_bram_ctrl_0/s_axi_aresetn"
            ]
          }
        }
      },
      "SAMPA_I2C_wrapper": {
        "interface_ports": {
          "m00_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m00_axi1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "m00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "m00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "S_I2C_SDA": {
            "direction": "IO"
          },
          "S_I2C_SCL": {
            "direction": "IO"
          }
        },
        "components": {
          "axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "top_block_axi_iic_0_0",
            "xci_path": "ip/top_block_axi_iic_0_0/top_block_axi_iic_0_0.xci",
            "inst_hier_path": "SAMPA_I2C_wrapper/axi_iic_0",
            "parameters": {
              "C_SDA_LEVEL": {
                "value": "0"
              },
              "IIC_FREQ_KHZ": {
                "value": "1000"
              },
              "TEN_BIT_ADR": {
                "value": "10_bit"
              }
            }
          },
          "iobuf_vhdl_0": {
            "vlnv": "xilinx.com:module_ref:iobuf_vhdl:1.0",
            "xci_name": "top_block_iobuf_vhdl_0_0",
            "xci_path": "ip/top_block_iobuf_vhdl_0_0/top_block_iobuf_vhdl_0_0.xci",
            "inst_hier_path": "SAMPA_I2C_wrapper/iobuf_vhdl_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "iobuf_vhdl",
              "boundary_crc": "0x0"
            },
            "ports": {
              "io": {
                "direction": "IO"
              },
              "i": {
                "direction": "I"
              },
              "o": {
                "direction": "O",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_util_ds_buf_5_0_IOBUF_IO_O",
                    "value_src": "default_prop"
                  }
                }
              },
              "t": {
                "direction": "I"
              }
            }
          },
          "iobuf_vhdl_1": {
            "vlnv": "xilinx.com:module_ref:iobuf_vhdl:1.0",
            "xci_name": "top_block_iobuf_vhdl_1_0",
            "xci_path": "ip/top_block_iobuf_vhdl_1_0/top_block_iobuf_vhdl_1_0.xci",
            "inst_hier_path": "SAMPA_I2C_wrapper/iobuf_vhdl_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "iobuf_vhdl",
              "boundary_crc": "0x0"
            },
            "ports": {
              "io": {
                "direction": "IO"
              },
              "i": {
                "direction": "I"
              },
              "o": {
                "direction": "O",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_util_ds_buf_6_0_IOBUF_IO_O",
                    "value_src": "default_prop"
                  }
                }
              },
              "t": {
                "direction": "I"
              }
            }
          },
          "I2C_Controller_v1_0_0": {
            "vlnv": "xilinx.com:module_ref:I2C_Controller_v1_0:1.0",
            "xci_name": "top_block_I2C_Controller_v1_0_0_1",
            "xci_path": "ip/top_block_I2C_Controller_v1_0_0_1/top_block_I2C_Controller_v1_0_0_1.xci",
            "inst_hier_path": "SAMPA_I2C_wrapper/I2C_Controller_v1_0_0",
            "parameters": {
              "C_M00_AXI_TARGET_SLAVE_BASE_ADDR": {
                "value": "0xC0000000"
              },
              "C_M01_AXI_TARGET_SLAVE_BASE_ADDR": {
                "value": "0x40000000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "I2C_Controller_v1_0",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m00_axi": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "address_space_ref": "m00_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "m00_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "m00_axi_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m00_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m00_axi_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m00_axi_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m00_axi_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "m00_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m00_axi_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "m00_axi_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m00_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m00_axi_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "m00_axi_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "m00_axi_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m00_axi_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m00_axi_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "m00_axi_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m00_axi_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "m00_axi_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m00_axi_rready",
                    "direction": "O"
                  }
                }
              },
              "m01_axi": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "m01_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "m01_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "m01_axi_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m01_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m01_axi_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m01_axi_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m01_axi_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "m01_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m01_axi_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "m01_axi_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m01_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m01_axi_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "m01_axi_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "m01_axi_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m01_axi_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m01_axi_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "m01_axi_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m01_axi_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "m01_axi_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m01_axi_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "start_i2c_read": {
                "direction": "I"
              },
              "start_i2c_write": {
                "direction": "I"
              },
              "i2c_busy": {
                "direction": "O"
              },
              "m00_axi_init_axi_txn": {
                "direction": "I"
              },
              "m00_axi_error": {
                "direction": "O"
              },
              "m00_axi_txn_done": {
                "direction": "O"
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m00_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "m00_axi_aresetn",
                    "value_src": "constant"
                  }
                }
              },
              "m00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "m01_axi_init_axi_txn": {
                "direction": "I"
              },
              "m01_axi_error": {
                "direction": "O"
              },
              "m01_axi_txn_done": {
                "direction": "O"
              },
              "m01_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m01_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "m01_axi_aresetn",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "m01_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m00_axi": {
                  "range": "4G",
                  "width": "32"
                },
                "m01_axi": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "init_i2c_v1_0_0": {
            "vlnv": "xilinx.com:module_ref:init_i2c_v1_0:1.0",
            "xci_name": "top_block_init_i2c_v1_0_0_0",
            "xci_path": "ip/top_block_init_i2c_v1_0_0_0/top_block_init_i2c_v1_0_0_0.xci",
            "inst_hier_path": "SAMPA_I2C_wrapper/init_i2c_v1_0_0",
            "parameters": {
              "C_M00_AXI_TARGET_SLAVE_BASE_ADDR": {
                "value": "0xC0000000"
              },
              "TARGET_ADDRESS": {
                "value": "0x00000400"
              },
              "TXN_TIMING": {
                "value": "0x0100000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "init_i2c_v1_0",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m00_axi": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "address_space_ref": "m00_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "m00_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "m00_axi_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m00_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m00_axi_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m00_axi_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m00_axi_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "m00_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m00_axi_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "m00_axi_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m00_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m00_axi_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "m00_axi_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "m00_axi_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m00_axi_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m00_axi_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "m00_axi_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m00_axi_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "m00_axi_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m00_axi_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "init_i2c_wr": {
                "direction": "O"
              },
              "init_i2c_rd": {
                "direction": "O"
              },
              "m00_axi_init_axi_txn": {
                "direction": "I"
              },
              "m00_axi_error": {
                "direction": "O"
              },
              "m00_axi_txn_done": {
                "direction": "O"
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m00_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "m00_axi_aresetn",
                    "value_src": "constant"
                  }
                }
              },
              "m00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m00_axi": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "m00_axi",
              "I2C_Controller_v1_0_0/m00_axi"
            ]
          },
          "I2C_Controller_v1_0_0_m01_axi": {
            "interface_ports": [
              "axi_iic_0/S_AXI",
              "I2C_Controller_v1_0_0/m01_axi"
            ]
          },
          "init_i2c_v1_0_0_m00_axi": {
            "interface_ports": [
              "m00_axi1",
              "init_i2c_v1_0_0/m00_axi"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "S_I2C_SDA",
              "iobuf_vhdl_1/io"
            ]
          },
          "Net1": {
            "ports": [
              "S_I2C_SCL",
              "iobuf_vhdl_0/io"
            ]
          },
          "axi_iic_0_scl_o": {
            "ports": [
              "axi_iic_0/scl_o",
              "iobuf_vhdl_0/i"
            ]
          },
          "axi_iic_0_scl_t": {
            "ports": [
              "axi_iic_0/scl_t",
              "iobuf_vhdl_0/t"
            ]
          },
          "axi_iic_0_sda_o": {
            "ports": [
              "axi_iic_0/sda_o",
              "iobuf_vhdl_1/i"
            ]
          },
          "axi_iic_0_sda_t": {
            "ports": [
              "axi_iic_0/sda_t",
              "iobuf_vhdl_1/t"
            ]
          },
          "init_i2c_v1_0_0_init_i2c_rd": {
            "ports": [
              "init_i2c_v1_0_0/init_i2c_rd",
              "I2C_Controller_v1_0_0/start_i2c_read"
            ]
          },
          "init_i2c_v1_0_0_init_i2c_wr": {
            "ports": [
              "init_i2c_v1_0_0/init_i2c_wr",
              "I2C_Controller_v1_0_0/start_i2c_write"
            ]
          },
          "iobuf_vhdl_0_o": {
            "ports": [
              "iobuf_vhdl_0/o",
              "axi_iic_0/scl_i"
            ]
          },
          "iobuf_vhdl_1_o": {
            "ports": [
              "iobuf_vhdl_1/o",
              "axi_iic_0/sda_i"
            ]
          },
          "m00_axi_aclk_1": {
            "ports": [
              "m00_axi_aclk",
              "I2C_Controller_v1_0_0/m00_axi_aclk",
              "init_i2c_v1_0_0/m00_axi_aclk"
            ]
          },
          "m00_axi_aresetn_1": {
            "ports": [
              "m00_axi_aresetn",
              "axi_iic_0/s_axi_aresetn",
              "I2C_Controller_v1_0_0/m00_axi_aresetn",
              "I2C_Controller_v1_0_0/m01_axi_aresetn",
              "init_i2c_v1_0_0/m00_axi_aresetn"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "axi_iic_0/s_axi_aclk",
              "I2C_Controller_v1_0_0/m01_axi_aclk"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "top_block_xlconstant_0_3",
        "xci_path": "ip/top_block_xlconstant_0_3/top_block_xlconstant_0_3.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0b1010011"
          },
          "CONST_WIDTH": {
            "value": "7"
          }
        }
      },
      "appUnit": {
        "interface_ports": {
          "M_AXIS_data": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "user_clk": {
            "type": "clk",
            "direction": "I"
          },
          "event_reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk125MHz": {
            "type": "clk",
            "direction": "I"
          },
          "SO1": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "SO3": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "SO2": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "SO0": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "en": {
            "direction": "I"
          },
          "internal_enabled": {
            "direction": "I"
          },
          "clk_enable_1kHz": {
            "direction": "I"
          },
          "clk_enable_1MHz": {
            "direction": "I"
          },
          "s_axis_aresetn_0": {
            "type": "rst",
            "direction": "I"
          },
          "n_samples": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "threshold": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "pretrigger_select": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "Din": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "clk1": {
            "type": "clk",
            "direction": "I"
          },
          "select_ext": {
            "direction": "I"
          }
        },
        "components": {
          "FIFO_logic": {
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "clk125MHz": {
                "type": "clk",
                "direction": "I"
              },
              "reset1": {
                "type": "rst",
                "direction": "I"
              },
              "write_en1": {
                "direction": "I"
              },
              "read_en1": {
                "direction": "I"
              },
              "mem_full1": {
                "direction": "O"
              },
              "reset2": {
                "type": "rst",
                "direction": "I"
              },
              "write_en2": {
                "direction": "I"
              },
              "read_en2": {
                "direction": "I"
              },
              "mem_full2": {
                "direction": "O"
              },
              "reset3": {
                "type": "rst",
                "direction": "I"
              },
              "write_en3": {
                "direction": "I"
              },
              "read_en3": {
                "direction": "I"
              },
              "mem_full3": {
                "direction": "O"
              },
              "data_in3": {
                "direction": "I",
                "left": "327",
                "right": "0"
              },
              "data_in2": {
                "direction": "I",
                "left": "327",
                "right": "0"
              },
              "data_in1": {
                "direction": "I",
                "left": "327",
                "right": "0"
              },
              "fifos_empty": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "fifos_out": {
                "direction": "O",
                "left": "1503",
                "right": "0"
              },
              "mem_full": {
                "direction": "O"
              },
              "data_in": {
                "direction": "I",
                "left": "327",
                "right": "0"
              },
              "read_en": {
                "direction": "I"
              },
              "write_en": {
                "direction": "I"
              },
              "reset": {
                "type": "rst",
                "direction": "I"
              },
              "clk1": {
                "type": "clk",
                "direction": "I"
              },
              "en": {
                "type": "ce",
                "direction": "I"
              },
              "select_ext": {
                "direction": "I"
              }
            },
            "components": {
              "xlconcat_4": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "top_block_xlconcat_1_4",
                "xci_path": "ip/top_block_xlconcat_1_4/top_block_xlconcat_1_4.xci",
                "inst_hier_path": "appUnit/FIFO_logic/xlconcat_4",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "328"
                  },
                  "IN1_WIDTH": {
                    "value": "48"
                  }
                }
              },
              "xlconcat_5": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "top_block_xlconcat_2_2",
                "xci_path": "ip/top_block_xlconcat_2_2/top_block_xlconcat_2_2.xci",
                "inst_hier_path": "appUnit/FIFO_logic/xlconcat_5",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "328"
                  },
                  "IN1_WIDTH": {
                    "value": "48"
                  }
                }
              },
              "xlconcat_3": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "top_block_xlconcat_1_3",
                "xci_path": "ip/top_block_xlconcat_1_3/top_block_xlconcat_1_3.xci",
                "inst_hier_path": "appUnit/FIFO_logic/xlconcat_3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "328"
                  },
                  "IN1_WIDTH": {
                    "value": "48"
                  }
                }
              },
              "xlconcat_1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "top_block_xlconcat_1_0",
                "xci_path": "ip/top_block_xlconcat_1_0/top_block_xlconcat_1_0.xci",
                "inst_hier_path": "appUnit/FIFO_logic/xlconcat_1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "328"
                  },
                  "IN1_WIDTH": {
                    "value": "48"
                  }
                }
              },
              "cs_appunit_fifo_out_0": {
                "vlnv": "xilinx.com:module_ref:cs_appunit_fifo_out:1.0",
                "xci_name": "top_block_cs_appunit_fifo_out_0_0",
                "xci_path": "ip/top_block_cs_appunit_fifo_out_0_0/top_block_cs_appunit_fifo_out_0_0.xci",
                "inst_hier_path": "appUnit/FIFO_logic/cs_appunit_fifo_out_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cs_appunit_fifo_out",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "bus_0": {
                    "direction": "I",
                    "left": "375",
                    "right": "0"
                  },
                  "bus_1": {
                    "direction": "I",
                    "left": "375",
                    "right": "0"
                  },
                  "bus_2": {
                    "direction": "I",
                    "left": "375",
                    "right": "0"
                  },
                  "bus_3": {
                    "direction": "I",
                    "left": "375",
                    "right": "0"
                  },
                  "empty_0": {
                    "direction": "I"
                  },
                  "empty_1": {
                    "direction": "I"
                  },
                  "empty_2": {
                    "direction": "I"
                  },
                  "empty_3": {
                    "direction": "I"
                  },
                  "fifos_out": {
                    "direction": "O",
                    "left": "1503",
                    "right": "0"
                  },
                  "fifos_empty": {
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  }
                }
              },
              "c_counter_binary_0": {
                "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
                "xci_name": "top_block_c_counter_binary_0_0",
                "xci_path": "ip/top_block_c_counter_binary_0_0/top_block_c_counter_binary_0_0.xci",
                "inst_hier_path": "appUnit/FIFO_logic/c_counter_binary_0",
                "parameters": {
                  "Output_Width": {
                    "value": "48"
                  },
                  "SCLR": {
                    "value": "true"
                  }
                }
              },
              "fifo_generator_0": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "top_block_fifo_generator_0_0",
                "xci_path": "ip/top_block_fifo_generator_0_0_2/top_block_fifo_generator_0_0.xci",
                "inst_hier_path": "appUnit/FIFO_logic/fifo_generator_0",
                "parameters": {
                  "Fifo_Implementation": {
                    "value": "Independent_Clocks_Builtin_FIFO"
                  },
                  "Input_Data_Width": {
                    "value": "376"
                  },
                  "Input_Depth": {
                    "value": "1024"
                  },
                  "Read_Clock_Frequency": {
                    "value": "125"
                  },
                  "Use_Embedded_Registers": {
                    "value": "false"
                  },
                  "Write_Clock_Frequency": {
                    "value": "320"
                  }
                }
              },
              "fifo_generator_1": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "top_block_fifo_generator_0_1",
                "xci_path": "ip/top_block_fifo_generator_0_1/top_block_fifo_generator_0_1.xci",
                "inst_hier_path": "appUnit/FIFO_logic/fifo_generator_1",
                "parameters": {
                  "Fifo_Implementation": {
                    "value": "Independent_Clocks_Builtin_FIFO"
                  },
                  "Input_Data_Width": {
                    "value": "376"
                  },
                  "Input_Depth": {
                    "value": "1024"
                  },
                  "Read_Clock_Frequency": {
                    "value": "125"
                  },
                  "Use_Embedded_Registers": {
                    "value": "false"
                  },
                  "Write_Clock_Frequency": {
                    "value": "320"
                  }
                }
              },
              "fifo_generator_2": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "top_block_fifo_generator_1_0",
                "xci_path": "ip/top_block_fifo_generator_1_0_2/top_block_fifo_generator_1_0.xci",
                "inst_hier_path": "appUnit/FIFO_logic/fifo_generator_2",
                "parameters": {
                  "Fifo_Implementation": {
                    "value": "Independent_Clocks_Builtin_FIFO"
                  },
                  "Input_Data_Width": {
                    "value": "376"
                  },
                  "Input_Depth": {
                    "value": "1024"
                  },
                  "Read_Clock_Frequency": {
                    "value": "125"
                  },
                  "Use_Embedded_Registers": {
                    "value": "false"
                  },
                  "Write_Clock_Frequency": {
                    "value": "320"
                  }
                }
              },
              "fifo_generator_3": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "top_block_fifo_generator_2_0",
                "xci_path": "ip/top_block_fifo_generator_2_0_2/top_block_fifo_generator_2_0.xci",
                "inst_hier_path": "appUnit/FIFO_logic/fifo_generator_3",
                "parameters": {
                  "Fifo_Implementation": {
                    "value": "Independent_Clocks_Builtin_FIFO"
                  },
                  "Input_Data_Width": {
                    "value": "376"
                  },
                  "Input_Depth": {
                    "value": "1024"
                  },
                  "Read_Clock_Frequency": {
                    "value": "125"
                  },
                  "Use_Embedded_Registers": {
                    "value": "false"
                  },
                  "Write_Clock_Frequency": {
                    "value": "320"
                  }
                }
              },
              "c_counter_binary_1": {
                "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
                "xci_name": "top_block_c_counter_binary_0_1",
                "xci_path": "ip/top_block_c_counter_binary_0_1/top_block_c_counter_binary_0_1.xci",
                "inst_hier_path": "appUnit/FIFO_logic/c_counter_binary_1",
                "parameters": {
                  "Output_Width": {
                    "value": "48"
                  },
                  "SCLR": {
                    "value": "true"
                  }
                }
              },
              "util_vector_logic_1": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "top_block_util_vector_logic_1_4",
                "xci_path": "ip/top_block_util_vector_logic_1_4/top_block_util_vector_logic_1_4.xci",
                "inst_hier_path": "appUnit/FIFO_logic/util_vector_logic_1",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "cs_ccd_dflop_0": {
                "vlnv": "xilinx.com:module_ref:cs_ccd_dflop:1.0",
                "xci_name": "top_block_cs_ccd_dflop_0_0",
                "xci_path": "ip/top_block_cs_ccd_dflop_0_0/top_block_cs_ccd_dflop_0_0.xci",
                "inst_hier_path": "appUnit/FIFO_logic/cs_ccd_dflop_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cs_ccd_dflop",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "top_block_clk_wiz_0_2_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "d": {
                    "direction": "I",
                    "left": "0",
                    "right": "0",
                    "parameters": {
                      "PortType": {
                        "value": "ce",
                        "value_src": "ip_prop"
                      },
                      "PortType.PROP_SRC": {
                        "value": "false",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "180",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "dout": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                }
              },
              "cs_ccd_dflop_1": {
                "vlnv": "xilinx.com:module_ref:cs_ccd_dflop:1.0",
                "xci_name": "top_block_cs_ccd_dflop_0_2",
                "xci_path": "ip/top_block_cs_ccd_dflop_0_2/top_block_cs_ccd_dflop_0_2.xci",
                "inst_hier_path": "appUnit/FIFO_logic/cs_ccd_dflop_1",
                "parameters": {
                  "WIDTH": {
                    "value": "48"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cs_ccd_dflop",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "top_block_clk_wiz_1_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "d": {
                    "direction": "I",
                    "left": "47",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": [
                          "xilinx.com:interface:datatypes:1.0 {",
                          "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                          "{} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
                          "minimum {} maximum {}} value false}}}} DATA_WIDTH 48",
                          "}"
                        ],
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "dout": {
                    "direction": "O",
                    "left": "47",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": [
                          "xilinx.com:interface:datatypes:1.0 {",
                          "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                          "{} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
                          "minimum {} maximum {}} value false}}}} DATA_WIDTH 48",
                          "}"
                        ],
                        "value_src": "ip_prop"
                      },
                      "PortType": {
                        "value": "data",
                        "value_src": "ip_prop"
                      },
                      "PortType.PROP_SRC": {
                        "value": "false",
                        "value_src": "ip_prop"
                      }
                    }
                  }
                }
              },
              "cs_clk_sel_0": {
                "vlnv": "xilinx.com:module_ref:cs_clk_sel:1.0",
                "xci_name": "top_block_cs_clk_sel_0_0",
                "xci_path": "ip/top_block_cs_clk_sel_0_0/top_block_cs_clk_sel_0_0.xci",
                "inst_hier_path": "appUnit/FIFO_logic/cs_clk_sel_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "cs_clk_sel",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "int_cnt": {
                    "direction": "I",
                    "left": "47",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": [
                          "xilinx.com:interface:datatypes:1.0 {",
                          "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                          "{} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
                          "minimum {} maximum {}} value false}}}} DATA_WIDTH 48",
                          "}"
                        ],
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "ext_cnt": {
                    "direction": "I",
                    "left": "47",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": [
                          "xilinx.com:interface:datatypes:1.0 {",
                          "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                          "{} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
                          "minimum {} maximum {}} value false}}}} DATA_WIDTH 48",
                          "}"
                        ],
                        "value_src": "ip_prop"
                      },
                      "PortType": {
                        "value": "data",
                        "value_src": "ip_prop"
                      },
                      "PortType.PROP_SRC": {
                        "value": "false",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "top_block_clk_wiz_1_0_clk_out1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "select_ext": {
                    "direction": "I"
                  },
                  "count": {
                    "direction": "O",
                    "left": "47",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": [
                          "xilinx.com:interface:datatypes:1.0 {",
                          "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                          "{} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool",
                          "minimum {} maximum {}} value false}}}} DATA_WIDTH 48",
                          "}"
                        ],
                        "value_src": "ip_prop"
                      },
                      "PortType": {
                        "value": "data",
                        "value_src": "ip_prop"
                      },
                      "PortType.PROP_SRC": {
                        "value": "false",
                        "value_src": "ip_prop"
                      }
                    }
                  }
                }
              }
            },
            "nets": {
              "c_counter_binary_0_Q": {
                "ports": [
                  "cs_clk_sel_0/count",
                  "xlconcat_5/In1",
                  "xlconcat_4/In1",
                  "xlconcat_3/In1",
                  "xlconcat_1/In1"
                ]
              },
              "c_counter_binary_0_Q1": {
                "ports": [
                  "c_counter_binary_0/Q",
                  "cs_clk_sel_0/int_cnt"
                ]
              },
              "c_counter_binary_1_Q": {
                "ports": [
                  "c_counter_binary_1/Q",
                  "cs_ccd_dflop_1/d"
                ]
              },
              "clk1_1": {
                "ports": [
                  "clk125MHz",
                  "fifo_generator_0/rd_clk",
                  "fifo_generator_1/rd_clk",
                  "fifo_generator_2/rd_clk",
                  "fifo_generator_3/rd_clk"
                ]
              },
              "clk1_2": {
                "ports": [
                  "clk1",
                  "c_counter_binary_1/CLK",
                  "cs_ccd_dflop_0/clk"
                ]
              },
              "clk_1": {
                "ports": [
                  "clk",
                  "c_counter_binary_0/CLK",
                  "fifo_generator_0/wr_clk",
                  "fifo_generator_1/wr_clk",
                  "fifo_generator_2/wr_clk",
                  "fifo_generator_3/wr_clk",
                  "cs_ccd_dflop_1/clk",
                  "cs_clk_sel_0/clk"
                ]
              },
              "cs_appunit_fifo_out_0_fifos_empty": {
                "ports": [
                  "cs_appunit_fifo_out_0/fifos_empty",
                  "fifos_empty"
                ]
              },
              "cs_appunit_fifo_out_0_fifos_out": {
                "ports": [
                  "cs_appunit_fifo_out_0/fifos_out",
                  "fifos_out"
                ]
              },
              "cs_ccd_dflop_0_out": {
                "ports": [
                  "cs_ccd_dflop_0/dout",
                  "c_counter_binary_1/SCLR"
                ]
              },
              "cs_ccd_dflop_1_dout": {
                "ports": [
                  "cs_ccd_dflop_1/dout",
                  "cs_clk_sel_0/ext_cnt"
                ]
              },
              "cs_fifo_slicer_0_request_fifo_0": {
                "ports": [
                  "read_en3",
                  "fifo_generator_0/rd_en"
                ]
              },
              "cs_fifo_slicer_0_request_fifo_1": {
                "ports": [
                  "read_en1",
                  "fifo_generator_1/rd_en"
                ]
              },
              "cs_fifo_slicer_0_request_fifo_2": {
                "ports": [
                  "read_en2",
                  "fifo_generator_2/rd_en"
                ]
              },
              "cs_fifo_slicer_0_request_fifo_3": {
                "ports": [
                  "read_en",
                  "fifo_generator_3/rd_en"
                ]
              },
              "cs_fifo_slicer_0_reset_fifo_0": {
                "ports": [
                  "reset3",
                  "fifo_generator_0/srst"
                ]
              },
              "cs_fifo_slicer_0_reset_fifo_1": {
                "ports": [
                  "reset1",
                  "fifo_generator_1/srst"
                ]
              },
              "cs_fifo_slicer_0_reset_fifo_2": {
                "ports": [
                  "reset2",
                  "fifo_generator_2/srst"
                ]
              },
              "cs_fifo_slicer_0_reset_fifo_3": {
                "ports": [
                  "reset",
                  "fifo_generator_3/srst"
                ]
              },
              "cs_fifo_slicer_0_wr_en_0": {
                "ports": [
                  "write_en3",
                  "fifo_generator_0/wr_en"
                ]
              },
              "cs_fifo_slicer_0_wr_en_1": {
                "ports": [
                  "write_en1",
                  "fifo_generator_1/wr_en"
                ]
              },
              "cs_fifo_slicer_0_wr_en_2": {
                "ports": [
                  "write_en2",
                  "fifo_generator_2/wr_en"
                ]
              },
              "cs_fifo_slicer_0_wr_en_3": {
                "ports": [
                  "write_en",
                  "fifo_generator_3/wr_en"
                ]
              },
              "data_in1_1": {
                "ports": [
                  "data_in1",
                  "xlconcat_5/In0"
                ]
              },
              "data_in2_1": {
                "ports": [
                  "data_in2",
                  "xlconcat_3/In0"
                ]
              },
              "data_in3_1": {
                "ports": [
                  "data_in3",
                  "xlconcat_1/In0"
                ]
              },
              "data_in_1": {
                "ports": [
                  "data_in",
                  "xlconcat_4/In0"
                ]
              },
              "en_1": {
                "ports": [
                  "en",
                  "util_vector_logic_1/Op1"
                ]
              },
              "fifo_generator_0_dout": {
                "ports": [
                  "fifo_generator_0/dout",
                  "cs_appunit_fifo_out_0/bus_0"
                ]
              },
              "fifo_generator_0_empty": {
                "ports": [
                  "fifo_generator_0/empty",
                  "cs_appunit_fifo_out_0/empty_0"
                ]
              },
              "fifo_generator_0_full": {
                "ports": [
                  "fifo_generator_0/full",
                  "mem_full3"
                ]
              },
              "fifo_generator_1_dout": {
                "ports": [
                  "fifo_generator_1/dout",
                  "cs_appunit_fifo_out_0/bus_1"
                ]
              },
              "fifo_generator_1_empty": {
                "ports": [
                  "fifo_generator_1/empty",
                  "cs_appunit_fifo_out_0/empty_1"
                ]
              },
              "fifo_generator_1_full": {
                "ports": [
                  "fifo_generator_1/full",
                  "mem_full1"
                ]
              },
              "fifo_generator_2_dout": {
                "ports": [
                  "fifo_generator_2/dout",
                  "cs_appunit_fifo_out_0/bus_2"
                ]
              },
              "fifo_generator_2_empty": {
                "ports": [
                  "fifo_generator_2/empty",
                  "cs_appunit_fifo_out_0/empty_2"
                ]
              },
              "fifo_generator_2_full": {
                "ports": [
                  "fifo_generator_2/full",
                  "mem_full2"
                ]
              },
              "fifo_generator_3_dout": {
                "ports": [
                  "fifo_generator_3/dout",
                  "cs_appunit_fifo_out_0/bus_3"
                ]
              },
              "fifo_generator_3_empty": {
                "ports": [
                  "fifo_generator_3/empty",
                  "cs_appunit_fifo_out_0/empty_3"
                ]
              },
              "fifo_generator_3_full": {
                "ports": [
                  "fifo_generator_3/full",
                  "mem_full"
                ]
              },
              "select_ext_1": {
                "ports": [
                  "select_ext",
                  "cs_clk_sel_0/select_ext"
                ]
              },
              "util_vector_logic_1_Res": {
                "ports": [
                  "util_vector_logic_1/Res",
                  "c_counter_binary_0/SCLR",
                  "cs_ccd_dflop_0/d"
                ]
              },
              "xlconcat_1_dout": {
                "ports": [
                  "xlconcat_1/dout",
                  "fifo_generator_0/din"
                ]
              },
              "xlconcat_3_dout": {
                "ports": [
                  "xlconcat_3/dout",
                  "fifo_generator_2/din"
                ]
              },
              "xlconcat_4_dout": {
                "ports": [
                  "xlconcat_4/dout",
                  "fifo_generator_3/din"
                ]
              },
              "xlconcat_5_dout": {
                "ports": [
                  "xlconcat_5/dout",
                  "fifo_generator_1/din"
                ]
              }
            }
          },
          "data_sender_v1_0_0": {
            "vlnv": "xilinx.com:module_ref:data_sender_v1_0:1.0",
            "xci_name": "top_block_data_sender_v1_0_0_0",
            "xci_path": "ip/top_block_data_sender_v1_0_0_0/top_block_data_sender_v1_0_0_0.xci",
            "inst_hier_path": "appUnit/data_sender_v1_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "data_sender_v1_0",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s_axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s_axis_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "s_axis_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "s_axis_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "wr_data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "wr_en": {
                "direction": "I"
              },
              "full": {
                "direction": "I"
              },
              "busy": {
                "direction": "O"
              }
            }
          },
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "xci_name": "top_block_axis_data_fifo_0_0",
            "xci_path": "ip/top_block_axis_data_fifo_0_0/top_block_axis_data_fifo_0_0.xci",
            "inst_hier_path": "appUnit/axis_data_fifo_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "128"
              },
              "HAS_PROG_FULL": {
                "value": "1"
              },
              "PROG_FULL_THRESH": {
                "value": "64"
              }
            }
          },
          "cs_fifo_slicer_0": {
            "vlnv": "xilinx.com:module_ref:cs_fifo_slicer:1.0",
            "xci_name": "top_block_cs_fifo_slicer_0_0",
            "xci_path": "ip/top_block_cs_fifo_slicer_0_0/top_block_cs_fifo_slicer_0_0.xci",
            "inst_hier_path": "appUnit/cs_fifo_slicer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cs_fifo_slicer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "wr_ens": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "reset_fifos": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "request_fifos": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "buses": {
                "direction": "I",
                "left": "1311",
                "right": "0"
              },
              "wr_en_0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "wr_en_1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "wr_en_2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "wr_en_3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "reset_fifo_0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "reset_fifo_1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "reset_fifo_2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "reset_fifo_3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "request_fifo_0": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "request_fifo_1": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "request_fifo_2": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "request_fifo_3": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "bus_0": {
                "direction": "O",
                "left": "327",
                "right": "0"
              },
              "bus_1": {
                "direction": "O",
                "left": "327",
                "right": "0"
              },
              "bus_2": {
                "direction": "O",
                "left": "327",
                "right": "0"
              },
              "bus_3": {
                "direction": "O",
                "left": "327",
                "right": "0"
              }
            }
          },
          "cs_appunit_merge_0": {
            "vlnv": "xilinx.com:module_ref:cs_appunit_merge:1.0",
            "xci_name": "top_block_cs_appunit_merge_0_0",
            "xci_path": "ip/top_block_cs_appunit_merge_0_0/top_block_cs_appunit_merge_0_0.xci",
            "inst_hier_path": "appUnit/cs_appunit_merge_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cs_appunit_merge",
              "boundary_crc": "0x0"
            },
            "ports": {
              "full_0": {
                "direction": "I"
              },
              "full_1": {
                "direction": "I"
              },
              "full_2": {
                "direction": "I"
              },
              "full_3": {
                "direction": "I"
              },
              "SO_0": {
                "direction": "I",
                "left": "10",
                "right": "0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_util_ds_buf_5_0_IBUF_OUT",
                    "value_src": "default_prop"
                  },
                  "PortWidth": {
                    "value": "11",
                    "value_src": "ip_prop"
                  }
                }
              },
              "SO_1": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "SO_2": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "SO_3": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "fulls": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "SOs": {
                "direction": "O",
                "left": "39",
                "right": "0"
              }
            }
          },
          "util_reduced_logic_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "top_block_util_reduced_logic_0_0",
            "xci_path": "ip/top_block_util_reduced_logic_0_0/top_block_util_reduced_logic_0_0.xci",
            "inst_hier_path": "appUnit/util_reduced_logic_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "5"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "top_block_xlconcat_0_0",
            "xci_path": "ip/top_block_xlconcat_0_0/top_block_xlconcat_0_0.xci",
            "inst_hier_path": "appUnit/xlconcat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "4"
              }
            }
          },
          "cs_event_builder_0": {
            "vlnv": "xilinx.com:module_ref:cs_event_builder:1.0",
            "xci_name": "top_block_cs_event_builder_0_0",
            "xci_path": "ip/top_block_cs_event_builder_0_0/top_block_cs_event_builder_0_0.xci",
            "inst_hier_path": "appUnit/cs_event_builder_0",
            "parameters": {
              "BIT_SAMPLES": {
                "value": "8"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cs_event_builder",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "bus_sel": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "sample_n": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "counter": {
                "direction": "I",
                "left": "47",
                "right": "0"
              },
              "data": {
                "direction": "I",
                "left": "319",
                "right": "0"
              },
              "last_data": {
                "direction": "I"
              },
              "valid": {
                "direction": "I"
              },
              "event_reset": {
                "type": "rst",
                "direction": "I"
              },
              "busy_i": {
                "direction": "I"
              },
              "data_ack_reg": {
                "direction": "O"
              },
              "busy": {
                "direction": "O"
              },
              "event_word": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "event_offset": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "event_commit_len": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "event_write": {
                "direction": "O"
              },
              "event_commit": {
                "direction": "O"
              }
            }
          },
          "cs_data_processor_0": {
            "vlnv": "xilinx.com:module_ref:cs_data_processor:1.0",
            "xci_name": "top_block_cs_data_processor_0_0",
            "xci_path": "ip/top_block_cs_data_processor_0_0/top_block_cs_data_processor_0_0.xci",
            "inst_hier_path": "appUnit/cs_data_processor_0",
            "parameters": {
              "BIT_SAMPLES": {
                "value": "8"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cs_data_processor",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "event_reset": {
                "type": "rst",
                "direction": "I"
              },
              "fifo_empty": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ack": {
                "direction": "I"
              },
              "busy_i": {
                "direction": "I"
              },
              "fifo_data_i": {
                "direction": "I",
                "left": "1503",
                "right": "0"
              },
              "sample": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "counter": {
                "direction": "O",
                "left": "47",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "319",
                "right": "0"
              },
              "bus_sel": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "fifo_req": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "busy": {
                "direction": "O"
              },
              "last_data": {
                "direction": "O"
              },
              "valid": {
                "direction": "O"
              }
            }
          },
          "cs_das_rx_0": {
            "vlnv": "xilinx.com:module_ref:cs_das_rx:1.0",
            "xci_name": "top_block_cs_das_rx_0_0",
            "xci_path": "ip/top_block_cs_das_rx_0_0/top_block_cs_das_rx_0_0.xci",
            "inst_hier_path": "appUnit/cs_das_rx_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cs_das_rx",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_SO": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "320000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_1_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "en": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "trg": {
                "direction": "I"
              },
              "n_samples": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "SOs": {
                "direction": "I",
                "left": "39",
                "right": "0"
              },
              "fifo_full": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "wr_ens": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "buses": {
                "direction": "O",
                "left": "1311",
                "right": "0"
              },
              "sync_errors": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "reset_fifos": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "sync_regs_debug": {
                "direction": "O",
                "left": "127",
                "right": "0"
              }
            }
          },
          "threshold_comparator_0": {
            "vlnv": "xilinx.com:module_ref:threshold_comparator:1.0",
            "xci_name": "top_block_threshold_comparator_0_0",
            "xci_path": "ip/top_block_threshold_comparator_0_0/top_block_threshold_comparator_0_0.xci",
            "inst_hier_path": "appUnit/threshold_comparator_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "threshold_comparator",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_1_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "enable": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "external_disabled": {
                "direction": "I"
              },
              "signals": {
                "direction": "I",
                "left": "39",
                "right": "0"
              },
              "threshold": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "pretrigger_select": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "triggered": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "delayed_signals": {
                "direction": "O",
                "left": "39",
                "right": "0"
              }
            }
          },
          "trigger_manager_0": {
            "vlnv": "xilinx.com:module_ref:trigger_manager:1.0",
            "xci_name": "top_block_trigger_manager_0_0",
            "xci_path": "ip/top_block_trigger_manager_0_0/top_block_trigger_manager_0_0.xci",
            "inst_hier_path": "appUnit/trigger_manager_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "trigger_manager",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_1_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "external_disabled": {
                "direction": "I"
              },
              "external_trg": {
                "direction": "I"
              },
              "clk_enable_1kHz": {
                "direction": "I"
              },
              "clk_enable_1MHz": {
                "direction": "I"
              },
              "busy_i": {
                "direction": "I"
              },
              "SO0": {
                "direction": "I",
                "left": "10",
                "right": "0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_util_ds_buf_5_0_IBUF_OUT",
                    "value_src": "default_prop"
                  },
                  "PortWidth": {
                    "value": "11",
                    "value_src": "ip_prop"
                  }
                }
              },
              "trg": {
                "direction": "O"
              },
              "en": {
                "direction": "O"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "top_block_xlslice_0_0",
            "xci_path": "ip/top_block_xlslice_0_0/top_block_xlslice_0_0.xci",
            "inst_hier_path": "appUnit/xlslice_0",
            "parameters": {
              "DIN_WIDTH": {
                "value": "7"
              }
            }
          }
        },
        "interface_nets": {
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "M_AXIS_data",
              "axis_data_fifo_0/M_AXIS"
            ]
          },
          "data_sender_v1_0_0_s_axis": {
            "interface_ports": [
              "data_sender_v1_0_0/s_axis",
              "axis_data_fifo_0/S_AXIS"
            ]
          }
        },
        "nets": {
          "Din_1": {
            "ports": [
              "Din",
              "xlslice_0/Din"
            ]
          },
          "FIFO_logic_fifos_out": {
            "ports": [
              "FIFO_logic/fifos_out",
              "cs_data_processor_0/fifo_data_i"
            ]
          },
          "asyncfifo_0_mem_full": {
            "ports": [
              "FIFO_logic/mem_full3",
              "cs_appunit_merge_0/full_0"
            ]
          },
          "asyncfifo_1_mem_full": {
            "ports": [
              "FIFO_logic/mem_full1",
              "cs_appunit_merge_0/full_1"
            ]
          },
          "asyncfifo_2_mem_full": {
            "ports": [
              "FIFO_logic/mem_full2",
              "cs_appunit_merge_0/full_2"
            ]
          },
          "asyncfifo_3_mem_full": {
            "ports": [
              "FIFO_logic/mem_full",
              "cs_appunit_merge_0/full_3"
            ]
          },
          "axis_data_fifo_0_prog_full": {
            "ports": [
              "axis_data_fifo_0/prog_full",
              "data_sender_v1_0_0/full"
            ]
          },
          "clk1_1": {
            "ports": [
              "clk125MHz",
              "FIFO_logic/clk125MHz",
              "data_sender_v1_0_0/clk",
              "axis_data_fifo_0/s_axis_aclk",
              "cs_event_builder_0/clk",
              "cs_data_processor_0/clk"
            ]
          },
          "clk1_2": {
            "ports": [
              "clk1",
              "FIFO_logic/clk1"
            ]
          },
          "clk_1": {
            "ports": [
              "clk",
              "FIFO_logic/clk",
              "cs_das_rx_0/clk_SO",
              "threshold_comparator_0/clk",
              "trigger_manager_0/clk"
            ]
          },
          "clk_enable_1MHz_1": {
            "ports": [
              "clk_enable_1MHz",
              "trigger_manager_0/clk_enable_1MHz"
            ]
          },
          "clk_enable_1kHz_1": {
            "ports": [
              "clk_enable_1kHz",
              "trigger_manager_0/clk_enable_1kHz"
            ]
          },
          "cs_appunit_fifo_out_0_fifos_empty": {
            "ports": [
              "FIFO_logic/fifos_empty",
              "cs_data_processor_0/fifo_empty"
            ]
          },
          "cs_appunit_merge_0_SOs": {
            "ports": [
              "cs_appunit_merge_0/SOs",
              "threshold_comparator_0/signals"
            ]
          },
          "cs_appunit_merge_0_fulls": {
            "ports": [
              "cs_appunit_merge_0/fulls",
              "cs_das_rx_0/fifo_full"
            ]
          },
          "cs_das_rx_0_buses": {
            "ports": [
              "cs_das_rx_0/buses",
              "cs_fifo_slicer_0/buses"
            ]
          },
          "cs_das_rx_0_reset_fifos": {
            "ports": [
              "cs_das_rx_0/reset_fifos",
              "cs_fifo_slicer_0/reset_fifos"
            ]
          },
          "cs_das_rx_0_wr_ens": {
            "ports": [
              "cs_das_rx_0/wr_ens",
              "cs_fifo_slicer_0/wr_ens"
            ]
          },
          "cs_data_processor_0_bus_sel": {
            "ports": [
              "cs_data_processor_0/bus_sel",
              "cs_event_builder_0/bus_sel"
            ]
          },
          "cs_data_processor_0_counter": {
            "ports": [
              "cs_data_processor_0/counter",
              "cs_event_builder_0/counter"
            ]
          },
          "cs_data_processor_0_data_out": {
            "ports": [
              "cs_data_processor_0/data_out",
              "cs_event_builder_0/data"
            ]
          },
          "cs_data_processor_0_fifo_req": {
            "ports": [
              "cs_data_processor_0/fifo_req",
              "cs_fifo_slicer_0/request_fifos"
            ]
          },
          "cs_data_processor_0_last_data": {
            "ports": [
              "cs_data_processor_0/last_data",
              "cs_event_builder_0/last_data"
            ]
          },
          "cs_data_processor_0_sample": {
            "ports": [
              "cs_data_processor_0/sample",
              "cs_event_builder_0/sample_n"
            ]
          },
          "cs_data_processor_0_valid": {
            "ports": [
              "cs_data_processor_0/valid",
              "cs_event_builder_0/valid"
            ]
          },
          "cs_event_builder_0_busy": {
            "ports": [
              "cs_event_builder_0/busy",
              "cs_data_processor_0/busy_i"
            ]
          },
          "cs_event_builder_0_data_ack_reg": {
            "ports": [
              "cs_event_builder_0/data_ack_reg",
              "cs_data_processor_0/ack"
            ]
          },
          "cs_event_builder_0_event_word": {
            "ports": [
              "cs_event_builder_0/event_word",
              "data_sender_v1_0_0/wr_data"
            ]
          },
          "cs_event_builder_0_event_write": {
            "ports": [
              "cs_event_builder_0/event_write",
              "data_sender_v1_0_0/wr_en"
            ]
          },
          "cs_fifo_slicer_0_bus_0": {
            "ports": [
              "cs_fifo_slicer_0/bus_0",
              "FIFO_logic/data_in3"
            ]
          },
          "cs_fifo_slicer_0_bus_1": {
            "ports": [
              "cs_fifo_slicer_0/bus_1",
              "FIFO_logic/data_in1"
            ]
          },
          "cs_fifo_slicer_0_bus_2": {
            "ports": [
              "cs_fifo_slicer_0/bus_2",
              "FIFO_logic/data_in2"
            ]
          },
          "cs_fifo_slicer_0_bus_3": {
            "ports": [
              "cs_fifo_slicer_0/bus_3",
              "FIFO_logic/data_in"
            ]
          },
          "cs_fifo_slicer_0_request_fifo_0": {
            "ports": [
              "cs_fifo_slicer_0/request_fifo_0",
              "FIFO_logic/read_en3"
            ]
          },
          "cs_fifo_slicer_0_request_fifo_1": {
            "ports": [
              "cs_fifo_slicer_0/request_fifo_1",
              "FIFO_logic/read_en1"
            ]
          },
          "cs_fifo_slicer_0_request_fifo_2": {
            "ports": [
              "cs_fifo_slicer_0/request_fifo_2",
              "FIFO_logic/read_en2"
            ]
          },
          "cs_fifo_slicer_0_request_fifo_3": {
            "ports": [
              "cs_fifo_slicer_0/request_fifo_3",
              "FIFO_logic/read_en"
            ]
          },
          "cs_fifo_slicer_0_reset_fifo_0": {
            "ports": [
              "cs_fifo_slicer_0/reset_fifo_0",
              "FIFO_logic/reset3"
            ]
          },
          "cs_fifo_slicer_0_reset_fifo_1": {
            "ports": [
              "cs_fifo_slicer_0/reset_fifo_1",
              "FIFO_logic/reset1"
            ]
          },
          "cs_fifo_slicer_0_reset_fifo_2": {
            "ports": [
              "cs_fifo_slicer_0/reset_fifo_2",
              "FIFO_logic/reset2"
            ]
          },
          "cs_fifo_slicer_0_reset_fifo_3": {
            "ports": [
              "cs_fifo_slicer_0/reset_fifo_3",
              "FIFO_logic/reset"
            ]
          },
          "cs_fifo_slicer_0_wr_en_0": {
            "ports": [
              "cs_fifo_slicer_0/wr_en_0",
              "FIFO_logic/write_en3"
            ]
          },
          "cs_fifo_slicer_0_wr_en_1": {
            "ports": [
              "cs_fifo_slicer_0/wr_en_1",
              "FIFO_logic/write_en1"
            ]
          },
          "cs_fifo_slicer_0_wr_en_2": {
            "ports": [
              "cs_fifo_slicer_0/wr_en_2",
              "FIFO_logic/write_en2"
            ]
          },
          "cs_fifo_slicer_0_wr_en_3": {
            "ports": [
              "cs_fifo_slicer_0/wr_en_3",
              "FIFO_logic/write_en"
            ]
          },
          "data_sender_v1_0_0_busy": {
            "ports": [
              "data_sender_v1_0_0/busy",
              "cs_event_builder_0/busy_i"
            ]
          },
          "en_1": {
            "ports": [
              "en",
              "cs_das_rx_0/en",
              "threshold_comparator_0/enable",
              "FIFO_logic/en"
            ]
          },
          "event_reset_1": {
            "ports": [
              "event_reset",
              "data_sender_v1_0_0/rst",
              "cs_event_builder_0/event_reset",
              "cs_data_processor_0/event_reset"
            ]
          },
          "internal_enabled_1": {
            "ports": [
              "internal_enabled",
              "threshold_comparator_0/external_disabled",
              "trigger_manager_0/external_disabled"
            ]
          },
          "n_samples_1": {
            "ports": [
              "n_samples",
              "cs_das_rx_0/n_samples"
            ]
          },
          "pretrigger_select_1": {
            "ports": [
              "pretrigger_select",
              "threshold_comparator_0/pretrigger_select"
            ]
          },
          "probe_in0_1": {
            "ports": [
              "SO0",
              "cs_appunit_merge_0/SO_0",
              "trigger_manager_0/SO0"
            ]
          },
          "probe_in1_1": {
            "ports": [
              "SO1",
              "cs_appunit_merge_0/SO_1"
            ]
          },
          "probe_in2_1": {
            "ports": [
              "SO2",
              "cs_appunit_merge_0/SO_2"
            ]
          },
          "probe_in3_1": {
            "ports": [
              "SO3",
              "cs_appunit_merge_0/SO_3"
            ]
          },
          "s_axis_aresetn_0_1": {
            "ports": [
              "s_axis_aresetn_0",
              "axis_data_fifo_0/s_axis_aresetn"
            ]
          },
          "select_ext_1": {
            "ports": [
              "select_ext",
              "FIFO_logic/select_ext"
            ]
          },
          "threshold_1": {
            "ports": [
              "threshold",
              "threshold_comparator_0/threshold"
            ]
          },
          "threshold_comparator_0_delayed_signals": {
            "ports": [
              "threshold_comparator_0/delayed_signals",
              "cs_das_rx_0/SOs"
            ]
          },
          "threshold_comparator_0_triggered": {
            "ports": [
              "threshold_comparator_0/triggered",
              "xlconcat_0/In0"
            ]
          },
          "trigger_manager_0_trg": {
            "ports": [
              "trigger_manager_0/trg",
              "xlconcat_0/In1"
            ]
          },
          "util_reduced_logic_0_Res": {
            "ports": [
              "util_reduced_logic_0/Res",
              "cs_das_rx_0/trg"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "util_reduced_logic_0/Op1"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "trigger_manager_0/external_trg"
            ]
          }
        }
      },
      "fnet_wrapper": {
        "interface_ports": {
          "m00_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s00_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "user_data_reset": {
            "type": "rst",
            "direction": "O"
          },
          "clk25_in_0": {
            "direction": "I"
          },
          "independent_clock_0": {
            "type": "clk",
            "direction": "I"
          },
          "clk_in_0": {
            "direction": "I"
          },
          "regacc_done": {
            "direction": "O"
          },
          "reset_vio_0": {
            "type": "rst",
            "direction": "I"
          },
          "m00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "SFP0RXN": {
            "direction": "I"
          },
          "SFP0TXP": {
            "direction": "O"
          },
          "SFP_CLK_P": {
            "direction": "I"
          },
          "SFP_CLK_N": {
            "direction": "I"
          },
          "SFP0TXN": {
            "direction": "O"
          },
          "SFP0RXP": {
            "direction": "I"
          }
        },
        "components": {
          "fakernet": {
            "ports": {
              "rxn_0": {
                "direction": "I"
              },
              "txp_0": {
                "direction": "O"
              },
              "gtrefclk_p_0": {
                "direction": "I"
              },
              "gtrefclk_n_0": {
                "direction": "I"
              },
              "independent_clock_0": {
                "type": "clk",
                "direction": "I"
              },
              "txn_0": {
                "direction": "O"
              },
              "rxp_0": {
                "direction": "I"
              },
              "clk25_in_0": {
                "direction": "I"
              },
              "clk_in_0": {
                "direction": "I"
              },
              "reset_vio_0": {
                "type": "rst",
                "direction": "I"
              },
              "user_data_reset": {
                "type": "rst",
                "direction": "O"
              },
              "user_data_free": {
                "direction": "O"
              },
              "user_data_commit": {
                "direction": "I"
              },
              "user_data_commit_len": {
                "direction": "I",
                "left": "10",
                "right": "0"
              },
              "user_data_write": {
                "direction": "I"
              },
              "user_data_offset": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "user_data_word": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "m00_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "regacc_done": {
                "direction": "O"
              },
              "regacc_data_rd_i": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "regacc_data_wr_o": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "regacc_done_i": {
                "direction": "I"
              },
              "regacc_read_o": {
                "direction": "O"
              },
              "regacc_addr_o": {
                "direction": "O",
                "left": "24",
                "right": "0"
              },
              "regacc_write_o": {
                "direction": "O"
              }
            },
            "components": {
              "mii_initializer_0": {
                "vlnv": "xilinx.com:module_ref:mii_initializer:1.0",
                "xci_name": "top_block_mii_initializer_0_0",
                "xci_path": "ip/top_block_mii_initializer_0_0/top_block_mii_initializer_0_0.xci",
                "inst_hier_path": "fnet_wrapper/fakernet/mii_initializer_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "mii_initializer",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "CLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "RST",
                        "value_src": "constant"
                      }
                    }
                  },
                  "RST": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "PHYAD": {
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "MDC": {
                    "direction": "O",
                    "parameters": {
                      "PortType": {
                        "value": "undef",
                        "value_src": "ip_prop"
                      },
                      "PortType.PROP_SRC": {
                        "value": "false",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "MDIO_OUT": {
                    "direction": "O",
                    "parameters": {
                      "PortType": {
                        "value": "undef",
                        "value_src": "ip_prop"
                      },
                      "PortType.PROP_SRC": {
                        "value": "false",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "COMPLETE": {
                    "direction": "O",
                    "parameters": {
                      "PortType": {
                        "value": "undef",
                        "value_src": "ip_prop"
                      },
                      "PortType.PROP_SRC": {
                        "value": "false",
                        "value_src": "ip_prop"
                      }
                    }
                  }
                }
              },
              "if_gate": {
                "ports": {
                  "Op1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "util_vector_logic_0": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "top_block_util_vector_logic_0_0",
                    "xci_path": "ip/top_block_util_vector_logic_0_0/top_block_util_vector_logic_0_0.xci",
                    "inst_hier_path": "fnet_wrapper/fakernet/if_gate/util_vector_logic_0",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_1": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "top_block_util_vector_logic_1_0",
                    "xci_path": "ip/top_block_util_vector_logic_1_0/top_block_util_vector_logic_1_0.xci",
                    "inst_hier_path": "fnet_wrapper/fakernet/if_gate/util_vector_logic_1",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_2": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "top_block_util_vector_logic_2_0",
                    "xci_path": "ip/top_block_util_vector_logic_2_0/top_block_util_vector_logic_2_0.xci",
                    "inst_hier_path": "fnet_wrapper/fakernet/if_gate/util_vector_logic_2",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_3": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "top_block_util_vector_logic_1_1",
                    "xci_path": "ip/top_block_util_vector_logic_1_1/top_block_util_vector_logic_1_1.xci",
                    "inst_hier_path": "fnet_wrapper/fakernet/if_gate/util_vector_logic_3",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "or"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "fakernet_top_0_eth_mdc": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_1/Op2"
                    ]
                  },
                  "mii_initializer_0_COMPLETE": {
                    "ports": [
                      "Op1",
                      "util_vector_logic_1/Op1",
                      "util_vector_logic_0/Op1"
                    ]
                  },
                  "mii_initializer_0_MDC": {
                    "ports": [
                      "Op3",
                      "util_vector_logic_2/Op2"
                    ]
                  },
                  "util_vector_logic_0_Res": {
                    "ports": [
                      "util_vector_logic_0/Res",
                      "util_vector_logic_2/Op1"
                    ]
                  },
                  "util_vector_logic_1_Res": {
                    "ports": [
                      "util_vector_logic_1/Res",
                      "util_vector_logic_3/Op2"
                    ]
                  },
                  "util_vector_logic_2_Res": {
                    "ports": [
                      "util_vector_logic_2/Res",
                      "util_vector_logic_3/Op1"
                    ]
                  },
                  "util_vector_logic_3_Res": {
                    "ports": [
                      "util_vector_logic_3/Res",
                      "Res"
                    ]
                  }
                }
              },
              "if_gate1": {
                "ports": {
                  "Op1": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op2": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Op3": {
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "Res": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                },
                "components": {
                  "util_vector_logic_0": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "top_block_util_vector_logic_0_1",
                    "xci_path": "ip/top_block_util_vector_logic_0_1/top_block_util_vector_logic_0_1.xci",
                    "inst_hier_path": "fnet_wrapper/fakernet/if_gate1/util_vector_logic_0",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "not"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_1": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "top_block_util_vector_logic_1_2",
                    "xci_path": "ip/top_block_util_vector_logic_1_2/top_block_util_vector_logic_1_2.xci",
                    "inst_hier_path": "fnet_wrapper/fakernet/if_gate1/util_vector_logic_1",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_2": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "top_block_util_vector_logic_2_1",
                    "xci_path": "ip/top_block_util_vector_logic_2_1/top_block_util_vector_logic_2_1.xci",
                    "inst_hier_path": "fnet_wrapper/fakernet/if_gate1/util_vector_logic_2",
                    "parameters": {
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  },
                  "util_vector_logic_3": {
                    "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                    "xci_name": "top_block_util_vector_logic_3_0",
                    "xci_path": "ip/top_block_util_vector_logic_3_0/top_block_util_vector_logic_3_0.xci",
                    "inst_hier_path": "fnet_wrapper/fakernet/if_gate1/util_vector_logic_3",
                    "parameters": {
                      "C_OPERATION": {
                        "value": "or"
                      },
                      "C_SIZE": {
                        "value": "1"
                      }
                    }
                  }
                },
                "nets": {
                  "fakernet_top_0_eth_mdc": {
                    "ports": [
                      "Op2",
                      "util_vector_logic_1/Op2"
                    ]
                  },
                  "mii_initializer_0_COMPLETE": {
                    "ports": [
                      "Op1",
                      "util_vector_logic_1/Op1",
                      "util_vector_logic_0/Op1"
                    ]
                  },
                  "mii_initializer_0_MDC": {
                    "ports": [
                      "Op3",
                      "util_vector_logic_2/Op2"
                    ]
                  },
                  "util_vector_logic_0_Res": {
                    "ports": [
                      "util_vector_logic_0/Res",
                      "util_vector_logic_2/Op1"
                    ]
                  },
                  "util_vector_logic_1_Res": {
                    "ports": [
                      "util_vector_logic_1/Res",
                      "util_vector_logic_3/Op2"
                    ]
                  },
                  "util_vector_logic_2_Res": {
                    "ports": [
                      "util_vector_logic_2/Res",
                      "util_vector_logic_3/Op1"
                    ]
                  },
                  "util_vector_logic_3_Res": {
                    "ports": [
                      "util_vector_logic_3/Res",
                      "Res"
                    ]
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "top_block_xlconstant_0_0",
                "xci_path": "ip/top_block_xlconstant_0_0/top_block_xlconstant_0_0.xci",
                "inst_hier_path": "fnet_wrapper/fakernet/xlconstant_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  },
                  "CONST_WIDTH": {
                    "value": "5"
                  }
                }
              },
              "xlconstant_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "top_block_xlconstant_0_1",
                "xci_path": "ip/top_block_xlconstant_0_1/top_block_xlconstant_0_1.xci",
                "inst_hier_path": "fnet_wrapper/fakernet/xlconstant_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconstant_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "top_block_xlconstant_1_2",
                "xci_path": "ip/top_block_xlconstant_1_2/top_block_xlconstant_1_2.xci",
                "inst_hier_path": "fnet_wrapper/fakernet/xlconstant_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconstant_3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "top_block_xlconstant_1_3",
                "xci_path": "ip/top_block_xlconstant_1_3/top_block_xlconstant_1_3.xci",
                "inst_hier_path": "fnet_wrapper/fakernet/xlconstant_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "5"
                  }
                }
              },
              "RESET_INST_0": {
                "vlnv": "xilinx.com:module_ref:RESET_INST:1.0",
                "xci_name": "top_block_RESET_INST_0_0",
                "xci_path": "ip/top_block_RESET_INST_0_0/top_block_RESET_INST_0_0.xci",
                "inst_hier_path": "fnet_wrapper/fakernet/RESET_INST_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RESET_INST",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk125": {
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_block_clk_wiz_0_0_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "reset_vio": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "resetdone": {
                    "direction": "I"
                  },
                  "sfp_reset_pulse": {
                    "direction": "O"
                  }
                }
              },
              "gig_ethernet_pcs_pma_0": {
                "vlnv": "xilinx.com:module_ref:gig_ethernet_pcs_pma_0_example_design:1.0",
                "xci_name": "top_block_gig_ethernet_pcs_pma_0_0",
                "xci_path": "ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0.xci",
                "inst_hier_path": "fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "gig_ethernet_pcs_pma_0_example_design",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "independent_clock": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "io_refclk": {
                    "direction": "I"
                  },
                  "gtrefclk_p": {
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "156250000",
                        "value_src": "user_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "default_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_block_SFP_CLK_P",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "gtrefclk_n": {
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "156250000",
                        "value_src": "user_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "default_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_block_SFP_CLK_N",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "rxuserclk2": {
                    "direction": "O"
                  },
                  "txp": {
                    "direction": "O"
                  },
                  "txn": {
                    "direction": "O"
                  },
                  "rxp": {
                    "direction": "I"
                  },
                  "rxn": {
                    "direction": "I"
                  },
                  "gmii_tx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "top_block_gig_ethernet_pcs_pma_0_0_gmii_rx_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "gmii_rx_clk": {
                    "type": "clk",
                    "direction": "O"
                  },
                  "gmii_txd": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "gmii_tx_en": {
                    "direction": "I"
                  },
                  "gmii_tx_er": {
                    "direction": "I"
                  },
                  "gmii_rxd": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "gmii_rx_dv": {
                    "direction": "O"
                  },
                  "gmii_rx_er": {
                    "direction": "O"
                  },
                  "mdc": {
                    "direction": "I",
                    "parameters": {
                      "PortType": {
                        "value": "undef",
                        "value_src": "ip_prop"
                      },
                      "PortType.PROP_SRC": {
                        "value": "false",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "mdio_i": {
                    "direction": "I",
                    "parameters": {
                      "PortType": {
                        "value": "undef",
                        "value_src": "ip_prop"
                      },
                      "PortType.PROP_SRC": {
                        "value": "false",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "mdio_o": {
                    "direction": "O"
                  },
                  "mdio_t": {
                    "direction": "O"
                  },
                  "phyaddr": {
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "configuration_vector": {
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "configuration_valid": {
                    "direction": "I"
                  },
                  "status_vector": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "reset": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "signal_detect": {
                    "direction": "I"
                  },
                  "mmcm_locked_out": {
                    "direction": "O"
                  },
                  "resetdone_out": {
                    "direction": "O"
                  }
                }
              },
              "reg_switch_0": {
                "vlnv": "xilinx.com:module_ref:reg_switch:1.0",
                "xci_name": "top_block_reg_switch_0_0",
                "xci_path": "ip/top_block_reg_switch_0_0/top_block_reg_switch_0_0.xci",
                "inst_hier_path": "fnet_wrapper/fakernet/reg_switch_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "reg_switch",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "axi_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "axi_aresetn",
                        "value_src": "constant"
                      }
                    }
                  },
                  "axi_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "regacc_addr_i": {
                    "direction": "I",
                    "left": "24",
                    "right": "0"
                  },
                  "regacc_addr_o": {
                    "direction": "O",
                    "left": "24",
                    "right": "0"
                  },
                  "regacc_data_wr_i": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "regacc_data_wr_o": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "regacc_write_i": {
                    "direction": "I"
                  },
                  "regacc_write_o": {
                    "direction": "O"
                  },
                  "regacc_read_i": {
                    "direction": "I"
                  },
                  "regacc_read_o": {
                    "direction": "O"
                  },
                  "regacc_data_rd_i": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "regacc_data_rd_o": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "regacc_done_i": {
                    "direction": "I"
                  },
                  "regacc_done_o": {
                    "direction": "O"
                  },
                  "start_i2c_write_o": {
                    "direction": "O"
                  },
                  "start_i2c_write_all_o": {
                    "direction": "O"
                  },
                  "start_i2c_read_o": {
                    "direction": "O"
                  },
                  "i2c_raddr_o": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "i2c_waddr_o": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "i2c_rdata_i": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "i2c_done": {
                    "direction": "I"
                  },
                  "trg_en": {
                    "direction": "O"
                  }
                }
              },
              "fakernet_top_0": {
                "vlnv": "xilinx.com:module_ref:fakernet_top:1.0",
                "xci_name": "top_block_fakernet_top_0_0",
                "xci_path": "ip/top_block_fakernet_top_0_0/top_block_fakernet_top_0_0.xci",
                "inst_hier_path": "fnet_wrapper/fakernet/fakernet_top_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "fakernet_top",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "statedebug": {
                    "direction": "O",
                    "left": "19",
                    "right": "0"
                  },
                  "clk_in": {
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "125000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_block_clk_wiz_0_0_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "clk25_in": {
                    "direction": "I",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "25000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_block_clk_wiz_0_0_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "eth_intb": {
                    "direction": "I"
                  },
                  "mdio_i_debug": {
                    "direction": "O"
                  },
                  "mdio_o_debug": {
                    "direction": "O"
                  },
                  "eth_mdc": {
                    "direction": "O",
                    "parameters": {
                      "PortType": {
                        "value": "undef",
                        "value_src": "ip_prop"
                      },
                      "PortType.PROP_SRC": {
                        "value": "false",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "eth_mdio_in": {
                    "direction": "I"
                  },
                  "eth_mdio_out": {
                    "direction": "O",
                    "parameters": {
                      "PortType": {
                        "value": "undef",
                        "value_src": "ip_prop"
                      },
                      "PortType.PROP_SRC": {
                        "value": "false",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "eth_rstn": {
                    "type": "rst",
                    "direction": "O",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "eth_txd": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "eth_tx_en": {
                    "direction": "O"
                  },
                  "eth_tx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "top_block_gig_ethernet_pcs_pma_0_0_gmii_rx_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "eth_rxd": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "eth_rx_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "top_block_gig_ethernet_pcs_pma_0_0_gmii_rx_clk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "eth_rx_dv": {
                    "direction": "I"
                  },
                  "eth_rxerr": {
                    "direction": "I"
                  },
                  "eth_col": {
                    "direction": "I"
                  },
                  "eth_crs": {
                    "direction": "I"
                  },
                  "eth_ref_clk": {
                    "type": "clk",
                    "direction": "O"
                  },
                  "spi_sdi": {
                    "direction": "I"
                  },
                  "spi_csn": {
                    "direction": "IO"
                  },
                  "spi_sdo": {
                    "direction": "IO"
                  },
                  "sw": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "btn": {
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "led": {
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "led_r": {
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "led_g": {
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "led_b": {
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ja0": {
                    "direction": "I"
                  },
                  "ja1": {
                    "direction": "O"
                  },
                  "ja2": {
                    "direction": "I"
                  },
                  "ja3": {
                    "direction": "I"
                  },
                  "jd0": {
                    "direction": "I"
                  },
                  "jd1": {
                    "direction": "O"
                  },
                  "jd2": {
                    "direction": "I"
                  },
                  "jd3": {
                    "direction": "O"
                  },
                  "uart_rx": {
                    "direction": "I"
                  },
                  "uart_tx": {
                    "direction": "O"
                  },
                  "user_data_word": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "user_data_offset": {
                    "direction": "I",
                    "left": "9",
                    "right": "0"
                  },
                  "user_data_write": {
                    "direction": "I"
                  },
                  "user_data_commit_len": {
                    "direction": "I",
                    "left": "10",
                    "right": "0"
                  },
                  "user_data_commit": {
                    "direction": "I"
                  },
                  "user_data_free": {
                    "direction": "O"
                  },
                  "user_data_reset": {
                    "type": "rst",
                    "direction": "O"
                  },
                  "regacc_addr_o": {
                    "direction": "O",
                    "left": "24",
                    "right": "0"
                  },
                  "regacc_data_rd_i": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "regacc_data_wr_o": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "regacc_write_o": {
                    "direction": "O"
                  },
                  "regacc_read_o": {
                    "direction": "O"
                  },
                  "regacc_done_i": {
                    "direction": "I"
                  }
                }
              }
            },
            "nets": {
              "RESET_INST_0_sfp_reset_pulse": {
                "ports": [
                  "RESET_INST_0/sfp_reset_pulse",
                  "mii_initializer_0/RST",
                  "gig_ethernet_pcs_pma_0/reset"
                ]
              },
              "clk25_in_0_1": {
                "ports": [
                  "clk25_in_0",
                  "fakernet_top_0/clk25_in"
                ]
              },
              "clk_in_0_1": {
                "ports": [
                  "clk_in_0",
                  "mii_initializer_0/CLK",
                  "RESET_INST_0/clk125",
                  "reg_switch_0/axi_aclk",
                  "fakernet_top_0/clk_in"
                ]
              },
              "fakernet_top_0_eth_mdc": {
                "ports": [
                  "fakernet_top_0/eth_mdc",
                  "if_gate/Op2"
                ]
              },
              "fakernet_top_0_eth_mdio_out": {
                "ports": [
                  "fakernet_top_0/eth_mdio_out",
                  "if_gate1/Op2"
                ]
              },
              "fakernet_top_0_eth_tx_en": {
                "ports": [
                  "fakernet_top_0/eth_tx_en",
                  "gig_ethernet_pcs_pma_0/gmii_tx_en"
                ]
              },
              "fakernet_top_0_eth_txd": {
                "ports": [
                  "fakernet_top_0/eth_txd",
                  "gig_ethernet_pcs_pma_0/gmii_txd"
                ]
              },
              "fakernet_top_0_regacc_addr_o": {
                "ports": [
                  "fakernet_top_0/regacc_addr_o",
                  "reg_switch_0/regacc_addr_i"
                ]
              },
              "fakernet_top_0_regacc_data_wr_o": {
                "ports": [
                  "fakernet_top_0/regacc_data_wr_o",
                  "reg_switch_0/regacc_data_wr_i"
                ]
              },
              "fakernet_top_0_regacc_read_o": {
                "ports": [
                  "fakernet_top_0/regacc_read_o",
                  "reg_switch_0/regacc_read_i"
                ]
              },
              "fakernet_top_0_regacc_write_o": {
                "ports": [
                  "fakernet_top_0/regacc_write_o",
                  "reg_switch_0/regacc_write_i"
                ]
              },
              "fakernet_top_0_user_data_free": {
                "ports": [
                  "fakernet_top_0/user_data_free",
                  "user_data_free"
                ]
              },
              "fakernet_top_0_user_data_reset": {
                "ports": [
                  "fakernet_top_0/user_data_reset",
                  "user_data_reset"
                ]
              },
              "gig_ethernet_pcs_pma_0_gmii_rx_clk": {
                "ports": [
                  "gig_ethernet_pcs_pma_0/gmii_rx_clk",
                  "gig_ethernet_pcs_pma_0/gmii_tx_clk",
                  "fakernet_top_0/eth_tx_clk",
                  "fakernet_top_0/eth_rx_clk"
                ]
              },
              "gig_ethernet_pcs_pma_0_gmii_rx_dv": {
                "ports": [
                  "gig_ethernet_pcs_pma_0/gmii_rx_dv",
                  "fakernet_top_0/eth_rx_dv"
                ]
              },
              "gig_ethernet_pcs_pma_0_gmii_rxd": {
                "ports": [
                  "gig_ethernet_pcs_pma_0/gmii_rxd",
                  "fakernet_top_0/eth_rxd"
                ]
              },
              "gig_ethernet_pcs_pma_0_mdio_o": {
                "ports": [
                  "gig_ethernet_pcs_pma_0/mdio_o",
                  "fakernet_top_0/eth_mdio_in"
                ]
              },
              "gig_ethernet_pcs_pma_0_resetdone_out": {
                "ports": [
                  "gig_ethernet_pcs_pma_0/resetdone_out",
                  "RESET_INST_0/resetdone"
                ]
              },
              "gig_ethernet_pcs_pma_0_txn": {
                "ports": [
                  "gig_ethernet_pcs_pma_0/txn",
                  "txn_0"
                ]
              },
              "gig_ethernet_pcs_pma_0_txp": {
                "ports": [
                  "gig_ethernet_pcs_pma_0/txp",
                  "txp_0"
                ]
              },
              "gtrefclk_n_0_1": {
                "ports": [
                  "gtrefclk_n_0",
                  "gig_ethernet_pcs_pma_0/gtrefclk_n"
                ]
              },
              "gtrefclk_p_0_1": {
                "ports": [
                  "gtrefclk_p_0",
                  "gig_ethernet_pcs_pma_0/gtrefclk_p"
                ]
              },
              "if_gate1_Res": {
                "ports": [
                  "if_gate1/Res",
                  "gig_ethernet_pcs_pma_0/mdio_i"
                ]
              },
              "if_gate_Res": {
                "ports": [
                  "if_gate/Res",
                  "gig_ethernet_pcs_pma_0/mdc"
                ]
              },
              "independent_clock_0_1": {
                "ports": [
                  "independent_clock_0",
                  "gig_ethernet_pcs_pma_0/independent_clock"
                ]
              },
              "m00_axi_aresetn_1": {
                "ports": [
                  "m00_axi_aresetn",
                  "reg_switch_0/axi_aresetn"
                ]
              },
              "mii_initializer_0_COMPLETE": {
                "ports": [
                  "mii_initializer_0/COMPLETE",
                  "if_gate/Op1",
                  "if_gate1/Op1"
                ]
              },
              "mii_initializer_0_MDC": {
                "ports": [
                  "mii_initializer_0/MDC",
                  "if_gate/Op3"
                ]
              },
              "mii_initializer_0_MDIO_OUT": {
                "ports": [
                  "mii_initializer_0/MDIO_OUT",
                  "if_gate1/Op3"
                ]
              },
              "reg_switch_0_regacc_addr_o": {
                "ports": [
                  "reg_switch_0/regacc_addr_o",
                  "regacc_addr_o"
                ]
              },
              "reg_switch_0_regacc_data_rd_o": {
                "ports": [
                  "reg_switch_0/regacc_data_rd_o",
                  "fakernet_top_0/regacc_data_rd_i"
                ]
              },
              "reg_switch_0_regacc_data_wr_o": {
                "ports": [
                  "reg_switch_0/regacc_data_wr_o",
                  "regacc_data_wr_o"
                ]
              },
              "reg_switch_0_regacc_done_o": {
                "ports": [
                  "reg_switch_0/regacc_done_o",
                  "regacc_done",
                  "fakernet_top_0/regacc_done_i"
                ]
              },
              "reg_switch_0_regacc_read_o": {
                "ports": [
                  "reg_switch_0/regacc_read_o",
                  "regacc_read_o"
                ]
              },
              "reg_switch_0_regacc_write_o": {
                "ports": [
                  "reg_switch_0/regacc_write_o",
                  "regacc_write_o"
                ]
              },
              "regacc_data_rd_i_1": {
                "ports": [
                  "regacc_data_rd_i",
                  "reg_switch_0/regacc_data_rd_i"
                ]
              },
              "regacc_done_i_1": {
                "ports": [
                  "regacc_done_i",
                  "reg_switch_0/regacc_done_i"
                ]
              },
              "reset_vio_0_1": {
                "ports": [
                  "reset_vio_0",
                  "RESET_INST_0/reset_vio"
                ]
              },
              "rxn_0_1": {
                "ports": [
                  "rxn_0",
                  "gig_ethernet_pcs_pma_0/rxn"
                ]
              },
              "rxp_0_1": {
                "ports": [
                  "rxp_0",
                  "gig_ethernet_pcs_pma_0/rxp"
                ]
              },
              "user_data_commit_1": {
                "ports": [
                  "user_data_commit",
                  "fakernet_top_0/user_data_commit"
                ]
              },
              "user_data_commit_len_1": {
                "ports": [
                  "user_data_commit_len",
                  "fakernet_top_0/user_data_commit_len"
                ]
              },
              "user_data_offset_1": {
                "ports": [
                  "user_data_offset",
                  "fakernet_top_0/user_data_offset"
                ]
              },
              "user_data_word_1": {
                "ports": [
                  "user_data_word",
                  "fakernet_top_0/user_data_word"
                ]
              },
              "user_data_write_1": {
                "ports": [
                  "user_data_write",
                  "fakernet_top_0/user_data_write"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "mii_initializer_0/PHYAD",
                  "gig_ethernet_pcs_pma_0/phyaddr"
                ]
              },
              "xlconstant_1_dout": {
                "ports": [
                  "xlconstant_1/dout",
                  "fakernet_top_0/eth_rxerr",
                  "fakernet_top_0/eth_col",
                  "fakernet_top_0/eth_crs"
                ]
              },
              "xlconstant_2_dout": {
                "ports": [
                  "xlconstant_2/dout",
                  "gig_ethernet_pcs_pma_0/configuration_valid",
                  "gig_ethernet_pcs_pma_0/signal_detect",
                  "fakernet_top_0/eth_intb"
                ]
              },
              "xlconstant_3_dout": {
                "ports": [
                  "xlconstant_3/dout",
                  "gig_ethernet_pcs_pma_0/configuration_vector"
                ]
              }
            }
          },
          "native_to_axi_lite_v_0": {
            "vlnv": "xilinx.com:module_ref:native_to_axi_lite_v1_0:1.0",
            "xci_name": "top_block_native_to_axi_lite_v_0_0",
            "xci_path": "ip/top_block_native_to_axi_lite_v_0_0/top_block_native_to_axi_lite_v_0_0.xci",
            "inst_hier_path": "fnet_wrapper/native_to_axi_lite_v_0",
            "parameters": {
              "C_M00_AXI_TARGET_SLAVE_BASE_ADDR": {
                "value": "0xC0000000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "native_to_axi_lite_v1_0",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m00_axi": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "address_space_ref": "m00_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "m00_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "m00_axi_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m00_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m00_axi_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m00_axi_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m00_axi_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "m00_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m00_axi_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "m00_axi_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m00_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m00_axi_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "m00_axi_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "m00_axi_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m00_axi_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m00_axi_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "m00_axi_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m00_axi_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "m00_axi_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m00_axi_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "regacc_addr": {
                "direction": "I",
                "left": "24",
                "right": "0"
              },
              "regacc_data_rd": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "regacc_data_wr": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "regacc_write": {
                "direction": "I"
              },
              "regacc_read": {
                "direction": "I"
              },
              "regacc_done": {
                "direction": "O"
              },
              "m00_axi_init_axi_txn": {
                "direction": "I"
              },
              "m00_axi_error": {
                "direction": "O"
              },
              "m00_axi_txn_done": {
                "direction": "O"
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m00_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "m00_axi_aresetn",
                    "value_src": "constant"
                  }
                }
              },
              "m00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m00_axi": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "data_receiver_v1_0_0": {
            "vlnv": "xilinx.com:module_ref:data_receiver_v1_0:1.0",
            "xci_name": "top_block_data_receiver_v1_0_0_0",
            "xci_path": "ip/top_block_data_receiver_v1_0_0_0/top_block_data_receiver_v1_0_0_0.xci",
            "inst_hier_path": "fnet_wrapper/data_receiver_v1_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "data_receiver_v1_0",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "m_axis_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "m_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "m_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "event_word": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "event_offset": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "event_write": {
                "direction": "O"
              },
              "event_commit": {
                "direction": "O"
              },
              "event_commit_len": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "event_free": {
                "direction": "I"
              }
            }
          }
        },
        "interface_nets": {
          "native_to_axi_lite_v_0_m00_axi": {
            "interface_ports": [
              "m00_axi",
              "native_to_axi_lite_v_0/m00_axi"
            ]
          },
          "s00_axis_1": {
            "interface_ports": [
              "s00_axis",
              "data_receiver_v1_0_0/m_axis"
            ]
          }
        },
        "nets": {
          "clk25_in_0_1": {
            "ports": [
              "clk25_in_0",
              "fakernet/clk25_in_0"
            ]
          },
          "clk_in_0_1": {
            "ports": [
              "clk_in_0",
              "fakernet/clk_in_0",
              "native_to_axi_lite_v_0/m00_axi_aclk",
              "data_receiver_v1_0_0/clk"
            ]
          },
          "data_receiver_v1_0_0_event_commit": {
            "ports": [
              "data_receiver_v1_0_0/event_commit",
              "fakernet/user_data_commit"
            ]
          },
          "data_receiver_v1_0_0_event_commit_len": {
            "ports": [
              "data_receiver_v1_0_0/event_commit_len",
              "fakernet/user_data_commit_len"
            ]
          },
          "data_receiver_v1_0_0_event_offset": {
            "ports": [
              "data_receiver_v1_0_0/event_offset",
              "fakernet/user_data_offset"
            ]
          },
          "data_receiver_v1_0_0_event_word": {
            "ports": [
              "data_receiver_v1_0_0/event_word",
              "fakernet/user_data_word"
            ]
          },
          "data_receiver_v1_0_0_event_write": {
            "ports": [
              "data_receiver_v1_0_0/event_write",
              "fakernet/user_data_write"
            ]
          },
          "fakernet_regacc_addr_o": {
            "ports": [
              "fakernet/regacc_addr_o",
              "native_to_axi_lite_v_0/regacc_addr"
            ]
          },
          "fakernet_regacc_data_wr_o": {
            "ports": [
              "fakernet/regacc_data_wr_o",
              "native_to_axi_lite_v_0/regacc_data_wr"
            ]
          },
          "fakernet_regacc_read_o": {
            "ports": [
              "fakernet/regacc_read_o",
              "native_to_axi_lite_v_0/regacc_read"
            ]
          },
          "fakernet_txn_0": {
            "ports": [
              "fakernet/txn_0",
              "SFP0TXN"
            ]
          },
          "fakernet_txp_0": {
            "ports": [
              "fakernet/txp_0",
              "SFP0TXP"
            ]
          },
          "fakernet_user_data_free": {
            "ports": [
              "fakernet/user_data_free",
              "data_receiver_v1_0_0/event_free"
            ]
          },
          "fakernet_user_data_reset": {
            "ports": [
              "fakernet/user_data_reset",
              "user_data_reset",
              "data_receiver_v1_0_0/rst"
            ]
          },
          "gtrefclk_n_0_1": {
            "ports": [
              "SFP_CLK_N",
              "fakernet/gtrefclk_n_0"
            ]
          },
          "gtrefclk_p_0_1": {
            "ports": [
              "SFP_CLK_P",
              "fakernet/gtrefclk_p_0"
            ]
          },
          "independent_clock_0_1": {
            "ports": [
              "independent_clock_0",
              "fakernet/independent_clock_0"
            ]
          },
          "m00_axi_aresetn_1": {
            "ports": [
              "m00_axi_aresetn",
              "native_to_axi_lite_v_0/m00_axi_aresetn",
              "fakernet/m00_axi_aresetn"
            ]
          },
          "native_to_axi_lite_v_0_regacc_data_rd": {
            "ports": [
              "native_to_axi_lite_v_0/regacc_data_rd",
              "fakernet/regacc_data_rd_i"
            ]
          },
          "native_to_axi_lite_v_0_regacc_done": {
            "ports": [
              "native_to_axi_lite_v_0/regacc_done",
              "fakernet/regacc_done_i"
            ]
          },
          "reg_switch_0_regacc_done_o": {
            "ports": [
              "fakernet/regacc_done",
              "regacc_done"
            ]
          },
          "reg_switch_0_regacc_write_o": {
            "ports": [
              "fakernet/regacc_write_o",
              "native_to_axi_lite_v_0/regacc_write",
              "native_to_axi_lite_v_0/m00_axi_init_axi_txn"
            ]
          },
          "reset_vio_0_1": {
            "ports": [
              "reset_vio_0",
              "fakernet/reset_vio_0"
            ]
          },
          "rxn_0_1": {
            "ports": [
              "SFP0RXN",
              "fakernet/rxn_0"
            ]
          },
          "rxp_0_1": {
            "ports": [
              "SFP0RXP",
              "fakernet/rxp_0"
            ]
          }
        }
      },
      "clock_wrapper": {
        "ports": {
          "clk_out1": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out3": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out4": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out5": {
            "type": "clk",
            "direction": "O"
          },
          "BASECLK": {
            "type": "clk",
            "direction": "I"
          },
          "clk_out2": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out6": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out7": {
            "type": "clk",
            "direction": "O"
          },
          "EXT_CLK_N": {
            "type": "clk",
            "direction": "I"
          },
          "EXT_CLK_P": {
            "type": "clk",
            "direction": "I"
          },
          "clk_out8": {
            "type": "clk",
            "direction": "O"
          },
          "locked": {
            "direction": "O"
          }
        },
        "components": {
          "clk_wiz_1": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "top_block_clk_wiz_1_0",
            "xci_path": "ip/top_block_clk_wiz_1_0/top_block_clk_wiz_1_0.xci",
            "inst_hier_path": "clock_wrapper/clk_wiz_1",
            "parameters": {
              "AUTO_PRIMITIVE": {
                "value": "MMCM"
              },
              "CLKIN1_JITTER_PS": {
                "value": "250.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT1_JITTER": {
                "value": "128.655"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "166.174"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "320.000"
              },
              "CLKOUT2_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT2_JITTER": {
                "value": "129.867"
              },
              "CLKOUT2_MATCHED_ROUTING": {
                "value": "false"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "166.174"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "300"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT3_JITTER": {
                "value": "121.907"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "154.081"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "100.000"
              },
              "CLKOUT3_USED": {
                "value": "false"
              },
              "CLKOUT4_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT5_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT6_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT7_DRIVES": {
                "value": "Buffer"
              },
              "ENABLE_CLOCK_MONITOR": {
                "value": "false"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "30.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "25.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "3.750"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "4"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "1"
              },
              "MMCM_COMPENSATION": {
                "value": "AUTO"
              },
              "NUM_OUT_CLKS": {
                "value": "2"
              },
              "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
                "value": "true"
              },
              "PRIMITIVE": {
                "value": "Auto"
              },
              "PRIM_IN_FREQ": {
                "value": "40.000"
              },
              "PRIM_SOURCE": {
                "value": "Global_buffer"
              },
              "USE_DYN_PHASE_SHIFT": {
                "value": "false"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_POWER_DOWN": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              },
              "USE_SAFE_CLOCK_STARTUP": {
                "value": "false"
              }
            }
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "top_block_clk_wiz_0_0",
            "xci_path": "ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0.xci",
            "inst_hier_path": "clock_wrapper/clk_wiz_0",
            "parameters": {
              "AUTO_PRIMITIVE": {
                "value": "MMCM"
              },
              "CLKIN1_JITTER_PS": {
                "value": "250.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT1_JITTER": {
                "value": "139.963"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "137.290"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "40.000"
              },
              "CLKOUT2_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT2_JITTER": {
                "value": "149.805"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "137.290"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "25"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT3_JITTER": {
                "value": "135.568"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "137.290"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "50"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT4_JITTER": {
                "value": "119.250"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "137.290"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "125"
              },
              "CLKOUT4_USED": {
                "value": "true"
              },
              "CLKOUT5_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT5_JITTER": {
                "value": "106.014"
              },
              "CLKOUT5_PHASE_ERROR": {
                "value": "137.290"
              },
              "CLKOUT5_REQUESTED_OUT_FREQ": {
                "value": "300"
              },
              "CLKOUT5_USED": {
                "value": "true"
              },
              "CLKOUT6_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT6_JITTER": {
                "value": "180.876"
              },
              "CLKOUT6_PHASE_ERROR": {
                "value": "191.950"
              },
              "CLKOUT6_REQUESTED_OUT_FREQ": {
                "value": "100.0"
              },
              "CLKOUT6_USED": {
                "value": "false"
              },
              "CLKOUT7_DRIVES": {
                "value": "Buffer"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "37.500"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "25.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "37.500"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "60"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "30"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "12"
              },
              "MMCM_CLKOUT4_DIVIDE": {
                "value": "5"
              },
              "MMCM_CLKOUT5_DIVIDE": {
                "value": "1"
              },
              "MMCM_COMPENSATION": {
                "value": "AUTO"
              },
              "NUM_OUT_CLKS": {
                "value": "5"
              },
              "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
                "value": "true"
              },
              "PRIMITIVE": {
                "value": "Auto"
              },
              "PRIM_IN_FREQ": {
                "value": "40.000"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            },
            "pfm_attributes": {
              "CLOCK": "clk_out5 {id \"5\" is_default \"true\" proc_sys_reset \"/reset/rst_clk_wiz_0_125M\" status \"fixed\" freq_hz \"125000000\"}"
            }
          },
          "clk_wiz_2": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "top_block_clk_wiz_0_2",
            "xci_path": "ip/top_block_clk_wiz_0_2/top_block_clk_wiz_0_2.xci",
            "inst_hier_path": "clock_wrapper/clk_wiz_2",
            "parameters": {
              "AUTO_PRIMITIVE": {
                "value": "PLL"
              },
              "CLKIN1_JITTER_PS": {
                "value": "80.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT1_JITTER": {
                "value": "128.871"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "112.379"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "125.000"
              },
              "CLKOUT2_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "125.000"
              },
              "CLKOUT3_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "125.000"
              },
              "CLKOUT4_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "125.000"
              },
              "CLKOUT5_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT5_REQUESTED_OUT_FREQ": {
                "value": "125.000"
              },
              "CLKOUT6_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT6_REQUESTED_OUT_FREQ": {
                "value": "125.000"
              },
              "CLKOUT7_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT7_REQUESTED_OUT_FREQ": {
                "value": "125.000"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "6"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "8.0"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "6"
              },
              "MMCM_COMPENSATION": {
                "value": "AUTO"
              },
              "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
                "value": "true"
              },
              "PRIMITIVE": {
                "value": "Auto"
              },
              "PRIM_IN_FREQ": {
                "value": "125.000"
              },
              "PRIM_SOURCE": {
                "value": "Differential_clock_capable_pin"
              },
              "USE_FREQ_SYNTH": {
                "value": "false"
              },
              "USE_LOCKED": {
                "value": "true"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          }
        },
        "nets": {
          "BASECLK_1": {
            "ports": [
              "BASECLK",
              "clk_wiz_0/clk_in1"
            ]
          },
          "EXT_CLK_N_1": {
            "ports": [
              "EXT_CLK_N",
              "clk_wiz_2/clk_in1_n"
            ]
          },
          "EXT_CLK_P_1": {
            "ports": [
              "EXT_CLK_P",
              "clk_wiz_2/clk_in1_p"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "clk_out1",
              "clk_wiz_1/clk_in1"
            ]
          },
          "clk_wiz_0_clk_out2": {
            "ports": [
              "clk_wiz_0/clk_out2",
              "clk_out3"
            ]
          },
          "clk_wiz_0_clk_out3": {
            "ports": [
              "clk_wiz_0/clk_out3",
              "clk_out4"
            ]
          },
          "clk_wiz_0_clk_out4": {
            "ports": [
              "clk_wiz_0/clk_out4",
              "clk_out5"
            ]
          },
          "clk_wiz_0_clk_out5": {
            "ports": [
              "clk_wiz_0/clk_out5",
              "clk_out7"
            ]
          },
          "clk_wiz_1_clk_out1": {
            "ports": [
              "clk_wiz_1/clk_out1",
              "clk_out2"
            ]
          },
          "clk_wiz_1_clk_out2": {
            "ports": [
              "clk_wiz_1/clk_out2",
              "clk_out6"
            ]
          },
          "clk_wiz_2_clk_out1": {
            "ports": [
              "clk_wiz_2/clk_out1",
              "clk_out8"
            ]
          },
          "clk_wiz_2_locked": {
            "ports": [
              "clk_wiz_2/locked",
              "locked"
            ]
          }
        }
      },
      "SO_receiver": {
        "interface_ports": {
          "m00_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "SO1P": {
            "type": "clk",
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "SO1N": {
            "type": "clk",
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "SO0N": {
            "type": "clk",
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "SO0P": {
            "type": "clk",
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "SO2N": {
            "type": "clk",
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "SO2P": {
            "type": "clk",
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "SO3N": {
            "type": "clk",
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "SO3P": {
            "type": "clk",
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "IBUF_OUT1": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "IBUF_OUT3": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "IBUF_OUT2": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "IBUF_OUT0": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "idelay_refclk": {
            "type": "clk",
            "direction": "I"
          },
          "trg": {
            "direction": "O"
          },
          "m00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "areset": {
            "direction": "I"
          },
          "areset_ref": {
            "direction": "I"
          },
          "areset_ref2": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "idelay_refclk2": {
            "direction": "I"
          },
          "ready": {
            "direction": "O"
          }
        },
        "components": {
          "delay_adjust_init_v1_0": {
            "vlnv": "xilinx.com:module_ref:delay_adjust_init_v1_0:1.0",
            "xci_name": "top_block_delay_adjust_init_v1_0_0",
            "xci_path": "ip/top_block_delay_adjust_init_v1_0_0/top_block_delay_adjust_init_v1_0_0.xci",
            "inst_hier_path": "SO_receiver/delay_adjust_init_v1_0",
            "parameters": {
              "C_M00_AXI_TARGET_SLAVE_BASE_ADDR": {
                "value": "0xC0000000"
              },
              "TARGET_ADDRESS": {
                "value": "0x00001000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "delay_adjust_init_v1_0",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m00_axi": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "address_space_ref": "m00_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "m00_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "m00_axi_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m00_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m00_axi_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m00_axi_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m00_axi_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "m00_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m00_axi_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "m00_axi_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m00_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m00_axi_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "m00_axi_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "m00_axi_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m00_axi_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m00_axi_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "m00_axi_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m00_axi_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "m00_axi_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m00_axi_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "init_adjust": {
                "direction": "O"
              },
              "m00_axi_init_axi_txn": {
                "direction": "I"
              },
              "m00_axi_error": {
                "direction": "O"
              },
              "m00_axi_txn_done": {
                "direction": "O"
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m00_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "m00_axi_aresetn",
                    "value_src": "constant"
                  }
                }
              },
              "m00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m00_axi": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "idelay_top_v2_0": {
            "vlnv": "xilinx.com:module_ref:idelay_top_v2:1.0",
            "xci_name": "top_block_idelay_top_v2_0_0",
            "xci_path": "ip/top_block_idelay_top_v2_0_0/top_block_idelay_top_v2_0_0.xci",
            "inst_hier_path": "SO_receiver/idelay_top_v2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "idelay_top_v2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_1_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "idelay_refclk": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_1_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "idelay_refclk2": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_0_0_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "areset": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "areset_ref": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "areset_ref2": {
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "init": {
                "direction": "I"
              },
              "SO0_p": {
                "direction": "I",
                "left": "10",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "SO0_n": {
                "direction": "I",
                "left": "10",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "SO1_p": {
                "direction": "I",
                "left": "10",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "SO1_n": {
                "direction": "I",
                "left": "10",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "SO2_p": {
                "direction": "I",
                "left": "10",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "SO2_n": {
                "direction": "I",
                "left": "10",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "SO3_p": {
                "direction": "I",
                "left": "10",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "SO3_n": {
                "direction": "I",
                "left": "10",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": "undef",
                    "value_src": "default_prop"
                  }
                }
              },
              "SO0_out": {
                "direction": "O",
                "left": "10",
                "right": "0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "default_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_util_ds_buf_5_0_IBUF_OUT",
                    "value_src": "default_prop"
                  },
                  "PortWidth": {
                    "value": "11",
                    "value_src": "ip_prop"
                  }
                }
              },
              "SO1_out": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "SO2_out": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "SO3_out": {
                "direction": "O",
                "left": "10",
                "right": "0"
              },
              "overall_state": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "S_AXI_ARADDR": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "S_AXI_ARVALID": {
                "direction": "I"
              },
              "S_AXI_ARREADY": {
                "direction": "O"
              },
              "S_AXI_RDATA": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "S_AXI_RRESP": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "S_AXI_RVALID": {
                "direction": "O"
              },
              "S_AXI_RREADY": {
                "direction": "I"
              },
              "ready": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "trg_en": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "delay_adjust_init_v1_0_m00_axi": {
            "interface_ports": [
              "m00_axi",
              "delay_adjust_init_v1_0/m00_axi"
            ]
          }
        },
        "nets": {
          "SO0N_1": {
            "ports": [
              "SO0N",
              "idelay_top_v2_0/SO0_n"
            ]
          },
          "SO0P_1": {
            "ports": [
              "SO0P",
              "idelay_top_v2_0/SO0_p"
            ]
          },
          "SO1N_1": {
            "ports": [
              "SO1N",
              "idelay_top_v2_0/SO1_n"
            ]
          },
          "SO1P_1": {
            "ports": [
              "SO1P",
              "idelay_top_v2_0/SO1_p"
            ]
          },
          "SO2N_1": {
            "ports": [
              "SO2N",
              "idelay_top_v2_0/SO2_n"
            ]
          },
          "SO2P_1": {
            "ports": [
              "SO2P",
              "idelay_top_v2_0/SO2_p"
            ]
          },
          "SO3N_1": {
            "ports": [
              "SO3N",
              "idelay_top_v2_0/SO3_n"
            ]
          },
          "SO3P_1": {
            "ports": [
              "SO3P",
              "idelay_top_v2_0/SO3_p"
            ]
          },
          "areset_1": {
            "ports": [
              "areset",
              "idelay_top_v2_0/areset"
            ]
          },
          "areset_ref2_1": {
            "ports": [
              "areset_ref2",
              "idelay_top_v2_0/areset_ref2"
            ]
          },
          "areset_ref_1": {
            "ports": [
              "areset_ref",
              "idelay_top_v2_0/areset_ref"
            ]
          },
          "clk_1": {
            "ports": [
              "clk",
              "idelay_top_v2_0/clk"
            ]
          },
          "delay_adjust_init_v1_0_init_adjust": {
            "ports": [
              "delay_adjust_init_v1_0/init_adjust",
              "idelay_top_v2_0/init"
            ]
          },
          "idelay_refclk2_1": {
            "ports": [
              "idelay_refclk2",
              "idelay_top_v2_0/idelay_refclk2"
            ]
          },
          "idelay_refclk_1": {
            "ports": [
              "idelay_refclk",
              "idelay_top_v2_0/idelay_refclk"
            ]
          },
          "idelay_top_v2_0_SO0_out": {
            "ports": [
              "idelay_top_v2_0/SO0_out",
              "IBUF_OUT0"
            ]
          },
          "idelay_top_v2_0_SO1_out": {
            "ports": [
              "idelay_top_v2_0/SO1_out",
              "IBUF_OUT1"
            ]
          },
          "idelay_top_v2_0_SO2_out": {
            "ports": [
              "idelay_top_v2_0/SO2_out",
              "IBUF_OUT2"
            ]
          },
          "idelay_top_v2_0_SO3_out": {
            "ports": [
              "idelay_top_v2_0/SO3_out",
              "IBUF_OUT3"
            ]
          },
          "idelay_top_v2_0_ready": {
            "ports": [
              "idelay_top_v2_0/ready",
              "ready"
            ]
          },
          "idelay_top_v2_0_trg": {
            "ports": [
              "idelay_top_v2_0/trg_en",
              "trg"
            ]
          },
          "m00_axi_aclk_1": {
            "ports": [
              "m00_axi_aclk",
              "delay_adjust_init_v1_0/m00_axi_aclk"
            ]
          },
          "m00_axi_aresetn_1": {
            "ports": [
              "m00_axi_aresetn",
              "delay_adjust_init_v1_0/m00_axi_aresetn"
            ]
          }
        }
      },
      "trg_en": {
        "interface_ports": {
          "m00_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "init_trg": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "m00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "TRG_N": {
            "type": "clk",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TRG_P": {
            "type": "clk",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "sampa_trg_en": {
            "direction": "O"
          }
        },
        "components": {
          "SAMPA_TRG_EN_v1_0_0": {
            "vlnv": "xilinx.com:module_ref:SAMPA_TRG_EN_v1_0:1.0",
            "xci_name": "top_block_SAMPA_TRG_EN_v1_0_0_0",
            "xci_path": "ip/top_block_SAMPA_TRG_EN_v1_0_0_0/top_block_SAMPA_TRG_EN_v1_0_0_0.xci",
            "inst_hier_path": "trg_en/SAMPA_TRG_EN_v1_0_0",
            "parameters": {
              "C_M00_AXI_TARGET_SLAVE_BASE_ADDR": {
                "value": "0xC0000000"
              },
              "TARGET_ADDRESS": {
                "value": "0x00000500"
              },
              "TXN_TIMING": {
                "value": "0x0200000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "SAMPA_TRG_EN_v1_0",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "m00_axi": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  }
                },
                "address_space_ref": "m00_axi",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "m00_axi_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "m00_axi_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "m00_axi_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "m00_axi_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "m00_axi_wdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "m00_axi_wstrb",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "m00_axi_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "m00_axi_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "m00_axi_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "m00_axi_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "m00_axi_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "m00_axi_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "m00_axi_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "m00_axi_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "m00_axi_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "m00_axi_rdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "m00_axi_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "m00_axi_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "m00_axi_rready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "sampa_trg_en": {
                "direction": "O",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "m00_axi_init_axi_txn": {
                "direction": "I"
              },
              "m00_axi_error": {
                "direction": "O"
              },
              "m00_axi_txn_done": {
                "direction": "O"
              },
              "m00_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "m00_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "m00_axi_aresetn",
                    "value_src": "constant"
                  }
                }
              },
              "m00_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "m00_axi": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "OBUFDS_TRG_0": {
            "vlnv": "xilinx.com:module_ref:OBUFDS_TRG:1.0",
            "xci_name": "top_block_OBUFDS_TRG_0_0",
            "xci_path": "ip/top_block_OBUFDS_TRG_0_0/top_block_OBUFDS_TRG_0_0.xci",
            "inst_hier_path": "trg_en/OBUFDS_TRG_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "OBUFDS_TRG",
              "boundary_crc": "0x0"
            },
            "ports": {
              "I": {
                "direction": "I",
                "left": "3",
                "right": "0",
                "parameters": {
                  "PortWidth": {
                    "value": "4",
                    "value_src": "default_prop"
                  }
                }
              },
              "O": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "OB": {
                "direction": "O",
                "left": "3",
                "right": "0"
              }
            }
          },
          "TRG_MODULE_0": {
            "vlnv": "xilinx.com:module_ref:TRG_MODULE:1.0",
            "xci_name": "top_block_TRG_MODULE_0_0",
            "xci_path": "ip/top_block_TRG_MODULE_0_0/top_block_TRG_MODULE_0_0.xci",
            "inst_hier_path": "trg_en/TRG_MODULE_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "TRG_MODULE",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "en": {
                "direction": "I",
                "parameters": {
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "init_trg": {
                "direction": "I"
              },
              "trg": {
                "direction": "O",
                "left": "3",
                "right": "0",
                "parameters": {
                  "PortWidth": {
                    "value": "4",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "SAMPA_TRG_EN_v1_0_0_m00_axi": {
            "interface_ports": [
              "m00_axi",
              "SAMPA_TRG_EN_v1_0_0/m00_axi"
            ]
          }
        },
        "nets": {
          "OBUFDS_TRG_0_O": {
            "ports": [
              "OBUFDS_TRG_0/O",
              "TRG_P"
            ]
          },
          "OBUFDS_TRG_0_OB": {
            "ports": [
              "OBUFDS_TRG_0/OB",
              "TRG_N"
            ]
          },
          "SAMPA_TRG_EN_v1_0_0_sampa_trg_en": {
            "ports": [
              "SAMPA_TRG_EN_v1_0_0/sampa_trg_en",
              "TRG_MODULE_0/en",
              "sampa_trg_en"
            ]
          },
          "TRG_MODULE_0_trg": {
            "ports": [
              "TRG_MODULE_0/trg",
              "OBUFDS_TRG_0/I"
            ]
          },
          "clk_1": {
            "ports": [
              "clk",
              "SAMPA_TRG_EN_v1_0_0/m00_axi_aclk",
              "TRG_MODULE_0/clk"
            ]
          },
          "init_trg_1": {
            "ports": [
              "init_trg",
              "TRG_MODULE_0/init_trg"
            ]
          },
          "m00_axi_aresetn_1": {
            "ports": [
              "m00_axi_aresetn",
              "SAMPA_TRG_EN_v1_0_0/m00_axi_aresetn"
            ]
          },
          "rst_1": {
            "ports": [
              "rst",
              "TRG_MODULE_0/rst"
            ]
          }
        }
      },
      "intercon_wrapper": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "axi_mem_intercon": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/top_block_axi_mem_intercon_3/top_block_axi_mem_intercon_3.xci",
            "inst_hier_path": "intercon_wrapper/axi_mem_intercon",
            "xci_name": "top_block_axi_mem_intercon_3",
            "parameters": {
              "M00_HAS_DATA_FIFO": {
                "value": "1"
              },
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "7"
              },
              "S00_HAS_REGSLICE": {
                "value": "3"
              },
              "S01_HAS_REGSLICE": {
                "value": "3"
              },
              "S02_HAS_REGSLICE": {
                "value": "3"
              },
              "S03_HAS_REGSLICE": {
                "value": "3"
              },
              "S04_HAS_REGSLICE": {
                "value": "3"
              },
              "S05_HAS_REGSLICE": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S04_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S05_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S06_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_ARESETN"
                  }
                }
              },
              "S03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S04_ARESETN"
                  }
                }
              },
              "S04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S05_ARESETN"
                  }
                }
              },
              "S05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S06_ARESETN"
                  }
                }
              },
              "S06_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "top_block_xbar_1",
                "xci_path": "ip/top_block_xbar_1/top_block_xbar_1.xci",
                "inst_hier_path": "intercon_wrapper/axi_mem_intercon/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "7"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S02_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S03_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S04_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S05_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S06_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_s02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s03_couplers_to_s03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s04_couplers_to_s04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s05_couplers_to_s05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s06_couplers_to_s06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                    "xci_name": "top_block_m00_data_fifo_0",
                    "xci_path": "ip/top_block_m00_data_fifo_0/top_block_m00_data_fifo_0.xci",
                    "inst_hier_path": "intercon_wrapper/axi_mem_intercon/m00_couplers/m00_data_fifo",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_data_fifo": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_data_fifo/S_AXI"
                    ]
                  },
                  "m00_data_fifo_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m00_data_fifo/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "m00_data_fifo/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "m00_data_fifo/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_mem_intercon_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_to_s03_couplers": {
                "interface_ports": [
                  "S03_AXI",
                  "s03_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_to_s04_couplers": {
                "interface_ports": [
                  "S04_AXI",
                  "s04_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_to_s05_couplers": {
                "interface_ports": [
                  "S05_AXI",
                  "s05_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_to_s06_couplers": {
                "interface_ports": [
                  "S06_AXI",
                  "s06_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_mem_intercon": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXI",
                  "xbar/S03_AXI"
                ]
              },
              "s04_couplers_to_xbar": {
                "interface_ports": [
                  "s04_couplers/M_AXI",
                  "xbar/S04_AXI"
                ]
              },
              "s05_couplers_to_xbar": {
                "interface_ports": [
                  "s05_couplers/M_AXI",
                  "xbar/S05_AXI"
                ]
              },
              "s06_couplers_to_xbar": {
                "interface_ports": [
                  "s06_couplers/M_AXI",
                  "xbar/S06_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_mem_intercon_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s02_couplers/S_ACLK",
                  "s03_couplers/S_ACLK",
                  "s04_couplers/S_ACLK",
                  "s05_couplers/S_ACLK",
                  "s06_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "s03_couplers/M_ACLK",
                  "s04_couplers/M_ACLK",
                  "s05_couplers/M_ACLK",
                  "s06_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_mem_intercon_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s03_couplers/S_ARESETN",
                  "s04_couplers/S_ARESETN",
                  "s05_couplers/S_ARESETN",
                  "s06_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "s03_couplers/M_ARESETN",
                  "s04_couplers/M_ARESETN",
                  "s05_couplers/M_ARESETN",
                  "s06_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M01_AXI { memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\" } "
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S00_AXI",
              "axi_mem_intercon/S00_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S01_AXI",
              "axi_mem_intercon/S01_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S02_AXI",
              "axi_mem_intercon/S02_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M00_AXI",
              "axi_mem_intercon/M00_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S03_AXI",
              "axi_mem_intercon/S03_AXI"
            ]
          },
          "S04_AXI_1": {
            "interface_ports": [
              "S04_AXI",
              "axi_mem_intercon/S04_AXI"
            ]
          },
          "S05_AXI_1": {
            "interface_ports": [
              "S05_AXI",
              "axi_mem_intercon/S05_AXI"
            ]
          },
          "S06_AXI_1": {
            "interface_ports": [
              "S06_AXI",
              "axi_mem_intercon/S06_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "axi_mem_intercon/M00_ACLK",
              "axi_mem_intercon/S00_ACLK",
              "axi_mem_intercon/S01_ACLK",
              "axi_mem_intercon/S02_ACLK",
              "axi_mem_intercon/S03_ACLK",
              "axi_mem_intercon/ACLK",
              "axi_mem_intercon/S04_ACLK",
              "axi_mem_intercon/S05_ACLK",
              "axi_mem_intercon/S06_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "axi_mem_intercon/M00_ARESETN",
              "axi_mem_intercon/S00_ARESETN",
              "axi_mem_intercon/S01_ARESETN",
              "axi_mem_intercon/S02_ARESETN",
              "axi_mem_intercon/S03_ARESETN",
              "axi_mem_intercon/ARESETN",
              "axi_mem_intercon/S04_ARESETN",
              "axi_mem_intercon/S05_ARESETN",
              "axi_mem_intercon/S06_ARESETN"
            ]
          }
        }
      },
      "OBUFDS_CLKSOIN_0": {
        "vlnv": "xilinx.com:module_ref:OBUFDS_CLKSOIN:1.0",
        "xci_name": "top_block_OBUFDS_CLKSOIN_0_0",
        "xci_path": "ip/top_block_OBUFDS_CLKSOIN_0_0/top_block_OBUFDS_CLKSOIN_0_0.xci",
        "inst_hier_path": "OBUFDS_CLKSOIN_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "OBUFDS_CLKSOIN",
          "boundary_crc": "0x0"
        },
        "ports": {
          "I": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "320000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_block_clk_wiz_1_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "O": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "OB": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "top_block_util_vector_logic_0_3",
        "xci_path": "ip/top_block_util_vector_logic_0_3/top_block_util_vector_logic_0_3.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "bits_to_n_samples_0": {
        "vlnv": "xilinx.com:module_ref:bits_to_n_samples:1.0",
        "xci_name": "top_block_bits_to_n_samples_0_0",
        "xci_path": "ip/top_block_bits_to_n_samples_0_0/top_block_bits_to_n_samples_0_0.xci",
        "inst_hier_path": "bits_to_n_samples_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bits_to_n_samples",
          "boundary_crc": "0x0"
        },
        "ports": {
          "n_samp_0": {
            "direction": "I"
          },
          "n_samp_1": {
            "direction": "I"
          },
          "n_samples": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Const_wrapper": {
        "ports": {
          "BX_SYNC_TRG_P": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BX_SYNC_TRG_N": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "HBTRG_P": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "HBTRG_N": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "HRSTB_N": {
            "type": "clk",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "HRSTB_P": {
            "type": "clk",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_block_xlconstant_1_4",
            "xci_path": "ip/top_block_xlconstant_1_4/top_block_xlconstant_1_4.xci",
            "inst_hier_path": "Const_wrapper/xlconstant_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "HRSTB_wrapper": {
            "ports": {
              "HRSTB_N": {
                "type": "clk",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "HRSTB_P": {
                "type": "clk",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "In2": {
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "xlconcat_2": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "top_block_xlconcat_2_1",
                "xci_path": "ip/top_block_xlconcat_2_1/top_block_xlconcat_2_1.xci",
                "inst_hier_path": "Const_wrapper/HRSTB_wrapper/xlconcat_2",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "4"
                  }
                }
              },
              "util_vector_logic_1": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "top_block_util_vector_logic_1_3",
                "xci_path": "ip/top_block_util_vector_logic_1_3/top_block_util_vector_logic_1_3.xci",
                "inst_hier_path": "Const_wrapper/HRSTB_wrapper/util_vector_logic_1",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "OBUFDS_TRG_0": {
                "vlnv": "xilinx.com:module_ref:OBUFDS_TRG:1.0",
                "xci_name": "top_block_OBUFDS_TRG_0_1",
                "xci_path": "ip/top_block_OBUFDS_TRG_0_1/top_block_OBUFDS_TRG_0_1.xci",
                "inst_hier_path": "Const_wrapper/HRSTB_wrapper/OBUFDS_TRG_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "OBUFDS_TRG",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "I": {
                    "direction": "I",
                    "left": "3",
                    "right": "0",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "100000000:100000000:100000000:NULL",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0:0.0:0.0:NULL",
                        "value_src": "ip_prop"
                      },
                      "PortWidth": {
                        "value": "4",
                        "value_src": "ip_prop"
                      },
                      "PortType": {
                        "value": "clk",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "O": {
                    "direction": "O",
                    "left": "3",
                    "right": "0",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "100000000:100000000:100000000:NULL",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0:0.0:0.0:NULL",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "OB": {
                    "direction": "O",
                    "left": "3",
                    "right": "0",
                    "parameters": {
                      "FREQ_HZ": {
                        "value": "100000000:100000000:100000000:NULL",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0:0.0:0.0:NULL",
                        "value_src": "ip_prop"
                      }
                    }
                  }
                }
              }
            },
            "nets": {
              "In2_1": {
                "ports": [
                  "In2",
                  "xlconcat_2/In2",
                  "xlconcat_2/In3",
                  "xlconcat_2/In1",
                  "util_vector_logic_1/Op1"
                ]
              },
              "OBUFDS_TRG_0_O": {
                "ports": [
                  "OBUFDS_TRG_0/O",
                  "HRSTB_P"
                ]
              },
              "OBUFDS_TRG_0_OB": {
                "ports": [
                  "OBUFDS_TRG_0/OB",
                  "HRSTB_N"
                ]
              },
              "util_vector_logic_1_Res": {
                "ports": [
                  "util_vector_logic_1/Res",
                  "xlconcat_2/In0"
                ]
              },
              "xlconcat_2_dout": {
                "ports": [
                  "xlconcat_2/dout",
                  "OBUFDS_TRG_0/I"
                ]
              }
            }
          },
          "OBUFDS_CONST_1": {
            "vlnv": "xilinx.com:module_ref:OBUFDS_CONST:1.0",
            "xci_name": "top_block_OBUFDS_CONST_0_1",
            "xci_path": "ip/top_block_OBUFDS_CONST_0_1/top_block_OBUFDS_CONST_0_1.xci",
            "inst_hier_path": "Const_wrapper/OBUFDS_CONST_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "OBUFDS_CONST",
              "boundary_crc": "0x0"
            },
            "ports": {
              "I": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_2_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "PortWidth": {
                    "value": "16",
                    "value_src": "default_prop"
                  },
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "O": {
                "direction": "O",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_2_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "OB": {
                "direction": "O",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_2_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              }
            }
          },
          "OBUFDS_CONST_0": {
            "vlnv": "xilinx.com:module_ref:OBUFDS_CONST:1.0",
            "xci_name": "top_block_OBUFDS_CONST_0_0",
            "xci_path": "ip/top_block_OBUFDS_CONST_0_0/top_block_OBUFDS_CONST_0_0.xci",
            "inst_hier_path": "Const_wrapper/OBUFDS_CONST_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "OBUFDS_CONST",
              "boundary_crc": "0x0"
            },
            "ports": {
              "I": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_2_0_clk_out1",
                    "value_src": "default_prop"
                  },
                  "PortWidth": {
                    "value": "16",
                    "value_src": "default_prop"
                  },
                  "PortType": {
                    "value": "undef",
                    "value_src": "ip_prop"
                  },
                  "PortType.PROP_SRC": {
                    "value": "false",
                    "value_src": "ip_prop"
                  }
                }
              },
              "O": {
                "direction": "O",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_2_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              },
              "OB": {
                "direction": "O",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "top_block_clk_wiz_2_0_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  }
                }
              }
            }
          }
        },
        "nets": {
          "HRSTB_wrapper_HRSTB_N": {
            "ports": [
              "HRSTB_wrapper/HRSTB_N",
              "HRSTB_N"
            ]
          },
          "HRSTB_wrapper_HRSTB_P": {
            "ports": [
              "HRSTB_wrapper/HRSTB_P",
              "HRSTB_P"
            ]
          },
          "OBUFDS_CONST_0_O": {
            "ports": [
              "OBUFDS_CONST_0/O",
              "BX_SYNC_TRG_P"
            ]
          },
          "OBUFDS_CONST_0_OB": {
            "ports": [
              "OBUFDS_CONST_0/OB",
              "BX_SYNC_TRG_N"
            ]
          },
          "OBUFDS_CONST_1_O": {
            "ports": [
              "OBUFDS_CONST_1/O",
              "HBTRG_P"
            ]
          },
          "OBUFDS_CONST_1_OB": {
            "ports": [
              "OBUFDS_CONST_1/OB",
              "HBTRG_N"
            ]
          },
          "clk_wiz_2_clk_out1": {
            "ports": [
              "xlconstant_1/dout",
              "HRSTB_wrapper/In2",
              "OBUFDS_CONST_1/I",
              "OBUFDS_CONST_0/I"
            ]
          }
        }
      },
      "SAMPA_PON_v1_0_0": {
        "vlnv": "xilinx.com:module_ref:SAMPA_PON_v1_0:1.0",
        "xci_name": "top_block_SAMPA_PON_v1_0_0_0",
        "xci_path": "ip/top_block_SAMPA_PON_v1_0_0_0/top_block_SAMPA_PON_v1_0_0_0.xci",
        "inst_hier_path": "SAMPA_PON_v1_0_0",
        "parameters": {
          "C_M00_AXI_TARGET_SLAVE_BASE_ADDR": {
            "value": "0xC0000000"
          },
          "POWER_ON_ADDRESS": {
            "value": "0x00000800"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SAMPA_PON_v1_0",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m00_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              }
            },
            "address_space_ref": "m00_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "m00_axi_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "m00_axi_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "m00_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "m00_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "m00_axi_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "m00_axi_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "m00_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "m00_axi_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "m00_axi_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "m00_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "m00_axi_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "m00_axi_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "m00_axi_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "m00_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "m00_axi_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "m00_axi_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "m00_axi_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "m00_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "m00_axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "sampa_power_on": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "int_trig_en": {
            "direction": "O"
          },
          "n_samp_0": {
            "direction": "O"
          },
          "n_samp_1": {
            "direction": "O"
          },
          "cg0": {
            "direction": "O"
          },
          "cg1": {
            "direction": "O"
          },
          "cts": {
            "direction": "O"
          },
          "pol": {
            "direction": "O"
          },
          "clk_enable_1kHz": {
            "direction": "O"
          },
          "clk_enable_1MHz": {
            "direction": "O"
          },
          "trig_threshold": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "pretrigger_select": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ext_clk_en": {
            "direction": "O"
          },
          "m00_axi_init_axi_txn": {
            "direction": "I"
          },
          "m00_axi_error": {
            "direction": "O"
          },
          "m00_axi_txn_done": {
            "direction": "O"
          },
          "m00_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m00_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m00_axi_aresetn",
                "value_src": "constant"
              }
            }
          },
          "m00_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m00_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "GPIO_rx_0": {
        "vlnv": "xilinx.com:module_ref:GPIO_rx:1.0",
        "xci_name": "top_block_GPIO_rx_0_0",
        "xci_path": "ip/top_block_GPIO_rx_0_0/top_block_GPIO_rx_0_0.xci",
        "inst_hier_path": "GPIO_rx_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "GPIO_rx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "GPION": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "GPIOP": {
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "GPIO": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "GPIO_Slicer": {
        "ports": {
          "GPION": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "GPIOP": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "GPION_W7": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "GPIOP_W7": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "Dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "top_block_xlslice_0_1",
            "xci_path": "ip/top_block_xlslice_0_1/top_block_xlslice_0_1.xci",
            "inst_hier_path": "GPIO_Slicer/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "top_block_xlslice_0_2",
            "xci_path": "ip/top_block_xlslice_0_2/top_block_xlslice_0_2.xci",
            "inst_hier_path": "GPIO_Slicer/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "top_block_xlslice_0_3",
            "xci_path": "ip/top_block_xlslice_0_3/top_block_xlslice_0_3.xci",
            "inst_hier_path": "GPIO_Slicer/xlslice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "7"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          },
          "xlslice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "top_block_xlslice_1_0",
            "xci_path": "ip/top_block_xlslice_1_0/top_block_xlslice_1_0.xci",
            "inst_hier_path": "GPIO_Slicer/xlslice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "6"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "8"
              }
            }
          }
        },
        "nets": {
          "GPION_1": {
            "ports": [
              "GPION",
              "xlslice_0/Din",
              "xlslice_1/Din"
            ]
          },
          "GPIOP_1": {
            "ports": [
              "GPIOP",
              "xlslice_2/Din",
              "xlslice_3/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "Dout"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "GPION_W7"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "Dout1"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "xlslice_3/Dout",
              "GPIOP_W7"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S03_AXI_1": {
        "interface_ports": [
          "intercon_wrapper/S03_AXI",
          "SAMPA_PON_v1_0_0/m00_axi"
        ]
      },
      "SAMPA_I2C_wrapper_m00_axi": {
        "interface_ports": [
          "SAMPA_I2C_wrapper/m00_axi",
          "intercon_wrapper/S00_AXI"
        ]
      },
      "SAMPA_I2C_wrapper_m00_axi1": {
        "interface_ports": [
          "SAMPA_I2C_wrapper/m00_axi1",
          "intercon_wrapper/S05_AXI"
        ]
      },
      "SO_receiver_m00_axi": {
        "interface_ports": [
          "SO_receiver/m00_axi",
          "intercon_wrapper/S06_AXI"
        ]
      },
      "S_AXI1_1": {
        "interface_ports": [
          "reg_bram/S_AXI1",
          "intercon_wrapper/M00_AXI"
        ]
      },
      "S_AXI_1": {
        "interface_ports": [
          "reg_bram/S_AXI",
          "fnet_wrapper/m00_axi"
        ]
      },
      "appUnit_M_AXIS_data": {
        "interface_ports": [
          "fnet_wrapper/s00_axis",
          "appUnit/M_AXIS_data"
        ]
      },
      "led_module_m00_axi": {
        "interface_ports": [
          "led_module/m00_axi",
          "intercon_wrapper/S01_AXI"
        ]
      },
      "led_module_m00_axi1": {
        "interface_ports": [
          "led_module/m00_axi1",
          "intercon_wrapper/S02_AXI"
        ]
      },
      "trg_en_m00_axi": {
        "interface_ports": [
          "trg_en/m00_axi",
          "intercon_wrapper/S04_AXI"
        ]
      }
    },
    "nets": {
      "BASECLK_1": {
        "ports": [
          "BASECLK",
          "clock_wrapper/BASECLK"
        ]
      },
      "Const_wrapper_BX_SYNC_TRG_N": {
        "ports": [
          "Const_wrapper/BX_SYNC_TRG_N",
          "BX_SYNC_TRG_N"
        ]
      },
      "Const_wrapper_BX_SYNC_TRG_P": {
        "ports": [
          "Const_wrapper/BX_SYNC_TRG_P",
          "BX_SYNC_TRG_P"
        ]
      },
      "Const_wrapper_HBTRG_N": {
        "ports": [
          "Const_wrapper/HBTRG_N",
          "HBTRG_N"
        ]
      },
      "Const_wrapper_HBTRG_P": {
        "ports": [
          "Const_wrapper/HBTRG_P",
          "HBTRG_P"
        ]
      },
      "Const_wrapper_HRSTB_N": {
        "ports": [
          "Const_wrapper/HRSTB_N",
          "HRSTB_N"
        ]
      },
      "Const_wrapper_HRSTB_P": {
        "ports": [
          "Const_wrapper/HRSTB_P",
          "HRSTB_P"
        ]
      },
      "DIP_SW_1": {
        "ports": [
          "DIP_SW",
          "led_module/DIP_SW"
        ]
      },
      "EXT_CLK_N_1": {
        "ports": [
          "GPIO_Slicer/Dout",
          "clock_wrapper/EXT_CLK_N"
        ]
      },
      "EXT_CLK_P_1": {
        "ports": [
          "GPIO_Slicer/Dout1",
          "clock_wrapper/EXT_CLK_P"
        ]
      },
      "GPION_0_1": {
        "ports": [
          "GPION",
          "GPIO_Slicer/GPION"
        ]
      },
      "GPIOP_1": {
        "ports": [
          "GPIOP",
          "GPIO_Slicer/GPIOP"
        ]
      },
      "GPIO_Slicer_Dout": {
        "ports": [
          "GPIO_Slicer/GPION_W7",
          "GPIO_rx_0/GPION"
        ]
      },
      "GPIO_Slicer_Dout1": {
        "ports": [
          "GPIO_Slicer/GPIOP_W7",
          "GPIO_rx_0/GPIOP"
        ]
      },
      "GPIO_rx_0_GPIO": {
        "ports": [
          "GPIO_rx_0/GPIO",
          "appUnit/Din"
        ]
      },
      "Net": {
        "ports": [
          "S_I2C_SDA",
          "SAMPA_I2C_wrapper/S_I2C_SDA"
        ]
      },
      "Net1": {
        "ports": [
          "S_I2C_SCL",
          "SAMPA_I2C_wrapper/S_I2C_SCL"
        ]
      },
      "OBUFDS_CLKSOIN_0_ON": {
        "ports": [
          "OBUFDS_CLKSOIN_0/OB",
          "CLKSOIN_N"
        ]
      },
      "OBUFDS_CLKSOIN_0_OP": {
        "ports": [
          "OBUFDS_CLKSOIN_0/O",
          "CLKSOIN_P"
        ]
      },
      "PUSH_SW_1": {
        "ports": [
          "PUSH_SW",
          "reset/RST"
        ]
      },
      "SAMPA_PON_v1_0_0_cg0": {
        "ports": [
          "SAMPA_PON_v1_0_0/cg0",
          "CG0"
        ]
      },
      "SAMPA_PON_v1_0_0_cg1": {
        "ports": [
          "SAMPA_PON_v1_0_0/cg1",
          "CG1"
        ]
      },
      "SAMPA_PON_v1_0_0_cts": {
        "ports": [
          "SAMPA_PON_v1_0_0/cts",
          "CTS"
        ]
      },
      "SAMPA_PON_v1_0_0_ext_clk_en": {
        "ports": [
          "SAMPA_PON_v1_0_0/ext_clk_en",
          "appUnit/select_ext"
        ]
      },
      "SAMPA_PON_v1_0_0_n_samp_0": {
        "ports": [
          "SAMPA_PON_v1_0_0/n_samp_0",
          "bits_to_n_samples_0/n_samp_0"
        ]
      },
      "SAMPA_PON_v1_0_0_n_samp_1": {
        "ports": [
          "SAMPA_PON_v1_0_0/n_samp_1",
          "bits_to_n_samples_0/n_samp_1"
        ]
      },
      "SAMPA_PON_v1_0_0_pol": {
        "ports": [
          "SAMPA_PON_v1_0_0/pol",
          "POL"
        ]
      },
      "SAMPA_PON_v1_0_0_pretrigger_select": {
        "ports": [
          "SAMPA_PON_v1_0_0/pretrigger_select",
          "appUnit/pretrigger_select"
        ]
      },
      "SAMPA_PON_v1_0_0_sampa_power_on": {
        "ports": [
          "SAMPA_PON_v1_0_0/sampa_power_on",
          "SAMPA_EN_A",
          "SAMPA_EN_D",
          "led_module/power_on"
        ]
      },
      "SFP0RXN_1": {
        "ports": [
          "SFP0RXN",
          "fnet_wrapper/SFP0RXN"
        ]
      },
      "SFP0RXP_1": {
        "ports": [
          "SFP0RXP",
          "fnet_wrapper/SFP0RXP"
        ]
      },
      "SFP_CLK_N_1": {
        "ports": [
          "SFP_CLK_N",
          "fnet_wrapper/SFP_CLK_N"
        ]
      },
      "SFP_CLK_P_1": {
        "ports": [
          "SFP_CLK_P",
          "fnet_wrapper/SFP_CLK_P"
        ]
      },
      "SO0N_1": {
        "ports": [
          "SO0N",
          "SO_receiver/SO0N"
        ]
      },
      "SO0P_1": {
        "ports": [
          "SO0P",
          "SO_receiver/SO0P"
        ]
      },
      "SO0_1": {
        "ports": [
          "SO_receiver/IBUF_OUT0",
          "appUnit/SO0"
        ]
      },
      "SO1N_1": {
        "ports": [
          "SO1N",
          "SO_receiver/SO1N"
        ]
      },
      "SO1P_1": {
        "ports": [
          "SO1P",
          "SO_receiver/SO1P"
        ]
      },
      "SO1_1": {
        "ports": [
          "SO_receiver/IBUF_OUT1",
          "appUnit/SO1"
        ]
      },
      "SO2N_1": {
        "ports": [
          "SO2N",
          "SO_receiver/SO2N"
        ]
      },
      "SO2P_1": {
        "ports": [
          "SO2P",
          "SO_receiver/SO2P"
        ]
      },
      "SO2_1": {
        "ports": [
          "SO_receiver/IBUF_OUT2",
          "appUnit/SO2"
        ]
      },
      "SO3N_1": {
        "ports": [
          "SO3N",
          "SO_receiver/SO3N"
        ]
      },
      "SO3P_1": {
        "ports": [
          "SO3P",
          "SO_receiver/SO3P"
        ]
      },
      "SO3_1": {
        "ports": [
          "SO_receiver/IBUF_OUT3",
          "appUnit/SO3"
        ]
      },
      "SO_receiver_ready": {
        "ports": [
          "SO_receiver/ready",
          "util_vector_logic_0/Op1"
        ]
      },
      "SO_receiver_trg": {
        "ports": [
          "SO_receiver/trg",
          "trg_en/init_trg"
        ]
      },
      "areset_1": {
        "ports": [
          "reset/peripheral_aresetn2",
          "SO_receiver/areset"
        ]
      },
      "clk1_1": {
        "ports": [
          "clock_wrapper/clk_out8",
          "appUnit/clk1"
        ]
      },
      "clk25_in_0_1": {
        "ports": [
          "clock_wrapper/clk_out3",
          "fnet_wrapper/clk25_in_0"
        ]
      },
      "clk_enable_1MHz_1": {
        "ports": [
          "SAMPA_PON_v1_0_0/clk_enable_1MHz",
          "appUnit/clk_enable_1MHz"
        ]
      },
      "clk_enable_1kHz_1": {
        "ports": [
          "SAMPA_PON_v1_0_0/clk_enable_1kHz",
          "appUnit/clk_enable_1kHz"
        ]
      },
      "clk_in_0_1": {
        "ports": [
          "clock_wrapper/clk_out5",
          "led_module/clk125MHz",
          "reset/slowest_sync_clk",
          "reg_bram/s_axi_aclk",
          "SAMPA_I2C_wrapper/m00_axi_aclk",
          "appUnit/clk125MHz",
          "fnet_wrapper/clk_in_0",
          "trg_en/clk",
          "intercon_wrapper/M00_ACLK",
          "SO_receiver/m00_axi_aclk",
          "SAMPA_PON_v1_0_0/m00_axi_aclk"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clock_wrapper/clk_out1",
          "SAMPA_I2C_wrapper/s_axi_aclk",
          "appUnit/user_clk"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clock_wrapper/clk_out2",
          "appUnit/clk",
          "SO_receiver/clk",
          "reset/slowest_sync_clk1",
          "OBUFDS_CLKSOIN_0/I"
        ]
      },
      "clock_wrapper_clk_out6": {
        "ports": [
          "clock_wrapper/clk_out6",
          "reset/dest_clk",
          "SO_receiver/idelay_refclk"
        ]
      },
      "clock_wrapper_locked": {
        "ports": [
          "clock_wrapper/locked",
          "led_module/ext_clk_lkd"
        ]
      },
      "dest_clk1_1": {
        "ports": [
          "clock_wrapper/clk_out7",
          "reset/dest_clk1",
          "SO_receiver/idelay_refclk2"
        ]
      },
      "event_reset_1": {
        "ports": [
          "fnet_wrapper/user_data_reset",
          "appUnit/event_reset",
          "reset/ext_reset_in"
        ]
      },
      "fnet_txn_1": {
        "ports": [
          "fnet_wrapper/regacc_done",
          "led_module/fnet_txn"
        ]
      },
      "fnet_wrapper_SFP0TXN": {
        "ports": [
          "fnet_wrapper/SFP0TXN",
          "SFP0TXN"
        ]
      },
      "fnet_wrapper_SFP0TXP": {
        "ports": [
          "fnet_wrapper/SFP0TXP",
          "SFP0TXP"
        ]
      },
      "independent_clock_0_1": {
        "ports": [
          "clock_wrapper/clk_out4",
          "fnet_wrapper/independent_clock_0"
        ]
      },
      "internal_enabled_1": {
        "ports": [
          "SAMPA_PON_v1_0_0/int_trig_en",
          "appUnit/internal_enabled"
        ]
      },
      "led_module_LED": {
        "ports": [
          "led_module/LED",
          "LED"
        ]
      },
      "n_samples_1": {
        "ports": [
          "bits_to_n_samples_0/n_samples",
          "appUnit/n_samples"
        ]
      },
      "reset_peripheral_aresetn3": {
        "ports": [
          "reset/peripheral_aresetn3",
          "SO_receiver/areset_ref"
        ]
      },
      "reset_peripheral_aresetn4": {
        "ports": [
          "reset/peripheral_aresetn4",
          "SO_receiver/areset_ref2"
        ]
      },
      "rst_clk_wiz_0_125M_peripheral_aresetn": {
        "ports": [
          "reset/peripheral_aresetn",
          "led_module/m00_axi_aresetn",
          "reg_bram/s_axi_aresetn",
          "SAMPA_I2C_wrapper/m00_axi_aresetn",
          "fnet_wrapper/m00_axi_aresetn",
          "trg_en/m00_axi_aresetn",
          "intercon_wrapper/M00_ARESETN",
          "SO_receiver/m00_axi_aresetn",
          "trg_en/rst",
          "appUnit/s_axis_aresetn_0",
          "SAMPA_PON_v1_0_0/m00_axi_aresetn"
        ]
      },
      "threshold_1": {
        "ports": [
          "SAMPA_PON_v1_0_0/trig_threshold",
          "appUnit/threshold"
        ]
      },
      "trg_en_TRG_N": {
        "ports": [
          "trg_en/TRG_N",
          "TRG_N"
        ]
      },
      "trg_en_TRG_P": {
        "ports": [
          "trg_en/TRG_P",
          "TRG_P"
        ]
      },
      "trg_en_sampa_trg_en": {
        "ports": [
          "trg_en/sampa_trg_en",
          "util_vector_logic_0/Op2"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "appUnit/en"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "reset/probe_out0",
          "led_module/reset",
          "fnet_wrapper/reset_vio_0"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "CLK_CFG"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_5": "POL 1:Neg, 0:Pos\n\nGain: Shaping Time: (CTS,CG0,CG1)\n30mV/fC : 160ns : (low,high,high)\n20mV/fC : 160ns : (low,low,high)\n  4mV/fC : 300ns : (high,low,low)\n\nother modes are unsuppprted",
        "comment_6": "some SO pins have inverse POL.\nproper not gate is added"
      }
    },
    "addressing": {
      "/led_module/LED_REG_READ_SEPARAT_0": {
        "address_spaces": {
          "m00_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/reg_bram/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/led_module/LED_REG_READ_SEPARAT_1": {
        "address_spaces": {
          "m00_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/reg_bram/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0": {
        "address_spaces": {
          "m00_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/reg_bram/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "64K"
              }
            }
          },
          "m01_axi": {
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/SAMPA_I2C_wrapper/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/SAMPA_I2C_wrapper/init_i2c_v1_0_0": {
        "address_spaces": {
          "m00_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/reg_bram/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/fnet_wrapper/native_to_axi_lite_v_0": {
        "address_spaces": {
          "m00_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/reg_bram/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/SO_receiver/delay_adjust_init_v1_0": {
        "address_spaces": {
          "m00_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/reg_bram/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/trg_en/SAMPA_TRG_EN_v1_0_0": {
        "address_spaces": {
          "m00_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/reg_bram/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/SAMPA_PON_v1_0_0": {
        "address_spaces": {
          "m00_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/reg_bram/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}