<?xml version="1.0" encoding="UTF-8"?>
<AVRdevice xmlns="dudegui:device.description.file">
  <metadata name="ATtiny25" speed="20 MHz" flash="2.0 KB" sram="128 Bytes" eeprom="128 Bytes" xml_name="ATtiny25.xml" xml_ver="171" has_eeprom="yes"/>
  <signature value="0x1E9108"/>
  <defaults lfuse="106" hfuse="223" efuse="255"/>
  <settings>
    <fusebytes count="3"/>
    <option bitmask="2985892184" offset="512" name="" desc="FUSE REGISTER:  LOW" enum=""/>
    <option bitmask="128" offset="0" name="CKDIV8" desc="Divide clock by 8 internally" enum=""/>
    <option bitmask="64" offset="0" name="CKOUT" desc="Clock output on PORTB4" enum=""/>
    <option bitmask="63" offset="0" name="SUT_CKSEL" desc="Select Clock source" enum="list">
      <entry val="0" txt="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms"/>
      <entry val="16" txt="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4.1 ms"/>
      <entry val="32" txt="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 65 ms"/>
      <entry val="1" txt="PLL Clock; Start-up time PWRDWN/RESET: 1K CK/14 CK + 4 ms"/>
      <entry val="17" txt="PLL Clock; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4 ms"/>
      <entry val="33" txt="PLL Clock; Start-up time PWRDWN/RESET: 1K CK/14 CK + 64 ms"/>
      <entry val="49" txt="PLL Clock; Start-up time PWRDWN/RESET: 16K CK/14 CK + 64 ms"/>
      <entry val="2" txt="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms"/>
      <entry val="18" txt="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms"/>
      <entry val="34" txt="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms"/>
      <entry val="3" txt="ATtiny15 Comp: Int. RC Osc. 6.4 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms"/>
      <entry val="19" txt="ATtiny15 Comp: Int. RC Osc. 6.4 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms"/>
      <entry val="35" txt="ATtiny15 Comp: Int. RC Osc. 6.4 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms"/>
      <entry val="51" txt="ATtiny15 Comp: Int. RC Osc. 6.4 MHz; Start-up time PWRDWN/RESET: 1 CK/14 CK + 0 ms"/>
      <entry val="4" txt="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms"/>
      <entry val="20" txt="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms"/>
      <entry val="36" txt="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms"/>
      <entry val="6" txt="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1K CK/14 CK + 0 ms"/>
      <entry val="22" txt="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1K CK/14 CK + 4 ms"/>
      <entry val="38" txt="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 32K CK/14 CK + 64 ms"/>
      <entry val="8" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms"/>
      <entry val="24" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms"/>
      <entry val="40" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms"/>
      <entry val="56" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms"/>
      <entry val="9" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms"/>
      <entry val="25" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms"/>
      <entry val="41" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms"/>
      <entry val="57" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms"/>
      <entry val="10" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms"/>
      <entry val="26" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms"/>
      <entry val="42" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms"/>
      <entry val="58" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms"/>
      <entry val="11" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms"/>
      <entry val="27" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms"/>
      <entry val="43" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms"/>
      <entry val="59" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms"/>
      <entry val="12" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms"/>
      <entry val="28" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms"/>
      <entry val="44" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms"/>
      <entry val="60" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms"/>
      <entry val="13" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms"/>
      <entry val="29" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms"/>
      <entry val="45" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms"/>
      <entry val="61" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms"/>
      <entry val="14" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms"/>
      <entry val="30" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms"/>
      <entry val="46" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms"/>
      <entry val="62" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms"/>
      <entry val="15" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms"/>
      <entry val="31" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms"/>
      <entry val="47" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms"/>
      <entry val="63" txt="Ext. Crystal Osc. 8.0-    MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms"/>
    </option>
    <option bitmask="2985892184" offset="512" name="" desc="FUSE REGISTER:  HIGH" enum=""/>
    <option bitmask="128" offset="1" name="RSTDISBL" desc="Reset Disabled (Enable PB5 as i/o pin)" enum=""/>
    <option bitmask="64" offset="1" name="DWEN" desc="Debug Wire enable" enum=""/>
    <option bitmask="32" offset="1" name="SPIEN" desc="Serial program downloading (SPI) enabled" enum=""/>
    <option bitmask="16" offset="1" name="WDTON" desc="Watch-dog Timer always on" enum=""/>
    <option bitmask="8" offset="1" name="EESAVE" desc="Preserve EEPROM through the Chip Erase cycle" enum=""/>
    <option bitmask="7" offset="1" name="BODLEVEL" desc="Brown-out Detector trigger level" enum="list">
      <entry val="7" txt="Brown-out detection disabled"/>
      <entry val="6" txt="Brown-out detection at VCC=1.8 V"/>
      <entry val="5" txt="Brown-out detection at VCC=2.7 V"/>
      <entry val="4" txt="Brown-out detection at VCC=4.3 V"/>
    </option>
    <option bitmask="2985892184" offset="512" name="" desc="FUSE REGISTER:  EXTENDED" enum=""/>
    <option bitmask="1" offset="2" name="SELFPRGEN" desc="Self Programming enable" enum=""/>
  </settings>
  <warnings>
    <case byte="1" mask="32" result="32" message="These fuse settings will disable the ISP interface!"/>
    <case byte="1" mask="64" result="0" message="Enabling DEBUGWIRE will make the ISP interface inaccessible!"/>
    <case byte="1" mask="128" result="0" message="Disabling external reset will make the ISP interface inaccessible!"/>
  </warnings>
</AVRdevice>
