INFO: [HLS 200-10] Running 'C:/Apps/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'lkim' on host 'winvdi1002' (Windows NT_amd64 version 6.2) on Fri Feb 17 23:39:41 -0800 2023
INFO: [HLS 200-10] In directory 'Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3'
Sourcing Tcl script 'Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project mmul 
INFO: [HLS 200-10] Opening project 'Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul'.
INFO: [HLS 200-1510] Running: set_top mmul 
INFO: [HLS 200-1510] Running: add_files mmul.cpp 
INFO: [HLS 200-10] Adding design file 'mmul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files mmul.h 
INFO: [HLS 200-10] Adding design file 'mmul.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_mmul.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'tb_mmul.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: source ./mmul/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmul mmul 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Apps/Xilinx/Vitis_HLS/2022.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling tb_mmul.cpp_pre.cpp.tb.cpp
   Compiling mmul.cpp_pre.cpp.tb.cpp
   Compiling apatb_mmul.cpp
   Compiling apatb_mmul_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
matrix a
5	17	16	4	
17	10	12	0	
16	2	17	11	
matrix b
7	15	7	5	7	8	
3	0	9	6	14	9	
4	16	15	14	8	5	
11	0	11	0	15	4	
mpy count = 72
reference data
194	331	472	351	461	289	
197	447	389	313	355	286	
307	512	506	330	441	275	

HLS data
194	331	472	351	461	289	
197	447	389	313	355	286	
307	512	506	330	441	275	
error count = 0
HLS matrix product matches golden reference data
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

Z:\ECC\Desktop\Winter2023\ELEN226\Assignment3\mmul\solution1\sim\verilog>set PATH= 

Z:\ECC\Desktop\Winter2023\ELEN226\Assignment3\mmul\solution1\sim\verilog>call C:/Apps/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_mmul_top glbl -Oenable_linking_all_libraries  -prj mmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s mmul -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_mmul_top glbl -Oenable_linking_all_libraries -prj mmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s mmul -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/sim/verilog/mmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/sim/verilog/mmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/sim/verilog/mmul_mac_muladd_16s_16s_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module mmul_mac_muladd_16s_16s_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mmul_mac_muladd_16s_16s_16ns_16_...
Compiling module xil_defaultlib.mmul_mac_muladd_16s_16s_16ns_16_...
Compiling module xil_defaultlib.mmul
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=10)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mmul_top
Compiling module work.glbl
Built simulation snapshot mmul

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mmul/xsim_script.tcl
# xsim {mmul} -view {{mmul_dataflow_ana.wcfg}} -tclbatch {mmul.tcl} -protoinst {mmul.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file mmul.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_mmul_top/AESL_inst_mmul//AESL_inst_mmul_activity
Time resolution is 1 ps
open_wave_config mmul_dataflow_ana.wcfg
source mmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_mmul_top/AESL_inst_mmul/c_d0 -into $return_group -radix hex
## add_wave /apatb_mmul_top/AESL_inst_mmul/c_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_mmul_top/AESL_inst_mmul/c_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_mmul_top/AESL_inst_mmul/c_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_mmul_top/AESL_inst_mmul/b_q0 -into $return_group -radix hex
## add_wave /apatb_mmul_top/AESL_inst_mmul/b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_mmul_top/AESL_inst_mmul/b_address0 -into $return_group -radix hex
## add_wave /apatb_mmul_top/AESL_inst_mmul/a_q0 -into $return_group -radix hex
## add_wave /apatb_mmul_top/AESL_inst_mmul/a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_mmul_top/AESL_inst_mmul/a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_start -into $blocksiggroup
## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_done -into $blocksiggroup
## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_idle -into $blocksiggroup
## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_mmul_top/AESL_inst_mmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_mmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_mmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_mmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_mmul_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_mmul_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_mmul_top/LENGTH_c -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_mmul_top/c_d0 -into $tb_return_group -radix hex
## add_wave /apatb_mmul_top/c_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_mmul_top/c_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_mmul_top/c_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_mmul_top/b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_mmul_top/b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_mmul_top/b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_mmul_top/a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_mmul_top/a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_mmul_top/a_address0 -into $tb_return_group -radix hex
## save_wave_config mmul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "2306000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2330 ns : File "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution1/sim/verilog/mmul.autotb.v" Line 317
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb 17 23:40:37 2023...
INFO: [COSIM 212-316] Starting C post checking ...
matrix a
5	17	16	4	
17	10	12	0	
16	2	17	11	
matrix b
7	15	7	5	7	8	
3	0	9	6	14	9	
4	16	15	14	8	5	
11	0	11	0	15	4	
mpy count = 72
reference data
194	331	472	351	461	289	
197	447	389	313	355	286	
307	512	506	330	441	275	

HLS data
194	331	472	351	461	289	
197	447	389	313	355	286	
307	512	506	330	441	275	
error count = 0
HLS matrix product matches golden reference data
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 55.202 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 59.443 seconds; peak allocated memory: 1.214 GB.
