-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "04/06/2015 20:51:06"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CPU_chip IS
    PORT (
	clk : IN std_logic;
	reset : IN std_logic;
	run : IN std_logic;
	reg_select : IN std_logic_vector(2 DOWNTO 0);
	LCD_RS : OUT std_logic;
	LCD_E : OUT std_logic;
	LCD_ON : OUT std_logic;
	LCD_RW : BUFFER std_logic;
	rstLED : OUT std_logic;
	prgmLED : OUT std_logic;
	lcd_data : INOUT std_logic_vector(7 DOWNTO 0)
	);
END CPU_chip;

-- Design Ports Information
-- LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_E	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rstLED	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- prgmLED	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_select[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_select[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reg_select[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- run	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF CPU_chip IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_run : std_logic;
SIGNAL ww_reg_select : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_LCD_E : std_logic;
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_rstLED : std_logic;
SIGNAL ww_prgmLED : std_logic;
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \lcd_out|CLK_400HZ~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \lcd_out|CLK_COUNT_400HZ[0]~20_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[8]~37_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[9]~39_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[15]~51_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \CPU1|CU|Add0~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~6_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~14_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~16_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~29\ : std_logic;
SIGNAL \CPU1|CU|Add3~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~6_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~14_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~18_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~20_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~29\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[5]~28_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[14]~47\ : std_logic;
SIGNAL \CPU1|CU|Add1~10_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~29\ : std_logic;
SIGNAL \CPU1|CU|Add3~30_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~30_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[15]~50_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~33_combout\ : std_logic;
SIGNAL \lcd_out|LessThan0~1_combout\ : std_logic;
SIGNAL \lcd_out|Selector25~3_combout\ : std_logic;
SIGNAL \lcd_out|state.DISPLAY_ON~q\ : std_logic;
SIGNAL \lcd_out|Selector20~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector20~4_combout\ : std_logic;
SIGNAL \lcd_out|state.FUNC_SET~q\ : std_logic;
SIGNAL \lcd_out|Selector18~1_combout\ : std_logic;
SIGNAL \lcd_out|Selector17~4_combout\ : std_logic;
SIGNAL \CPU1|CU|Mem_rd~6_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector66~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux2~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux2~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux3~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux3~3_combout\ : std_logic;
SIGNAL \CPU1|address[12]~3_combout\ : std_logic;
SIGNAL \CPU1|address[15]~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector13~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|two|vOut~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|five|y~combout\ : std_logic;
SIGNAL \CPU1|CU|Selector78~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux10~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux10~3_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector70~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector72~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector68~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux8~2_combout\ : std_logic;
SIGNAL \Data_bus[7]~13_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux0~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux0~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux0~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux0~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux0~6_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|two|y~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux1~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux3~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux3~6_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux3~7_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux3~8_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux3~9_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux7~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux7~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux7~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux7~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector7~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux6~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux6~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux6~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux6~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux6~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector6~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux5~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux5~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux5~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux5~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux5~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux4~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux4~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux4~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux4~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector4~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux3~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector3~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector2~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux1~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux1~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector1~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux0~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector0~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.DISPLAY_ON~q\ : std_logic;
SIGNAL \lcd_out|state~45_combout\ : std_logic;
SIGNAL \lcd_out|next_command.FUNC_SET~q\ : std_logic;
SIGNAL \lcd_out|state~47_combout\ : std_logic;
SIGNAL \CPU1|address[1]~7_combout\ : std_logic;
SIGNAL \CPU1|address[5]~15_combout\ : std_logic;
SIGNAL \CPU1|address[10]~25_combout\ : std_logic;
SIGNAL \CPU1|address[11]~27_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrOp.call~q\ : std_logic;
SIGNAL \CPU1|CU|Selector67~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector67~1_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrPC[14]~6_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector0~1_combout\ : std_logic;
SIGNAL \CPU1|CU|NextPC~2_combout\ : std_logic;
SIGNAL \CPU1|CU|NextPC~3_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector0~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector0~3_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector0~4_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector0~5_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector0~6_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector0~7_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~35_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector12~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector12~1_combout\ : std_logic;
SIGNAL \lcd_out|Selector3~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector2~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~41_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector64~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector64~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector65~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector65~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector56~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector56~3_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector53~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector53~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector56~4_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector59~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector60~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector61~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector62~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux0~7_combout\ : std_logic;
SIGNAL \lcd_data[0]~input_o\ : std_logic;
SIGNAL \lcd_data[1]~input_o\ : std_logic;
SIGNAL \lcd_data[2]~input_o\ : std_logic;
SIGNAL \lcd_data[3]~input_o\ : std_logic;
SIGNAL \lcd_data[4]~input_o\ : std_logic;
SIGNAL \lcd_data[5]~input_o\ : std_logic;
SIGNAL \lcd_data[6]~input_o\ : std_logic;
SIGNAL \lcd_data[7]~input_o\ : std_logic;
SIGNAL \lcd_data[0]~output_o\ : std_logic;
SIGNAL \lcd_data[1]~output_o\ : std_logic;
SIGNAL \lcd_data[2]~output_o\ : std_logic;
SIGNAL \lcd_data[3]~output_o\ : std_logic;
SIGNAL \lcd_data[4]~output_o\ : std_logic;
SIGNAL \lcd_data[5]~output_o\ : std_logic;
SIGNAL \lcd_data[6]~output_o\ : std_logic;
SIGNAL \lcd_data[7]~output_o\ : std_logic;
SIGNAL \LCD_RS~output_o\ : std_logic;
SIGNAL \LCD_E~output_o\ : std_logic;
SIGNAL \LCD_ON~output_o\ : std_logic;
SIGNAL \LCD_RW~output_o\ : std_logic;
SIGNAL \rstLED~output_o\ : std_logic;
SIGNAL \prgmLED~output_o\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[0]~21\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[1]~22_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[10]~42\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[11]~43_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[11]~44\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[12]~45_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[12]~46\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[13]~47_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[13]~48\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[14]~50\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[15]~52\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[16]~53_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[16]~54\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[17]~56\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[18]~57_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[17]~55_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[18]~58\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[19]~59_combout\ : std_logic;
SIGNAL \lcd_out|LessThan0~4_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[10]~26_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[1]~23\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[2]~24_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[2]~25\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[3]~27_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[3]~28\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[4]~29_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[4]~30\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[5]~32\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[6]~33_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[6]~34\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[7]~35_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[7]~36\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[8]~38\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[9]~40\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[10]~41_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[5]~31_combout\ : std_logic;
SIGNAL \lcd_out|LessThan0~0_combout\ : std_logic;
SIGNAL \lcd_out|LessThan0~2_combout\ : std_logic;
SIGNAL \lcd_out|CLK_COUNT_400HZ[14]~49_combout\ : std_logic;
SIGNAL \lcd_out|LessThan0~3_combout\ : std_logic;
SIGNAL \lcd_out|CLK_400HZ~0_combout\ : std_logic;
SIGNAL \lcd_out|CLK_400HZ~q\ : std_logic;
SIGNAL \lcd_out|CLK_400HZ~clkctrl_outclk\ : std_logic;
SIGNAL \lcd_out|WideOr26~0_combout\ : std_logic;
SIGNAL \lcd_out|state.TOGGLE_E~q\ : std_logic;
SIGNAL \lcd_out|state.HOLD~q\ : std_logic;
SIGNAL \lcd_out|Selector14~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.DISPLAY_OFF~q\ : std_logic;
SIGNAL \lcd_out|state~46_combout\ : std_logic;
SIGNAL \lcd_out|state.DISPLAY_OFF~q\ : std_logic;
SIGNAL \lcd_out|Selector15~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.DISPLAY_CLEAR~q\ : std_logic;
SIGNAL \lcd_out|state~44_combout\ : std_logic;
SIGNAL \lcd_out|state.DISPLAY_CLEAR~q\ : std_logic;
SIGNAL \lcd_out|Selector23~1_combout\ : std_logic;
SIGNAL \lcd_out|Selector11~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.RETURN_HOME~q\ : std_logic;
SIGNAL \lcd_out|state~42_combout\ : std_logic;
SIGNAL \lcd_out|state.RETURN_HOME~q\ : std_logic;
SIGNAL \lcd_out|Selector4~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.MODE_SET~q\ : std_logic;
SIGNAL \lcd_out|state~43_combout\ : std_logic;
SIGNAL \lcd_out|state.MODE_SET~q\ : std_logic;
SIGNAL \lcd_out|Selector5~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.WRITE_CHAR1~q\ : std_logic;
SIGNAL \lcd_out|state~39_combout\ : std_logic;
SIGNAL \lcd_out|state.WRITE_CHAR1~q\ : std_logic;
SIGNAL \lcd_out|Selector6~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.WRITE_CHAR2~q\ : std_logic;
SIGNAL \lcd_out|state~41_combout\ : std_logic;
SIGNAL \lcd_out|state.WRITE_CHAR2~q\ : std_logic;
SIGNAL \lcd_out|Selector7~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.WRITE_CHAR3~q\ : std_logic;
SIGNAL \lcd_out|state~36_combout\ : std_logic;
SIGNAL \lcd_out|state.WRITE_CHAR3~q\ : std_logic;
SIGNAL \lcd_out|Selector8~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.WRITE_CHAR4~q\ : std_logic;
SIGNAL \lcd_out|state~40_combout\ : std_logic;
SIGNAL \lcd_out|state.WRITE_CHAR4~q\ : std_logic;
SIGNAL \lcd_out|Selector9~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.WRITE_CHAR5~q\ : std_logic;
SIGNAL \lcd_out|state~38_combout\ : std_logic;
SIGNAL \lcd_out|state.WRITE_CHAR5~q\ : std_logic;
SIGNAL \lcd_out|Selector10~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.WRITE_CHAR6~q\ : std_logic;
SIGNAL \lcd_out|state~37_combout\ : std_logic;
SIGNAL \lcd_out|state.WRITE_CHAR6~q\ : std_logic;
SIGNAL \reg_select[2]~input_o\ : std_logic;
SIGNAL \CPU1|CU|NextState.Execute~0_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrState.Execute~q\ : std_logic;
SIGNAL \CPU1|CU|PCd_EN~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector78~0_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[0]~18_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~36_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrOp.ld~q\ : std_logic;
SIGNAL \CPU1|CU|CurrPC[14]~3_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrPC[14]~4_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrPC[14]~8_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \run~input_o\ : std_logic;
SIGNAL \CPU1|CU|Selector102~0_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrState.Reset~q\ : std_logic;
SIGNAL \CPU1|CU|Add0~0_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrOp.ret~q\ : std_logic;
SIGNAL \CPU1|CU|Mux16~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Mux16~1_combout\ : std_logic;
SIGNAL \CPU1|CU|NextSP~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector76~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector76~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector77~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux15~2_combout\ : std_logic;
SIGNAL \CPU1|CU|ctl_wd~0_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrOp.sethi~q\ : std_logic;
SIGNAL \CPU1|CU|Selector78~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector78~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R2|data[1]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector7~3_combout\ : std_logic;
SIGNAL \CPU1|CU|NextOp~5_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrOp.addi~q\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector7~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector4~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector2~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector68~0_combout\ : std_logic;
SIGNAL \CPU1|CU|R_we~1_combout\ : std_logic;
SIGNAL \CPU1|CU|const_out~0_combout\ : std_logic;
SIGNAL \CPU1|CU|R_we~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector68~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Mem_rd~5_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector74~5_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector73~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector74~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|WrDec|Equal7~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|WrDec|Equal7~6_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector13~6_combout\ : std_logic;
SIGNAL \CPU1|CU|Equal11~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector14~2_combout\ : std_logic;
SIGNAL \CPU1|CU|WideOr3~combout\ : std_logic;
SIGNAL \CPU1|address[2]~9_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|WrDec|Equal7~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|WrDec|Equal7~5_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector80~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector81~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector81~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector56~5_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector58~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector12~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector14~0_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector84~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector84~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|WrDec|Equal7~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux12~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux12~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|WrDec|Equal7~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux12~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux12~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector12~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector12~1_combout\ : std_logic;
SIGNAL \Data_bus[3]~25_combout\ : std_logic;
SIGNAL \Data_bus[3]~26_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector12~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux12~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux12~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux12~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux12~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux12~4_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[3]~24_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~1\ : std_logic;
SIGNAL \CPU1|CU|Add1~3\ : std_logic;
SIGNAL \CPU1|CU|Add1~5\ : std_logic;
SIGNAL \CPU1|CU|Add1~6_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~39_combout\ : std_logic;
SIGNAL \CPU1|address[3]~11_combout\ : std_logic;
SIGNAL \CPU1|address[3]~12_combout\ : std_logic;
SIGNAL \CPU1|address[4]~13_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux3~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux3~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux6~6_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~9\ : std_logic;
SIGNAL \CPU1|CU|Add0~11\ : std_logic;
SIGNAL \CPU1|CU|Add0~12_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector57~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~11\ : std_logic;
SIGNAL \CPU1|CU|Add3~12_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector9~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector9~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector9~2_combout\ : std_logic;
SIGNAL \Data_bus[6]~10_combout\ : std_logic;
SIGNAL \Data_bus[6]~11_combout\ : std_logic;
SIGNAL \CPU1|address[7]~19_combout\ : std_logic;
SIGNAL \CPU1|address[8]~21_combout\ : std_logic;
SIGNAL \CPU1|address[8]~22_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector6~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector6~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector6~3_combout\ : std_logic;
SIGNAL \Data_bus[9]~31_combout\ : std_logic;
SIGNAL \Data_bus[9]~32_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~18_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector6~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector6~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector6~2_combout\ : std_logic;
SIGNAL \CPU1|address[9]~23_combout\ : std_logic;
SIGNAL \CPU1|address[10]~26_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux4~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux4~4_combout\ : std_logic;
SIGNAL \CPU1|address[11]~28_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector75~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux11~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux11~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux11~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux11~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector11~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector11~1_combout\ : std_logic;
SIGNAL \Data_bus[4]~3_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector43~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector32~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector3~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux3~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R4|data[12]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux3~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux3~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector3~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector3~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector5~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector5~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux5~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector5~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector5~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|eleven|vOut~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|eleven|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector7~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector7~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector7~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux9~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux9~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R5|data[6]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|WrDec|Equal7~7_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux9~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux9~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector9~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|seven|vOut~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux8~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux8~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R3|data[7]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux8~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector8~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector8~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|seven|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux10~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux10~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R2|data[5]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R1|data[5]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R0|data[5]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux10~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux10~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector10~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector10~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|four|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|four|vOut~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux15~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux15~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R3|data[0]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux15~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux15~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux15~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|two|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|four|vOut~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|five|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|seven|vOut~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|eight|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|nine|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|eleven|vOut~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|twelve|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux12~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux12~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux12~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux12~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|eleven|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|nine|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|eight|vOut~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|six|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|three|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|three|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|two|vOut~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|two|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|three|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|four|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|five|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|five|vOut~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|six|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|seven|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|eight|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|nine|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|ten|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|eleven|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|twelve|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|thirteen|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux12~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux12~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector3~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R5|data[12]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux3~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux3~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux3~4_combout\ : std_logic;
SIGNAL \CPU1|address[12]~30_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout\ : std_logic;
SIGNAL \Data_bus[10]~33_combout\ : std_logic;
SIGNAL \Data_bus[10]~35_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux10~6_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux10~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux10~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux10~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux10~7_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|eleven|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux10~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux10~8_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector5~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux5~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux5~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux5~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux9~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux9~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux9~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux9~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|ten|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux9~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux9~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector6~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux6~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R5|data[9]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R4|data[9]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux6~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux6~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux6~4_combout\ : std_logic;
SIGNAL \CPU1|address[9]~24_combout\ : std_logic;
SIGNAL \Data_bus[8]~27_combout\ : std_logic;
SIGNAL \Data_bus[8]~28_combout\ : std_logic;
SIGNAL \Data_bus[8]~29_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux8~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux8~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux8~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux8~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|nine|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux8~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux8~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector7~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R2|data[8]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux7~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux7~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux7~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux7~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux7~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux7~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux7~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux7~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux7~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|eight|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux7~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux7~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector8~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R5|data[7]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R4|data[7]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux8~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux8~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux8~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux8~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux8~4_combout\ : std_logic;
SIGNAL \CPU1|address[7]~20_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \CPU1|CU|Add3~25\ : std_logic;
SIGNAL \CPU1|CU|Add3~26_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~21\ : std_logic;
SIGNAL \CPU1|CU|Add0~23\ : std_logic;
SIGNAL \CPU1|CU|Add0~25\ : std_logic;
SIGNAL \CPU1|CU|Add0~26_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector2~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector2~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector2~2_combout\ : std_logic;
SIGNAL \CPU1|address[13]~1_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~5_combout\ : std_logic;
SIGNAL \Data_bus[6]~9_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector41~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector9~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux6~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux6~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux6~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux6~7_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|seven|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux6~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux6~8_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector9~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux9~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux9~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R3|data[6]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux9~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux9~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux9~4_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[6]~30_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~7\ : std_logic;
SIGNAL \CPU1|CU|Add1~9\ : std_logic;
SIGNAL \CPU1|CU|Add1~11\ : std_logic;
SIGNAL \CPU1|CU|Add1~12_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~42_combout\ : std_logic;
SIGNAL \CPU1|address[6]~17_combout\ : std_logic;
SIGNAL \CPU1|address[6]~18_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout\ : std_logic;
SIGNAL \Data_bus[5]~6_combout\ : std_logic;
SIGNAL \Data_bus[5]~8_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux5~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux5~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux5~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux5~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|six|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux5~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux5~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector10~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R7|data[5]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R6|data[5]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux10~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux10~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux10~4_combout\ : std_logic;
SIGNAL \CPU1|address[5]~16_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~1_combout\ : std_logic;
SIGNAL \Data_bus[4]~2_combout\ : std_logic;
SIGNAL \Data_bus[4]~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux4~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux4~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux4~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux4~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux4~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux4~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector11~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux11~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux11~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R6|data[4]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux11~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux11~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux11~4_combout\ : std_logic;
SIGNAL \CPU1|address[4]~14_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout\ : std_logic;
SIGNAL \Data_bus[1]~18_combout\ : std_logic;
SIGNAL \Data_bus[1]~20_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector14~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector14~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~1\ : std_logic;
SIGNAL \CPU1|CU|Add3~3\ : std_logic;
SIGNAL \CPU1|CU|Add3~4_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~1\ : std_logic;
SIGNAL \CPU1|CU|Add0~3\ : std_logic;
SIGNAL \CPU1|CU|Add0~4_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector13~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector13~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector13~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~5\ : std_logic;
SIGNAL \CPU1|CU|Add0~7\ : std_logic;
SIGNAL \CPU1|CU|Add0~8_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~5\ : std_logic;
SIGNAL \CPU1|CU|Add3~7\ : std_logic;
SIGNAL \CPU1|CU|Add3~8_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector11~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector11~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector11~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~9\ : std_logic;
SIGNAL \CPU1|CU|Add3~10_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~10_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector10~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector10~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector10~2_combout\ : std_logic;
SIGNAL \Data_bus[5]~7_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector42~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector80~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector80~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux13~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux13~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R3|data[2]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux13~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux13~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux13~4_combout\ : std_logic;
SIGNAL \CPU1|address[2]~10_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout\ : std_logic;
SIGNAL \Data_bus[13]~42_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector34~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector79~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector79~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux1~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux1~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux1~4_combout\ : std_logic;
SIGNAL \CPU1|address[14]~29_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~12_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~13_combout\ : std_logic;
SIGNAL \Data_bus[2]~21_combout\ : std_logic;
SIGNAL \Data_bus[2]~23_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|three|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux2~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux2~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux2~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux2~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux2~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux2~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector13~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector13~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector13~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector13~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector13~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector13~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector13~7_combout\ : std_logic;
SIGNAL \Data_bus[2]~22_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector45~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector83~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector83~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux2~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux2~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R4|data[13]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux2~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux2~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector2~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector2~3_combout\ : std_logic;
SIGNAL \Data_bus[13]~43_combout\ : std_logic;
SIGNAL \Data_bus[13]~44_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux13~6_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux13~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux13~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux13~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux13~7_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|fourteen|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|twelve|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|thirteen|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|fourteen|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux13~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux13~8_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector2~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R5|data[13]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux2~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux2~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux2~4_combout\ : std_logic;
SIGNAL \CPU1|address[13]~2_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout\ : std_logic;
SIGNAL \Data_bus[11]~36_combout\ : std_logic;
SIGNAL \Data_bus[11]~38_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|twelve|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux11~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux11~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux11~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux11~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux11~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux11~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector4~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux4~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux4~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux4~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector4~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector4~3_combout\ : std_logic;
SIGNAL \Data_bus[11]~37_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector36~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~22_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector4~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~17\ : std_logic;
SIGNAL \CPU1|CU|Add3~19\ : std_logic;
SIGNAL \CPU1|CU|Add3~21\ : std_logic;
SIGNAL \CPU1|CU|Add3~22_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector4~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector4~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~23\ : std_logic;
SIGNAL \CPU1|CU|Add3~24_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~24_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector3~0_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout\ : std_logic;
SIGNAL \Data_bus[12]~39_combout\ : std_logic;
SIGNAL \Data_bus[12]~41_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector3~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector3~2_combout\ : std_logic;
SIGNAL \Data_bus[12]~40_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector35~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector73~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|WrDec|Equal7~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux14~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux14~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux14~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux14~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector14~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector14~4_combout\ : std_logic;
SIGNAL \Data_bus[1]~19_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector46~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux1~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux1~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux1~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux1~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux1~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux1~6_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector14~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux14~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux14~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux14~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux14~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux14~4_combout\ : std_logic;
SIGNAL \CPU1|address[1]~8_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout\ : std_logic;
SIGNAL \Data_bus[9]~30_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector38~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector76~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector71~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector14~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector15~6_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R5|data[0]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector15~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector15~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector15~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector15~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector15~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector15~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector15~7_combout\ : std_logic;
SIGNAL \Data_bus[0]~16_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector47~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector63~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~0_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\ : std_logic;
SIGNAL \Data_bus[0]~15_combout\ : std_logic;
SIGNAL \Data_bus[0]~17_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector15~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector15~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector15~2_combout\ : std_logic;
SIGNAL \CPU1|address[0]~5_combout\ : std_logic;
SIGNAL \CPU1|address[0]~6_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\ : std_logic;
SIGNAL \Data_bus[14]~45_combout\ : std_logic;
SIGNAL \Data_bus[14]~47_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux14~6_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux14~7_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|fourteen|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux14~8_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux15~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux0~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux0~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux15~6_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux1~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux1~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux15~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux15~7_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|fourteen|vOut~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|fourteen|vOut~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|addr|fifteen|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux15~8_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux15~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux15~9_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux15~11_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector0~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|sixteen|y~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|fifteen|vOut~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|sixteen|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector0~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R0|data[15]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux0~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux0~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxA|Mux0~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux14~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux14~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux14~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux14~5_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux14~9_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector1~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux1~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux1~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector1~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector1~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector1~3_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~27\ : std_logic;
SIGNAL \CPU1|CU|Add0~28_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector1~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~27\ : std_logic;
SIGNAL \CPU1|CU|Add3~28_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector1~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector1~2_combout\ : std_logic;
SIGNAL \Data_bus[14]~46_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector33~0_combout\ : std_logic;
SIGNAL \CPU1|CU|NextOp~7_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrOp.bn~q\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux15~10_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|subt|add2|four|y~combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux3~4_combout\ : std_logic;
SIGNAL \CPU1|DPath|ALU1|Mux3~10_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector65~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector65~3_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector65~4_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector65~5_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector65~6_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector65~7_combout\ : std_logic;
SIGNAL \CPU1|CU|NextOp~6_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrOp.bz~q\ : std_logic;
SIGNAL \CPU1|CU|CurrPC[14]~2_combout\ : std_logic;
SIGNAL \CPU1|CU|NextOp~10_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrOp.ba~q\ : std_logic;
SIGNAL \CPU1|CU|CurrPC[14]~9_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrPC[14]~5_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector0~0_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrPC[14]~7_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector8~0_combout\ : std_logic;
SIGNAL \Data_bus[7]~14_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector8~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector8~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Add3~13\ : std_logic;
SIGNAL \CPU1|CU|Add3~15\ : std_logic;
SIGNAL \CPU1|CU|Add3~16_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector7~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector7~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector7~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Add0~13\ : std_logic;
SIGNAL \CPU1|CU|Add0~15\ : std_logic;
SIGNAL \CPU1|CU|Add0~17\ : std_logic;
SIGNAL \CPU1|CU|Add0~19\ : std_logic;
SIGNAL \CPU1|CU|Add0~20_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector5~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector5~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector5~2_combout\ : std_logic;
SIGNAL \Data_bus[10]~34_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector37~0_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[3]~17_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[3]~48_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[3]~49_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[0]~19\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[1]~20_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~2_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~37_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[1]~21\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[2]~22_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~4_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~38_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[2]~23\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[3]~25\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[4]~26_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~8_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~40_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[4]~27\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[5]~29\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[6]~31\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[7]~32_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~13\ : std_logic;
SIGNAL \CPU1|CU|Add1~14_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~43_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[7]~33\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[8]~34_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~15\ : std_logic;
SIGNAL \CPU1|CU|Add1~16_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~44_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[8]~35\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[9]~36_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~17\ : std_logic;
SIGNAL \CPU1|CU|Add1~18_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~45_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[9]~37\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[10]~38_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~19\ : std_logic;
SIGNAL \CPU1|CU|Add1~20_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~46_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[10]~39\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[11]~41\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[12]~42_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[11]~40_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~21\ : std_logic;
SIGNAL \CPU1|CU|Add1~22_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~47_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~23\ : std_logic;
SIGNAL \CPU1|CU|Add1~24_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~32_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[12]~43\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[13]~45\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[14]~46_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[13]~44_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~25\ : std_logic;
SIGNAL \CPU1|CU|Add1~26_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~31_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~27\ : std_logic;
SIGNAL \CPU1|CU|Add1~28_combout\ : std_logic;
SIGNAL \CPU1|CU|Add1~30_combout\ : std_logic;
SIGNAL \CPU1|address[14]~0_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\ : std_logic;
SIGNAL \Data_bus~0_combout\ : std_logic;
SIGNAL \Data_bus~1_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ : std_logic;
SIGNAL \Data_bus[7]~12_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector40~0_combout\ : std_logic;
SIGNAL \CPU1|CU|NextOp~4_combout\ : std_logic;
SIGNAL \CPU1|CU|Mem_rd~7_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector66~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector66~1_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector66~3_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~14_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~15_combout\ : std_logic;
SIGNAL \Data_bus[3]~24_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector44~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector82~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux0~2_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux0~3_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|muxB|Mux0~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector0~0_combout\ : std_logic;
SIGNAL \CPU1|DPath|MB|Selector0~2_combout\ : std_logic;
SIGNAL \Data_bus[15]~49_combout\ : std_logic;
SIGNAL \Data_bus[15]~50_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout\ : std_logic;
SIGNAL \RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout\ : std_logic;
SIGNAL \Data_bus[15]~48_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector32~0_combout\ : std_logic;
SIGNAL \CPU1|CU|Equal0~0_combout\ : std_logic;
SIGNAL \CPU1|CU|NextOp~8_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrOp.st~q\ : std_logic;
SIGNAL \CPU1|CU|NextOp.jmp~0_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrOp.jmp~q\ : std_logic;
SIGNAL \CPU1|CU|CurrSP[3]~16_combout\ : std_logic;
SIGNAL \CPU1|CU|st_op~3_combout\ : std_logic;
SIGNAL \Data_bus[0]~4_combout\ : std_logic;
SIGNAL \CPU1|CU|Selector39~0_combout\ : std_logic;
SIGNAL \CPU1|CU|NextOp~9_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrOp.hlt~q\ : std_logic;
SIGNAL \CPU1|CU|NextState.Memory~0_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrState.Memory~q\ : std_logic;
SIGNAL \CPU1|CU|NextState.WriteBack~0_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrState.WriteBack~q\ : std_logic;
SIGNAL \CPU1|CU|Selector103~0_combout\ : std_logic;
SIGNAL \CPU1|CU|CurrState.Fetch~q\ : std_logic;
SIGNAL \CPU1|CU|CurrState.Decode~q\ : std_logic;
SIGNAL \CPU1|CU|Selector70~1_combout\ : std_logic;
SIGNAL \CPU1|DPath|MD|Selector15~0_combout\ : std_logic;
SIGNAL \DisplayReg[0]~20_combout\ : std_logic;
SIGNAL \DisplayReg[0]~21_combout\ : std_logic;
SIGNAL \DisplayReg[0]~22_combout\ : std_logic;
SIGNAL \DisplayReg[0]~23_combout\ : std_logic;
SIGNAL \DisplayReg[0]~24_combout\ : std_logic;
SIGNAL \reg_select[0]~input_o\ : std_logic;
SIGNAL \reg_select[1]~input_o\ : std_logic;
SIGNAL \DisplayReg[2]~32_combout\ : std_logic;
SIGNAL \DisplayReg[2]~33_combout\ : std_logic;
SIGNAL \DisplayReg[2]~30_combout\ : std_logic;
SIGNAL \DisplayReg[2]~31_combout\ : std_logic;
SIGNAL \DisplayReg[2]~34_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R6|data[1]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R0|data[1]~feeder_combout\ : std_logic;
SIGNAL \DisplayReg[1]~27_combout\ : std_logic;
SIGNAL \DisplayReg[1]~28_combout\ : std_logic;
SIGNAL \DisplayReg[1]~25_combout\ : std_logic;
SIGNAL \DisplayReg[1]~26_combout\ : std_logic;
SIGNAL \DisplayReg[1]~29_combout\ : std_logic;
SIGNAL \lcd_out|Mux27~0_combout\ : std_logic;
SIGNAL \DisplayReg[4]~2_combout\ : std_logic;
SIGNAL \DisplayReg[4]~3_combout\ : std_logic;
SIGNAL \DisplayReg[4]~0_combout\ : std_logic;
SIGNAL \DisplayReg[4]~1_combout\ : std_logic;
SIGNAL \DisplayReg[4]~4_combout\ : std_logic;
SIGNAL \DisplayReg[7]~15_combout\ : std_logic;
SIGNAL \DisplayReg[7]~16_combout\ : std_logic;
SIGNAL \DisplayReg[7]~17_combout\ : std_logic;
SIGNAL \DisplayReg[7]~18_combout\ : std_logic;
SIGNAL \DisplayReg[7]~19_combout\ : std_logic;
SIGNAL \DisplayReg[6]~12_combout\ : std_logic;
SIGNAL \DisplayReg[6]~13_combout\ : std_logic;
SIGNAL \DisplayReg[6]~10_combout\ : std_logic;
SIGNAL \DisplayReg[6]~11_combout\ : std_logic;
SIGNAL \DisplayReg[6]~14_combout\ : std_logic;
SIGNAL \lcd_out|Mux20~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector23~0_combout\ : std_logic;
SIGNAL \DisplayReg[13]~65_combout\ : std_logic;
SIGNAL \DisplayReg[13]~66_combout\ : std_logic;
SIGNAL \DisplayReg[13]~67_combout\ : std_logic;
SIGNAL \DisplayReg[13]~68_combout\ : std_logic;
SIGNAL \DisplayReg[13]~69_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R0|data[12]~feeder_combout\ : std_logic;
SIGNAL \DisplayReg[12]~62_combout\ : std_logic;
SIGNAL \DisplayReg[12]~63_combout\ : std_logic;
SIGNAL \DisplayReg[12]~60_combout\ : std_logic;
SIGNAL \DisplayReg[12]~61_combout\ : std_logic;
SIGNAL \DisplayReg[12]~64_combout\ : std_logic;
SIGNAL \DisplayReg[15]~77_combout\ : std_logic;
SIGNAL \DisplayReg[15]~78_combout\ : std_logic;
SIGNAL \DisplayReg[15]~75_combout\ : std_logic;
SIGNAL \DisplayReg[15]~76_combout\ : std_logic;
SIGNAL \DisplayReg[15]~79_combout\ : std_logic;
SIGNAL \lcd_out|Mux6~0_combout\ : std_logic;
SIGNAL \DisplayReg[11]~55_combout\ : std_logic;
SIGNAL \DisplayReg[11]~56_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R4|data[11]~feeder_combout\ : std_logic;
SIGNAL \DisplayReg[11]~57_combout\ : std_logic;
SIGNAL \DisplayReg[11]~58_combout\ : std_logic;
SIGNAL \DisplayReg[11]~59_combout\ : std_logic;
SIGNAL \DisplayReg[8]~42_combout\ : std_logic;
SIGNAL \DisplayReg[8]~43_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R3|data[8]~feeder_combout\ : std_logic;
SIGNAL \DisplayReg[8]~40_combout\ : std_logic;
SIGNAL \DisplayReg[8]~41_combout\ : std_logic;
SIGNAL \DisplayReg[8]~44_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R4|data[10]~feeder_combout\ : std_logic;
SIGNAL \DisplayReg[10]~52_combout\ : std_logic;
SIGNAL \DisplayReg[10]~53_combout\ : std_logic;
SIGNAL \CPU1|DPath|regF|R3|data[10]~feeder_combout\ : std_logic;
SIGNAL \DisplayReg[10]~50_combout\ : std_logic;
SIGNAL \DisplayReg[10]~51_combout\ : std_logic;
SIGNAL \DisplayReg[10]~54_combout\ : std_logic;
SIGNAL \lcd_out|Mux13~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector23~2_combout\ : std_logic;
SIGNAL \lcd_out|Selector23~3_combout\ : std_logic;
SIGNAL \lcd_out|Selector22~2_combout\ : std_logic;
SIGNAL \DisplayReg[3]~37_combout\ : std_logic;
SIGNAL \DisplayReg[3]~38_combout\ : std_logic;
SIGNAL \DisplayReg[3]~35_combout\ : std_logic;
SIGNAL \DisplayReg[3]~36_combout\ : std_logic;
SIGNAL \DisplayReg[3]~39_combout\ : std_logic;
SIGNAL \lcd_out|Mux26~0_combout\ : std_logic;
SIGNAL \lcd_out|Mux19~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector22~0_combout\ : std_logic;
SIGNAL \lcd_out|Mux5~0_combout\ : std_logic;
SIGNAL \lcd_out|Mux12~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector22~1_combout\ : std_logic;
SIGNAL \lcd_out|Selector22~3_combout\ : std_logic;
SIGNAL \lcd_out|Selector21~2_combout\ : std_logic;
SIGNAL \lcd_out|Mux18~0_combout\ : std_logic;
SIGNAL \lcd_out|Mux25~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector21~0_combout\ : std_logic;
SIGNAL \DisplayReg[14]~70_combout\ : std_logic;
SIGNAL \DisplayReg[14]~71_combout\ : std_logic;
SIGNAL \DisplayReg[14]~72_combout\ : std_logic;
SIGNAL \DisplayReg[14]~73_combout\ : std_logic;
SIGNAL \DisplayReg[14]~74_combout\ : std_logic;
SIGNAL \lcd_out|Mux4~0_combout\ : std_logic;
SIGNAL \DisplayReg[9]~45_combout\ : std_logic;
SIGNAL \DisplayReg[9]~46_combout\ : std_logic;
SIGNAL \DisplayReg[9]~47_combout\ : std_logic;
SIGNAL \DisplayReg[9]~48_combout\ : std_logic;
SIGNAL \DisplayReg[9]~49_combout\ : std_logic;
SIGNAL \lcd_out|Mux11~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector21~1_combout\ : std_logic;
SIGNAL \lcd_out|Selector21~3_combout\ : std_logic;
SIGNAL \lcd_out|Selector20~5_combout\ : std_logic;
SIGNAL \lcd_out|state.RESET1~feeder_combout\ : std_logic;
SIGNAL \lcd_out|state.RESET1~q\ : std_logic;
SIGNAL \lcd_out|Selector12~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.RESET2~q\ : std_logic;
SIGNAL \lcd_out|state~48_combout\ : std_logic;
SIGNAL \lcd_out|state.RESET2~q\ : std_logic;
SIGNAL \lcd_out|Selector20~6_combout\ : std_logic;
SIGNAL \lcd_out|Selector20~7_combout\ : std_logic;
SIGNAL \DisplayReg[5]~5_combout\ : std_logic;
SIGNAL \DisplayReg[5]~6_combout\ : std_logic;
SIGNAL \DisplayReg[5]~7_combout\ : std_logic;
SIGNAL \DisplayReg[5]~8_combout\ : std_logic;
SIGNAL \DisplayReg[5]~9_combout\ : std_logic;
SIGNAL \lcd_out|Selector20~2_combout\ : std_logic;
SIGNAL \lcd_out|Selector20~1_combout\ : std_logic;
SIGNAL \lcd_out|Selector20~3_combout\ : std_logic;
SIGNAL \lcd_out|Selector20~8_combout\ : std_logic;
SIGNAL \lcd_out|Selector13~0_combout\ : std_logic;
SIGNAL \lcd_out|next_command.RESET3~q\ : std_logic;
SIGNAL \lcd_out|state~49_combout\ : std_logic;
SIGNAL \lcd_out|state.RESET3~q\ : std_logic;
SIGNAL \lcd_out|Selector19~2_combout\ : std_logic;
SIGNAL \lcd_out|Selector18~3_combout\ : std_logic;
SIGNAL \lcd_out|Selector18~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector18~2_combout\ : std_logic;
SIGNAL \lcd_out|Selector18~4_combout\ : std_logic;
SIGNAL \lcd_out|Selector19~3_combout\ : std_logic;
SIGNAL \lcd_out|Selector18~5_combout\ : std_logic;
SIGNAL \lcd_out|Selector17~3_combout\ : std_logic;
SIGNAL \lcd_out|Selector17~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector17~1_combout\ : std_logic;
SIGNAL \lcd_out|Selector17~2_combout\ : std_logic;
SIGNAL \lcd_out|Selector17~5_combout\ : std_logic;
SIGNAL \lcd_out|Selector16~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector25~0_combout\ : std_logic;
SIGNAL \lcd_out|Selector25~1_combout\ : std_logic;
SIGNAL \lcd_out|Selector25~2_combout\ : std_logic;
SIGNAL \lcd_out|LCD_RS~q\ : std_logic;
SIGNAL \lcd_out|LCD_E~0_combout\ : std_logic;
SIGNAL \lcd_out|LCD_E~q\ : std_logic;
SIGNAL \CPU1|DPath|regF|R7|data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU1|CU|CurrStatus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CPU1|CU|CurrSP\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU1|CU|CurrPC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU1|CU|CurrOffset\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU1|CU|CurrIR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \lcd_out|DATA_BUS_VALUE\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \lcd_out|CLK_COUNT_400HZ\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \CPU1|DPath|regF|R6|data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU1|DPath|regF|R5|data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU1|DPath|regF|R4|data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU1|DPath|regF|R3|data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU1|DPath|regF|R2|data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU1|DPath|regF|R1|data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU1|DPath|regF|R0|data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ROM1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \CPU1|CU|ALT_INV_CurrState.Execute~q\ : std_logic;
SIGNAL \lcd_out|ALT_INV_DATA_BUS_VALUE\ : std_logic_vector(5 DOWNTO 3);
SIGNAL \lcd_out|ALT_INV_LCD_E~q\ : std_logic;
SIGNAL \ALT_INV_reset~input_o\ : std_logic;

BEGIN

ww_clk <= clk;
ww_reset <= reset;
ww_run <= run;
ww_reg_select <= reg_select;
LCD_RS <= ww_LCD_RS;
LCD_E <= ww_LCD_E;
LCD_ON <= ww_LCD_ON;
LCD_RW <= ww_LCD_RW;
rstLED <= ww_rstLED;
prgmLED <= ww_prgmLED;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & \CPU1|address[7]~20_combout\ & 
\CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\ROM1|altsyncram_component|auto_generated|q_a\(4) <= \ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\ROM1|altsyncram_component|auto_generated|q_a\(5) <= \ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\RAM1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Data_bus[4]~5_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Data_bus[4]~5_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Data_bus[4]~5_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Data_bus[4]~5_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Data_bus[5]~8_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Data_bus[5]~8_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Data_bus[5]~8_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Data_bus[5]~8_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & \CPU1|address[7]~20_combout\ & 
\CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\ROM1|altsyncram_component|auto_generated|q_a\(6) <= \ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\ROM1|altsyncram_component|auto_generated|q_a\(7) <= \ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\RAM1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Data_bus[6]~11_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Data_bus[6]~11_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Data_bus[6]~11_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Data_bus[6]~11_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Data_bus[7]~14_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Data_bus[7]~14_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Data_bus[7]~14_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Data_bus[7]~14_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & \CPU1|address[7]~20_combout\ & 
\CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\ROM1|altsyncram_component|auto_generated|q_a\(0) <= \ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\ROM1|altsyncram_component|auto_generated|q_a\(1) <= \ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\RAM1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Data_bus[0]~17_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Data_bus[0]~17_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Data_bus[0]~17_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Data_bus[0]~17_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Data_bus[1]~20_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Data_bus[1]~20_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Data_bus[1]~20_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Data_bus[1]~20_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & \CPU1|address[7]~20_combout\ & 
\CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\ROM1|altsyncram_component|auto_generated|q_a\(2) <= \ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\ROM1|altsyncram_component|auto_generated|q_a\(3) <= \ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\RAM1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Data_bus[2]~23_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Data_bus[2]~23_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Data_bus[2]~23_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Data_bus[2]~23_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Data_bus[3]~26_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Data_bus[3]~26_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Data_bus[3]~26_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Data_bus[3]~26_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & \CPU1|address[7]~20_combout\ & 
\CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\ROM1|altsyncram_component|auto_generated|q_a\(8) <= \ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\ROM1|altsyncram_component|auto_generated|q_a\(9) <= \ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\RAM1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Data_bus[8]~29_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Data_bus[8]~29_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Data_bus[8]~29_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Data_bus[8]~29_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Data_bus[9]~32_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Data_bus[9]~32_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Data_bus[9]~32_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Data_bus[9]~32_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & \CPU1|address[7]~20_combout\ & 
\CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\ROM1|altsyncram_component|auto_generated|q_a\(10) <= \ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\ROM1|altsyncram_component|auto_generated|q_a\(11) <= \ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\RAM1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Data_bus[10]~35_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Data_bus[10]~35_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Data_bus[10]~35_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Data_bus[10]~35_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Data_bus[11]~38_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Data_bus[11]~38_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Data_bus[11]~38_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Data_bus[11]~38_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & \CPU1|address[7]~20_combout\ & 
\CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\ROM1|altsyncram_component|auto_generated|q_a\(12) <= \ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\ROM1|altsyncram_component|auto_generated|q_a\(13) <= \ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\RAM1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Data_bus[12]~41_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Data_bus[12]~41_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Data_bus[12]~41_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Data_bus[12]~41_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Data_bus[13]~44_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Data_bus[13]~44_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Data_bus[13]~44_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Data_bus[13]~44_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & \CPU1|address[7]~20_combout\ & 
\CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\ROM1|altsyncram_component|auto_generated|q_a\(14) <= \ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\ROM1|altsyncram_component|auto_generated|q_a\(15) <= \ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\RAM1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Data_bus[14]~47_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Data_bus[14]~47_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Data_bus[14]~47_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Data_bus[14]~47_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Data_bus[15]~50_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Data_bus[15]~50_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Data_bus[15]~50_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\RAM1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Data_bus[15]~50_combout\;

\RAM1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\CPU1|address[12]~30_combout\ & \CPU1|address[11]~28_combout\ & \CPU1|address[10]~26_combout\ & \CPU1|address[9]~24_combout\ & \CPU1|address[8]~22_combout\ & 
\CPU1|address[7]~20_combout\ & \CPU1|address[6]~18_combout\ & \CPU1|address[5]~16_combout\ & \CPU1|address[4]~14_combout\ & \CPU1|address[3]~12_combout\ & \CPU1|address[2]~10_combout\ & \CPU1|address[1]~8_combout\ & \CPU1|address[0]~6_combout\);

\RAM1|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \RAM1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\lcd_out|CLK_400HZ~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \lcd_out|CLK_400HZ~q\);
\CPU1|CU|ALT_INV_CurrState.Execute~q\ <= NOT \CPU1|CU|CurrState.Execute~q\;
\lcd_out|ALT_INV_DATA_BUS_VALUE\(5) <= NOT \lcd_out|DATA_BUS_VALUE\(5);
\lcd_out|ALT_INV_DATA_BUS_VALUE\(4) <= NOT \lcd_out|DATA_BUS_VALUE\(4);
\lcd_out|ALT_INV_DATA_BUS_VALUE\(3) <= NOT \lcd_out|DATA_BUS_VALUE\(3);
\lcd_out|ALT_INV_LCD_E~q\ <= NOT \lcd_out|LCD_E~q\;
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;

-- Location: FF_X74_Y40_N29
\lcd_out|CLK_COUNT_400HZ[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[8]~37_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(8));

-- Location: FF_X74_Y40_N31
\lcd_out|CLK_COUNT_400HZ[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[9]~39_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(9));

-- Location: FF_X74_Y39_N11
\lcd_out|CLK_COUNT_400HZ[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[15]~51_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(15));

-- Location: FF_X74_Y40_N13
\lcd_out|CLK_COUNT_400HZ[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[0]~20_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(0));

-- Location: LCCOMB_X74_Y40_N12
\lcd_out|CLK_COUNT_400HZ[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[0]~20_combout\ = \lcd_out|CLK_COUNT_400HZ\(0) $ (VCC)
-- \lcd_out|CLK_COUNT_400HZ[0]~21\ = CARRY(\lcd_out|CLK_COUNT_400HZ\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_COUNT_400HZ\(0),
	datad => VCC,
	combout => \lcd_out|CLK_COUNT_400HZ[0]~20_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[0]~21\);

-- Location: LCCOMB_X74_Y40_N28
\lcd_out|CLK_COUNT_400HZ[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[8]~37_combout\ = (\lcd_out|CLK_COUNT_400HZ\(8) & (\lcd_out|CLK_COUNT_400HZ[7]~36\ $ (GND))) # (!\lcd_out|CLK_COUNT_400HZ\(8) & (!\lcd_out|CLK_COUNT_400HZ[7]~36\ & VCC))
-- \lcd_out|CLK_COUNT_400HZ[8]~38\ = CARRY((\lcd_out|CLK_COUNT_400HZ\(8) & !\lcd_out|CLK_COUNT_400HZ[7]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_COUNT_400HZ\(8),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[7]~36\,
	combout => \lcd_out|CLK_COUNT_400HZ[8]~37_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[8]~38\);

-- Location: LCCOMB_X74_Y40_N30
\lcd_out|CLK_COUNT_400HZ[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[9]~39_combout\ = (\lcd_out|CLK_COUNT_400HZ\(9) & (!\lcd_out|CLK_COUNT_400HZ[8]~38\)) # (!\lcd_out|CLK_COUNT_400HZ\(9) & ((\lcd_out|CLK_COUNT_400HZ[8]~38\) # (GND)))
-- \lcd_out|CLK_COUNT_400HZ[9]~40\ = CARRY((!\lcd_out|CLK_COUNT_400HZ[8]~38\) # (!\lcd_out|CLK_COUNT_400HZ\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_COUNT_400HZ\(9),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[8]~38\,
	combout => \lcd_out|CLK_COUNT_400HZ[9]~39_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[9]~40\);

-- Location: LCCOMB_X74_Y39_N10
\lcd_out|CLK_COUNT_400HZ[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[15]~51_combout\ = (\lcd_out|CLK_COUNT_400HZ\(15) & (!\lcd_out|CLK_COUNT_400HZ[14]~50\)) # (!\lcd_out|CLK_COUNT_400HZ\(15) & ((\lcd_out|CLK_COUNT_400HZ[14]~50\) # (GND)))
-- \lcd_out|CLK_COUNT_400HZ[15]~52\ = CARRY((!\lcd_out|CLK_COUNT_400HZ[14]~50\) # (!\lcd_out|CLK_COUNT_400HZ\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_COUNT_400HZ\(15),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[14]~50\,
	combout => \lcd_out|CLK_COUNT_400HZ[15]~51_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[15]~52\);

-- Location: M9K_X78_Y43_N0
\ROM1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ABD800000000000000000000000000000029",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CD4F0CF",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CD4F0CF00000000000000000000000000000000001112511170833D75285C20CF5D71810000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "P4_Weidman.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemROM:ROM1|altsyncram:altsyncram_component|altsyncram_dea1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: FF_X74_Y41_N31
\CPU1|CU|CurrSP[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[15]~50_combout\,
	asdata => \CPU1|CU|Add1~35_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(15));

-- Location: M9K_X64_Y36_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y28_N0
\ROM1|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555100000000000000000000000000000015",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CDD72CC",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CDD72CC00000000000000000000000000000000002220A220B0027EBA082C008FAEA0820000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "P4_Weidman.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemROM:ROM1|altsyncram:altsyncram_component|altsyncram_dea1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y35_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y29_N0
\ROM1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E63100000000000000000000000000000010",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009E8D51E",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009E8D51E00000000000000000000000000000000000440844095842C300021610B0C20020000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "P4_Weidman.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemROM:ROM1|altsyncram:altsyncram_component|altsyncram_dea1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y44_N0
\ROM1|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000784000000000000000000000000000000029",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DB72CE",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DB72CE0000000000000000000000000000000000000000000044FC300400111F0C10480000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "P4_Weidman.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemROM:ROM1|altsyncram:altsyncram_component|altsyncram_dea1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y40_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y40_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y42_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\ROM1|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005AC9652",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005AC9652000000000000000000000000000000000028ABCA8BD217B08216F481EC20B16F0000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "P4_Weidman.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemROM:ROM1|altsyncram:altsyncram_component|altsyncram_dea1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y41_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\ROM1|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA4109",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA41090000000000000000000000000000000000332021100401FFA95401007FEA55400000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "P4_Weidman.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemROM:ROM1|altsyncram:altsyncram_component|altsyncram_dea1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y27_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y44_N0
\ROM1|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015405554",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001540555400000000000000000000000000000000004445044515244410514549110405140000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "P4_Weidman.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemROM:ROM1|altsyncram:altsyncram_component|altsyncram_dea1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y41_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: FF_X74_Y41_N11
\CPU1|CU|CurrSP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[5]~28_combout\,
	asdata => \CPU1|CU|Add1~41_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(5));

-- Location: LCCOMB_X75_Y44_N2
\CPU1|CU|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~2_combout\ = (\CPU1|CU|CurrPC\(1) & (!\CPU1|CU|Add0~1\)) # (!\CPU1|CU|CurrPC\(1) & ((\CPU1|CU|Add0~1\) # (GND)))
-- \CPU1|CU|Add0~3\ = CARRY((!\CPU1|CU|Add0~1\) # (!\CPU1|CU|CurrPC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(1),
	datad => VCC,
	cin => \CPU1|CU|Add0~1\,
	combout => \CPU1|CU|Add0~2_combout\,
	cout => \CPU1|CU|Add0~3\);

-- Location: LCCOMB_X75_Y44_N6
\CPU1|CU|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~6_combout\ = (\CPU1|CU|CurrPC\(3) & (!\CPU1|CU|Add0~5\)) # (!\CPU1|CU|CurrPC\(3) & ((\CPU1|CU|Add0~5\) # (GND)))
-- \CPU1|CU|Add0~7\ = CARRY((!\CPU1|CU|Add0~5\) # (!\CPU1|CU|CurrPC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(3),
	datad => VCC,
	cin => \CPU1|CU|Add0~5\,
	combout => \CPU1|CU|Add0~6_combout\,
	cout => \CPU1|CU|Add0~7\);

-- Location: LCCOMB_X75_Y44_N14
\CPU1|CU|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~14_combout\ = (\CPU1|CU|CurrPC\(7) & ((\CPU1|CU|Add0~13\) # (GND))) # (!\CPU1|CU|CurrPC\(7) & (!\CPU1|CU|Add0~13\))
-- \CPU1|CU|Add0~15\ = CARRY((\CPU1|CU|CurrPC\(7)) # (!\CPU1|CU|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(7),
	datad => VCC,
	cin => \CPU1|CU|Add0~13\,
	combout => \CPU1|CU|Add0~14_combout\,
	cout => \CPU1|CU|Add0~15\);

-- Location: LCCOMB_X75_Y44_N16
\CPU1|CU|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~16_combout\ = (\CPU1|CU|CurrPC\(8) & (\CPU1|CU|Add0~15\ $ (GND))) # (!\CPU1|CU|CurrPC\(8) & (!\CPU1|CU|Add0~15\ & VCC))
-- \CPU1|CU|Add0~17\ = CARRY((\CPU1|CU|CurrPC\(8) & !\CPU1|CU|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(8),
	datad => VCC,
	cin => \CPU1|CU|Add0~15\,
	combout => \CPU1|CU|Add0~16_combout\,
	cout => \CPU1|CU|Add0~17\);

-- Location: LCCOMB_X75_Y44_N28
\CPU1|CU|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~28_combout\ = (\CPU1|CU|CurrPC\(14) & (\CPU1|CU|Add0~27\ $ (GND))) # (!\CPU1|CU|CurrPC\(14) & (!\CPU1|CU|Add0~27\ & VCC))
-- \CPU1|CU|Add0~29\ = CARRY((\CPU1|CU|CurrPC\(14) & !\CPU1|CU|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(14),
	datad => VCC,
	cin => \CPU1|CU|Add0~27\,
	combout => \CPU1|CU|Add0~28_combout\,
	cout => \CPU1|CU|Add0~29\);

-- Location: LCCOMB_X76_Y44_N2
\CPU1|CU|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~2_combout\ = (\CPU1|CU|CurrOffset\(1) & ((\CPU1|CU|CurrPC\(1) & (\CPU1|CU|Add3~1\ & VCC)) # (!\CPU1|CU|CurrPC\(1) & (!\CPU1|CU|Add3~1\)))) # (!\CPU1|CU|CurrOffset\(1) & ((\CPU1|CU|CurrPC\(1) & (!\CPU1|CU|Add3~1\)) # (!\CPU1|CU|CurrPC\(1) & 
-- ((\CPU1|CU|Add3~1\) # (GND)))))
-- \CPU1|CU|Add3~3\ = CARRY((\CPU1|CU|CurrOffset\(1) & (!\CPU1|CU|CurrPC\(1) & !\CPU1|CU|Add3~1\)) # (!\CPU1|CU|CurrOffset\(1) & ((!\CPU1|CU|Add3~1\) # (!\CPU1|CU|CurrPC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(1),
	datab => \CPU1|CU|CurrPC\(1),
	datad => VCC,
	cin => \CPU1|CU|Add3~1\,
	combout => \CPU1|CU|Add3~2_combout\,
	cout => \CPU1|CU|Add3~3\);

-- Location: LCCOMB_X76_Y44_N6
\CPU1|CU|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~6_combout\ = (\CPU1|CU|CurrOffset\(3) & ((\CPU1|CU|CurrPC\(3) & (\CPU1|CU|Add3~5\ & VCC)) # (!\CPU1|CU|CurrPC\(3) & (!\CPU1|CU|Add3~5\)))) # (!\CPU1|CU|CurrOffset\(3) & ((\CPU1|CU|CurrPC\(3) & (!\CPU1|CU|Add3~5\)) # (!\CPU1|CU|CurrPC\(3) & 
-- ((\CPU1|CU|Add3~5\) # (GND)))))
-- \CPU1|CU|Add3~7\ = CARRY((\CPU1|CU|CurrOffset\(3) & (!\CPU1|CU|CurrPC\(3) & !\CPU1|CU|Add3~5\)) # (!\CPU1|CU|CurrOffset\(3) & ((!\CPU1|CU|Add3~5\) # (!\CPU1|CU|CurrPC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(3),
	datab => \CPU1|CU|CurrPC\(3),
	datad => VCC,
	cin => \CPU1|CU|Add3~5\,
	combout => \CPU1|CU|Add3~6_combout\,
	cout => \CPU1|CU|Add3~7\);

-- Location: LCCOMB_X76_Y44_N14
\CPU1|CU|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~14_combout\ = (\CPU1|CU|CurrOffset\(7) & ((\CPU1|CU|CurrPC\(7) & (!\CPU1|CU|Add3~13\)) # (!\CPU1|CU|CurrPC\(7) & (\CPU1|CU|Add3~13\ & VCC)))) # (!\CPU1|CU|CurrOffset\(7) & ((\CPU1|CU|CurrPC\(7) & ((\CPU1|CU|Add3~13\) # (GND))) # 
-- (!\CPU1|CU|CurrPC\(7) & (!\CPU1|CU|Add3~13\))))
-- \CPU1|CU|Add3~15\ = CARRY((\CPU1|CU|CurrOffset\(7) & (\CPU1|CU|CurrPC\(7) & !\CPU1|CU|Add3~13\)) # (!\CPU1|CU|CurrOffset\(7) & ((\CPU1|CU|CurrPC\(7)) # (!\CPU1|CU|Add3~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(7),
	datab => \CPU1|CU|CurrPC\(7),
	datad => VCC,
	cin => \CPU1|CU|Add3~13\,
	combout => \CPU1|CU|Add3~14_combout\,
	cout => \CPU1|CU|Add3~15\);

-- Location: LCCOMB_X76_Y44_N18
\CPU1|CU|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~18_combout\ = (\CPU1|CU|CurrOffset\(10) & ((\CPU1|CU|CurrPC\(9) & (\CPU1|CU|Add3~17\ & VCC)) # (!\CPU1|CU|CurrPC\(9) & (!\CPU1|CU|Add3~17\)))) # (!\CPU1|CU|CurrOffset\(10) & ((\CPU1|CU|CurrPC\(9) & (!\CPU1|CU|Add3~17\)) # 
-- (!\CPU1|CU|CurrPC\(9) & ((\CPU1|CU|Add3~17\) # (GND)))))
-- \CPU1|CU|Add3~19\ = CARRY((\CPU1|CU|CurrOffset\(10) & (!\CPU1|CU|CurrPC\(9) & !\CPU1|CU|Add3~17\)) # (!\CPU1|CU|CurrOffset\(10) & ((!\CPU1|CU|Add3~17\) # (!\CPU1|CU|CurrPC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(10),
	datab => \CPU1|CU|CurrPC\(9),
	datad => VCC,
	cin => \CPU1|CU|Add3~17\,
	combout => \CPU1|CU|Add3~18_combout\,
	cout => \CPU1|CU|Add3~19\);

-- Location: LCCOMB_X76_Y44_N20
\CPU1|CU|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~20_combout\ = ((\CPU1|CU|CurrOffset\(10) $ (\CPU1|CU|CurrPC\(10) $ (!\CPU1|CU|Add3~19\)))) # (GND)
-- \CPU1|CU|Add3~21\ = CARRY((\CPU1|CU|CurrOffset\(10) & ((\CPU1|CU|CurrPC\(10)) # (!\CPU1|CU|Add3~19\))) # (!\CPU1|CU|CurrOffset\(10) & (\CPU1|CU|CurrPC\(10) & !\CPU1|CU|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(10),
	datab => \CPU1|CU|CurrPC\(10),
	datad => VCC,
	cin => \CPU1|CU|Add3~19\,
	combout => \CPU1|CU|Add3~20_combout\,
	cout => \CPU1|CU|Add3~21\);

-- Location: LCCOMB_X76_Y44_N28
\CPU1|CU|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~28_combout\ = ((\CPU1|CU|CurrOffset\(10) $ (\CPU1|CU|CurrPC\(14) $ (!\CPU1|CU|Add3~27\)))) # (GND)
-- \CPU1|CU|Add3~29\ = CARRY((\CPU1|CU|CurrOffset\(10) & ((\CPU1|CU|CurrPC\(14)) # (!\CPU1|CU|Add3~27\))) # (!\CPU1|CU|CurrOffset\(10) & (\CPU1|CU|CurrPC\(14) & !\CPU1|CU|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(10),
	datab => \CPU1|CU|CurrPC\(14),
	datad => VCC,
	cin => \CPU1|CU|Add3~27\,
	combout => \CPU1|CU|Add3~28_combout\,
	cout => \CPU1|CU|Add3~29\);

-- Location: LCCOMB_X74_Y41_N10
\CPU1|CU|CurrSP[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[5]~28_combout\ = (\CPU1|CU|CurrSP\(5) & (\CPU1|CU|CurrSP[4]~27\ $ (GND))) # (!\CPU1|CU|CurrSP\(5) & (!\CPU1|CU|CurrSP[4]~27\ & VCC))
-- \CPU1|CU|CurrSP[5]~29\ = CARRY((\CPU1|CU|CurrSP\(5) & !\CPU1|CU|CurrSP[4]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(5),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[4]~27\,
	combout => \CPU1|CU|CurrSP[5]~28_combout\,
	cout => \CPU1|CU|CurrSP[5]~29\);

-- Location: LCCOMB_X74_Y41_N28
\CPU1|CU|CurrSP[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[14]~46_combout\ = (\CPU1|CU|CurrSP\(14) & (!\CPU1|CU|CurrSP[13]~45\)) # (!\CPU1|CU|CurrSP\(14) & ((\CPU1|CU|CurrSP[13]~45\) # (GND)))
-- \CPU1|CU|CurrSP[14]~47\ = CARRY((!\CPU1|CU|CurrSP[13]~45\) # (!\CPU1|CU|CurrSP\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(14),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[13]~45\,
	combout => \CPU1|CU|CurrSP[14]~46_combout\,
	cout => \CPU1|CU|CurrSP[14]~47\);

-- Location: LCCOMB_X73_Y42_N10
\CPU1|CU|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~10_combout\ = (\CPU1|CU|CurrSP\(5) & ((\CPU1|CU|Add1~9\) # (GND))) # (!\CPU1|CU|CurrSP\(5) & (!\CPU1|CU|Add1~9\))
-- \CPU1|CU|Add1~11\ = CARRY((\CPU1|CU|CurrSP\(5)) # (!\CPU1|CU|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(5),
	datad => VCC,
	cin => \CPU1|CU|Add1~9\,
	combout => \CPU1|CU|Add1~10_combout\,
	cout => \CPU1|CU|Add1~11\);

-- Location: LCCOMB_X73_Y42_N28
\CPU1|CU|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~28_combout\ = (\CPU1|CU|CurrSP\(14) & (!\CPU1|CU|Add1~27\ & VCC)) # (!\CPU1|CU|CurrSP\(14) & (\CPU1|CU|Add1~27\ $ (GND)))
-- \CPU1|CU|Add1~29\ = CARRY((!\CPU1|CU|CurrSP\(14) & !\CPU1|CU|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(14),
	datad => VCC,
	cin => \CPU1|CU|Add1~27\,
	combout => \CPU1|CU|Add1~28_combout\,
	cout => \CPU1|CU|Add1~29\);

-- Location: LCCOMB_X76_Y44_N30
\CPU1|CU|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~30_combout\ = \CPU1|CU|CurrOffset\(10) $ (\CPU1|CU|CurrPC\(15) $ (\CPU1|CU|Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(10),
	datab => \CPU1|CU|CurrPC\(15),
	cin => \CPU1|CU|Add3~29\,
	combout => \CPU1|CU|Add3~30_combout\);

-- Location: LCCOMB_X75_Y44_N30
\CPU1|CU|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~30_combout\ = \CPU1|CU|CurrPC\(15) $ (\CPU1|CU|Add0~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(15),
	cin => \CPU1|CU|Add0~29\,
	combout => \CPU1|CU|Add0~30_combout\);

-- Location: LCCOMB_X74_Y41_N30
\CPU1|CU|CurrSP[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[15]~50_combout\ = \CPU1|CU|CurrSP\(15) $ (!\CPU1|CU|CurrSP[14]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(15),
	cin => \CPU1|CU|CurrSP[14]~47\,
	combout => \CPU1|CU|CurrSP[15]~50_combout\);

-- Location: LCCOMB_X73_Y42_N30
\CPU1|CU|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~33_combout\ = \CPU1|CU|Add1~29\ $ (\CPU1|CU|CurrSP\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|CU|CurrSP\(15),
	cin => \CPU1|CU|Add1~29\,
	combout => \CPU1|CU|Add1~33_combout\);

-- Location: LCCOMB_X74_Y40_N6
\lcd_out|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|LessThan0~1_combout\ = (!\lcd_out|CLK_COUNT_400HZ\(7) & (!\lcd_out|CLK_COUNT_400HZ\(8) & (!\lcd_out|CLK_COUNT_400HZ\(9) & !\lcd_out|CLK_COUNT_400HZ\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_COUNT_400HZ\(7),
	datab => \lcd_out|CLK_COUNT_400HZ\(8),
	datac => \lcd_out|CLK_COUNT_400HZ\(9),
	datad => \lcd_out|CLK_COUNT_400HZ\(6),
	combout => \lcd_out|LessThan0~1_combout\);

-- Location: FF_X82_Y44_N21
\CPU1|DPath|regF|R0|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|MD|Selector8~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(7));

-- Location: FF_X81_Y38_N17
\CPU1|DPath|regF|R6|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|MD|Selector13~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(2));

-- Location: FF_X82_Y44_N17
\CPU1|DPath|regF|R6|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|MD|Selector12~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(3));

-- Location: FF_X82_Y43_N11
\CPU1|DPath|regF|R5|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector7~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(8));

-- Location: FF_X82_Y44_N27
\CPU1|DPath|regF|R0|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector6~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(9));

-- Location: FF_X79_Y40_N9
\CPU1|DPath|regF|R6|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector5~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(10));

-- Location: FF_X82_Y41_N7
\CPU1|DPath|regF|R2|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector4~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(11));

-- Location: LCCOMB_X76_Y39_N6
\lcd_out|Selector25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector25~3_combout\ = (!\lcd_out|state.WRITE_CHAR2~q\ & !\lcd_out|state.WRITE_CHAR1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_out|state.WRITE_CHAR2~q\,
	datad => \lcd_out|state.WRITE_CHAR1~q\,
	combout => \lcd_out|Selector25~3_combout\);

-- Location: FF_X77_Y39_N7
\lcd_out|state.DISPLAY_ON\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~45_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.DISPLAY_ON~q\);

-- Location: LCCOMB_X80_Y39_N26
\lcd_out|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector20~0_combout\ = (\lcd_out|state.WRITE_CHAR6~q\ & (\DisplayReg[3]~39_combout\ & (!\DisplayReg[1]~29_combout\ & !\DisplayReg[2]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR6~q\,
	datab => \DisplayReg[3]~39_combout\,
	datac => \DisplayReg[1]~29_combout\,
	datad => \DisplayReg[2]~34_combout\,
	combout => \lcd_out|Selector20~0_combout\);

-- Location: LCCOMB_X80_Y39_N6
\lcd_out|Selector20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector20~4_combout\ = (!\DisplayReg[9]~49_combout\ & (\lcd_out|state.WRITE_CHAR4~q\ & (!\DisplayReg[10]~54_combout\ & \DisplayReg[11]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[9]~49_combout\,
	datab => \lcd_out|state.WRITE_CHAR4~q\,
	datac => \DisplayReg[10]~54_combout\,
	datad => \DisplayReg[11]~59_combout\,
	combout => \lcd_out|Selector20~4_combout\);

-- Location: FF_X76_Y39_N27
\lcd_out|state.FUNC_SET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~47_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.FUNC_SET~q\);

-- Location: LCCOMB_X79_Y38_N22
\lcd_out|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector18~1_combout\ = (\lcd_out|state.WRITE_CHAR5~q\ & (((!\DisplayReg[6]~14_combout\ & !\DisplayReg[5]~9_combout\)) # (!\DisplayReg[7]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR5~q\,
	datab => \DisplayReg[6]~14_combout\,
	datac => \DisplayReg[5]~9_combout\,
	datad => \DisplayReg[7]~19_combout\,
	combout => \lcd_out|Selector18~1_combout\);

-- Location: LCCOMB_X79_Y38_N6
\lcd_out|Selector17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector17~4_combout\ = (\lcd_out|state.WRITE_CHAR3~q\ & (\DisplayReg[15]~79_combout\ & ((\DisplayReg[14]~74_combout\) # (\DisplayReg[13]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR3~q\,
	datab => \DisplayReg[15]~79_combout\,
	datac => \DisplayReg[14]~74_combout\,
	datad => \DisplayReg[13]~69_combout\,
	combout => \lcd_out|Selector17~4_combout\);

-- Location: LCCOMB_X76_Y43_N6
\CPU1|CU|Mem_rd~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Mem_rd~6_combout\ = (!\CPU1|CU|CurrOp.bz~q\ & (!\CPU1|CU|CurrOp.ba~q\ & !\CPU1|CU|CurrOp.bn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOp.bz~q\,
	datab => \CPU1|CU|CurrOp.ba~q\,
	datad => \CPU1|CU|CurrOp.bn~q\,
	combout => \CPU1|CU|Mem_rd~6_combout\);

-- Location: LCCOMB_X75_Y43_N6
\CPU1|CU|Selector66~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector66~2_combout\ = (\CPU1|CU|CurrOp.ret~q\) # ((\CPU1|CU|CurrOp.ld~q\) # (!\CPU1|CU|CurrState.Memory~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrOp.ret~q\,
	datac => \CPU1|CU|CurrState.Memory~q\,
	datad => \CPU1|CU|CurrOp.ld~q\,
	combout => \CPU1|CU|Selector66~2_combout\);

-- Location: LCCOMB_X80_Y41_N22
\CPU1|DPath|regF|muxA|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux2~2_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & ((\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|R1|data\(13)))) # (!\CPU1|CU|Selector81~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(13),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|R1|data\(13),
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux2~2_combout\);

-- Location: LCCOMB_X80_Y41_N12
\CPU1|DPath|regF|muxA|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux2~3_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux2~2_combout\ & (\CPU1|DPath|regF|R3|data\(13))) # (!\CPU1|DPath|regF|muxA|Mux2~2_combout\ & ((\CPU1|DPath|regF|R2|data\(13)))))) # 
-- (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|muxA|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(13),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux2~2_combout\,
	datad => \CPU1|DPath|regF|R2|data\(13),
	combout => \CPU1|DPath|regF|muxA|Mux2~3_combout\);

-- Location: LCCOMB_X83_Y41_N24
\CPU1|DPath|regF|muxA|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux3~2_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|CU|Selector80~2_combout\) # ((\CPU1|DPath|regF|R1|data\(12))))) # (!\CPU1|CU|Selector81~1_combout\ & (!\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|R0|data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector81~1_combout\,
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|R1|data\(12),
	datad => \CPU1|DPath|regF|R0|data\(12),
	combout => \CPU1|DPath|regF|muxA|Mux3~2_combout\);

-- Location: LCCOMB_X83_Y41_N30
\CPU1|DPath|regF|muxA|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux3~3_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux3~2_combout\ & (\CPU1|DPath|regF|R3|data\(12))) # (!\CPU1|DPath|regF|muxA|Mux3~2_combout\ & ((\CPU1|DPath|regF|R2|data\(12)))))) # 
-- (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|muxA|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector80~2_combout\,
	datab => \CPU1|DPath|regF|R3|data\(12),
	datac => \CPU1|DPath|regF|R2|data\(12),
	datad => \CPU1|DPath|regF|muxA|Mux3~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux3~3_combout\);

-- Location: LCCOMB_X77_Y43_N2
\CPU1|address[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[12]~3_combout\ = (\CPU1|CU|WideOr3~combout\ & (\CPU1|CU|CurrPC\(12))) # (!\CPU1|CU|WideOr3~combout\ & ((!\CPU1|CU|CurrSP\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(12),
	datac => \CPU1|CU|CurrSP\(12),
	datad => \CPU1|CU|WideOr3~combout\,
	combout => \CPU1|address[12]~3_combout\);

-- Location: FF_X77_Y43_N29
\CPU1|CU|CurrPC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector0~7_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(15));

-- Location: LCCOMB_X75_Y42_N28
\CPU1|address[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[15]~4_combout\ = (\CPU1|CU|Mux16~1_combout\ & ((\CPU1|CU|WideOr3~combout\ & (\CPU1|CU|CurrPC\(15))) # (!\CPU1|CU|WideOr3~combout\ & ((\CPU1|CU|CurrSP\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mux16~1_combout\,
	datab => \CPU1|CU|CurrPC\(15),
	datac => \CPU1|CU|WideOr3~combout\,
	datad => \CPU1|CU|CurrSP\(15),
	combout => \CPU1|address[15]~4_combout\);

-- Location: LCCOMB_X82_Y43_N26
\CPU1|DPath|MB|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector13~4_combout\ = (\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R6|data\(2))) # (!\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R4|data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|regF|R6|data\(2),
	datac => \CPU1|DPath|regF|R4|data\(2),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|MB|Selector13~4_combout\);

-- Location: LCCOMB_X82_Y42_N16
\CPU1|DPath|ALU1|subt|add2|two|vOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|two|vOut~1_combout\ = (\CPU1|CU|CurrIR\(1) & \CPU1|DPath|MB|Selector14~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrIR\(1),
	datac => \CPU1|DPath|MB|Selector14~5_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|two|vOut~1_combout\);

-- Location: LCCOMB_X81_Y38_N30
\CPU1|DPath|ALU1|subt|add2|five|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|five|y~combout\ = \CPU1|DPath|ALU1|subt|add2|four|vOut~0_combout\ $ (\CPU1|DPath|regF|muxA|Mux11~4_combout\ $ (\CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\ $ (\CPU1|DPath|MB|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add2|four|vOut~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux11~4_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\,
	datad => \CPU1|DPath|MB|Selector11~1_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|five|y~combout\);

-- Location: LCCOMB_X79_Y41_N0
\CPU1|CU|Selector78~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector78~1_combout\ = (\CPU1|CU|Selector78~0_combout\ & \CPU1|CU|CurrIR\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Selector78~0_combout\,
	datad => \CPU1|CU|CurrIR\(7),
	combout => \CPU1|CU|Selector78~1_combout\);

-- Location: LCCOMB_X83_Y39_N20
\CPU1|DPath|regF|muxA|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux10~2_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & ((\CPU1|CU|Selector81~1_combout\ & (\CPU1|DPath|regF|R1|data\(5))) # (!\CPU1|CU|Selector81~1_combout\ & 
-- ((\CPU1|DPath|regF|R0|data\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R1|data\(5),
	datab => \CPU1|DPath|regF|R0|data\(5),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux10~2_combout\);

-- Location: LCCOMB_X83_Y39_N22
\CPU1|DPath|regF|muxA|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux10~3_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux10~2_combout\ & (\CPU1|DPath|regF|R3|data\(5))) # (!\CPU1|DPath|regF|muxA|Mux10~2_combout\ & ((\CPU1|DPath|regF|R2|data\(5)))))) # 
-- (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|muxA|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector80~2_combout\,
	datab => \CPU1|DPath|regF|R3|data\(5),
	datac => \CPU1|DPath|regF|R2|data\(5),
	datad => \CPU1|DPath|regF|muxA|Mux10~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux10~3_combout\);

-- Location: LCCOMB_X75_Y43_N10
\CPU1|CU|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector70~0_combout\ = (!\CPU1|CU|CurrIR\(14) & (\CPU1|CU|CurrOp.ld~q\ & (!\CPU1|CU|CurrIR\(15) & \CPU1|CU|CurrState.Execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(14),
	datab => \CPU1|CU|CurrOp.ld~q\,
	datac => \CPU1|CU|CurrIR\(15),
	datad => \CPU1|CU|CurrState.Execute~q\,
	combout => \CPU1|CU|Selector70~0_combout\);

-- Location: LCCOMB_X77_Y40_N12
\CPU1|CU|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector72~0_combout\ = (\CPU1|CU|CurrIR\(13) & \CPU1|CU|Selector73~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrIR\(13),
	datad => \CPU1|CU|Selector73~0_combout\,
	combout => \CPU1|CU|Selector72~0_combout\);

-- Location: LCCOMB_X75_Y40_N12
\CPU1|CU|Selector68~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector68~1_combout\ = (\CPU1|CU|Equal0~0_combout\ & (!\CPU1|CU|Mem_rd~5_combout\ & ((\CPU1|CU|NextSP~0_combout\)))) # (!\CPU1|CU|Equal0~0_combout\ & ((\CPU1|CU|CurrOp.ld~q\) # ((!\CPU1|CU|Mem_rd~5_combout\ & \CPU1|CU|NextSP~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Equal0~0_combout\,
	datab => \CPU1|CU|Mem_rd~5_combout\,
	datac => \CPU1|CU|CurrOp.ld~q\,
	datad => \CPU1|CU|NextSP~0_combout\,
	combout => \CPU1|CU|Selector68~1_combout\);

-- Location: LCCOMB_X83_Y42_N6
\CPU1|DPath|regF|muxB|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux8~2_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|R1|data\(7)) # ((\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|R0|data\(7) & !\CPU1|CU|Selector83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector84~1_combout\,
	datab => \CPU1|DPath|regF|R1|data\(7),
	datac => \CPU1|DPath|regF|R0|data\(7),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux8~2_combout\);

-- Location: LCCOMB_X80_Y40_N14
\Data_bus[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[7]~13_combout\ = (\CPU1|CU|PCd_EN~0_combout\ & (!\CPU1|CU|CurrPC\(7) & ((\CPU1|DPath|MB|Selector8~1_combout\) # (!\CPU1|CU|st_op~3_combout\)))) # (!\CPU1|CU|PCd_EN~0_combout\ & (((\CPU1|DPath|MB|Selector8~1_combout\)) # 
-- (!\CPU1|CU|st_op~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|PCd_EN~0_combout\,
	datab => \CPU1|CU|st_op~3_combout\,
	datac => \CPU1|CU|CurrPC\(7),
	datad => \CPU1|DPath|MB|Selector8~1_combout\,
	combout => \Data_bus[7]~13_combout\);

-- Location: LCCOMB_X81_Y38_N14
\CPU1|DPath|ALU1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux0~2_combout\ = (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux15~4_combout\ & ((!\CPU1|DPath|MB|Selector15~7_combout\) # (!\CPU1|CU|Selector78~3_combout\))) # (!\CPU1|DPath|regF|muxA|Mux15~4_combout\ & 
-- ((\CPU1|DPath|MB|Selector15~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux15~4_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|MB|Selector15~7_combout\,
	combout => \CPU1|DPath|ALU1|Mux0~2_combout\);

-- Location: LCCOMB_X82_Y44_N22
\CPU1|DPath|ALU1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux0~3_combout\ = (\CPU1|CU|Selector77~0_combout\ & (((\CPU1|CU|Selector79~1_combout\)))) # (!\CPU1|CU|Selector77~0_combout\ & ((\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux15~1_combout\))) # 
-- (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux15~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux15~1_combout\,
	datac => \CPU1|CU|Selector77~0_combout\,
	datad => \CPU1|CU|Selector79~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux0~3_combout\);

-- Location: LCCOMB_X81_Y38_N0
\CPU1|DPath|ALU1|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux0~4_combout\ = (\CPU1|CU|Selector77~0_combout\ & ((\CPU1|DPath|ALU1|Mux0~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux14~1_combout\))) # (!\CPU1|DPath|ALU1|Mux0~3_combout\ & (\CPU1|DPath|regF|muxA|Mux14~3_combout\)))) # 
-- (!\CPU1|CU|Selector77~0_combout\ & (((\CPU1|DPath|ALU1|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux14~3_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux14~1_combout\,
	datad => \CPU1|DPath|ALU1|Mux0~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux0~4_combout\);

-- Location: LCCOMB_X81_Y38_N22
\CPU1|DPath|ALU1|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux0~5_combout\ = (\CPU1|CU|Selector77~0_combout\ & (\CPU1|DPath|MB|Selector15~7_combout\ $ (((!\CPU1|DPath|regF|muxA|Mux15~4_combout\ & !\CPU1|CU|Selector78~3_combout\))))) # (!\CPU1|CU|Selector77~0_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux15~4_combout\ & ((\CPU1|DPath|MB|Selector15~7_combout\) # (!\CPU1|CU|Selector78~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux15~4_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|MB|Selector15~7_combout\,
	combout => \CPU1|DPath|ALU1|Mux0~5_combout\);

-- Location: LCCOMB_X81_Y38_N20
\CPU1|DPath|ALU1|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux0~6_combout\ = (\CPU1|CU|Selector76~2_combout\ & (\CPU1|DPath|ALU1|Mux0~5_combout\ $ (((!\CPU1|CU|Selector78~3_combout\))))) # (!\CPU1|CU|Selector76~2_combout\ & (((\CPU1|DPath|ALU1|Mux0~4_combout\ & \CPU1|CU|Selector78~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux0~5_combout\,
	datab => \CPU1|DPath|ALU1|Mux0~4_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|CU|Selector76~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux0~6_combout\);

-- Location: LCCOMB_X84_Y42_N4
\CPU1|DPath|ALU1|subt|add2|two|y~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|two|y~0_combout\ = \CPU1|DPath|regF|muxA|Mux14~4_combout\ $ (\CPU1|DPath|MB|Selector14~4_combout\ $ (((\CPU1|DPath|MB|Selector15~7_combout\ & \CPU1|DPath|regF|muxA|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux14~4_combout\,
	datab => \CPU1|DPath|MB|Selector15~7_combout\,
	datac => \CPU1|DPath|MB|Selector14~4_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux15~4_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|two|y~0_combout\);

-- Location: LCCOMB_X84_Y42_N12
\CPU1|DPath|ALU1|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux1~4_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux3~2_combout\) # ((\CPU1|DPath|regF|muxA|Mux15~4_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (!\CPU1|DPath|ALU1|Mux3~2_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux14~4_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux15~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux1~4_combout\);

-- Location: LCCOMB_X84_Y44_N22
\CPU1|DPath|ALU1|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux3~5_combout\ = (\CPU1|DPath|MB|Selector13~7_combout\ & ((\CPU1|DPath|ALU1|addr|two|vOut~0_combout\) # (\CPU1|DPath|regF|muxA|Mux13~4_combout\))) # (!\CPU1|DPath|MB|Selector13~7_combout\ & (\CPU1|DPath|ALU1|addr|two|vOut~0_combout\ & 
-- \CPU1|DPath|regF|muxA|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|MB|Selector13~7_combout\,
	datac => \CPU1|DPath|ALU1|addr|two|vOut~0_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux13~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux3~5_combout\);

-- Location: LCCOMB_X84_Y44_N24
\CPU1|DPath|ALU1|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux3~6_combout\ = \CPU1|DPath|MB|Selector12~1_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|ALU1|Mux3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector12~1_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|ALU1|Mux3~5_combout\,
	combout => \CPU1|DPath|ALU1|Mux3~6_combout\);

-- Location: LCCOMB_X84_Y44_N14
\CPU1|DPath|ALU1|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux3~7_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux3~6_combout\ & ((\CPU1|DPath|regF|muxA|Mux12~4_combout\) # (\CPU1|CU|Selector77~0_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux12~4_combout\ $ (((\CPU1|DPath|ALU1|Mux3~6_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux12~4_combout\,
	datac => \CPU1|CU|Selector77~0_combout\,
	datad => \CPU1|DPath|ALU1|Mux3~6_combout\,
	combout => \CPU1|DPath|ALU1|Mux3~7_combout\);

-- Location: LCCOMB_X84_Y44_N20
\CPU1|DPath|ALU1|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux3~8_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & (((\CPU1|DPath|ALU1|Mux3~3_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux3~3_combout\ & (\CPU1|DPath|regF|muxA|Mux13~4_combout\)) # 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux12~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux13~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux12~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux3~8_combout\);

-- Location: LCCOMB_X84_Y44_N26
\CPU1|DPath|ALU1|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux3~9_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux3~8_combout\ & (\CPU1|DPath|regF|muxA|Mux11~4_combout\)) # (!\CPU1|DPath|ALU1|Mux3~8_combout\ & ((\CPU1|DPath|ALU1|Mux3~7_combout\))))) # 
-- (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (((\CPU1|DPath|ALU1|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux11~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux3~7_combout\,
	datad => \CPU1|DPath|ALU1|Mux3~8_combout\,
	combout => \CPU1|DPath|ALU1|Mux3~9_combout\);

-- Location: LCCOMB_X72_Y40_N0
\RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\RAM1|altsyncram_component|auto_generated|ram_block1a24~portadataout\)))) # (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout\);

-- Location: LCCOMB_X72_Y40_N2
\RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout\ & 
-- (\RAM1|altsyncram_component|auto_generated|ram_block1a56~portadataout\)) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout\ & ((\RAM1|altsyncram_component|auto_generated|ram_block1a40~portadataout\))))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \RAM1|altsyncram_component|auto_generated|ram_block1a56~portadataout\,
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~16_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout\);

-- Location: LCCOMB_X82_Y43_N16
\CPU1|DPath|regF|muxB|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux7~0_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R6|data\(8)) # ((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|R4|data\(8) & !\CPU1|CU|Selector84~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector83~1_combout\,
	datab => \CPU1|DPath|regF|R6|data\(8),
	datac => \CPU1|DPath|regF|R4|data\(8),
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux7~0_combout\);

-- Location: LCCOMB_X82_Y43_N10
\CPU1|DPath|regF|muxB|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux7~1_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux7~0_combout\ & (\CPU1|DPath|regF|R7|data\(8))) # (!\CPU1|DPath|regF|muxB|Mux7~0_combout\ & ((\CPU1|DPath|regF|R5|data\(8)))))) # 
-- (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector84~1_combout\,
	datab => \CPU1|DPath|regF|R7|data\(8),
	datac => \CPU1|DPath|regF|R5|data\(8),
	datad => \CPU1|DPath|regF|muxB|Mux7~0_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux7~1_combout\);

-- Location: LCCOMB_X83_Y43_N22
\CPU1|DPath|regF|muxB|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux7~2_combout\ = (\CPU1|CU|Selector84~1_combout\ & (((\CPU1|CU|Selector83~1_combout\) # (\CPU1|DPath|regF|R1|data\(8))))) # (!\CPU1|CU|Selector84~1_combout\ & (\CPU1|DPath|regF|R0|data\(8) & (!\CPU1|CU|Selector83~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(8),
	datab => \CPU1|CU|Selector84~1_combout\,
	datac => \CPU1|CU|Selector83~1_combout\,
	datad => \CPU1|DPath|regF|R1|data\(8),
	combout => \CPU1|DPath|regF|muxB|Mux7~2_combout\);

-- Location: LCCOMB_X83_Y43_N4
\CPU1|DPath|regF|muxB|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux7~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux7~2_combout\ & ((\CPU1|DPath|regF|R3|data\(8)))) # (!\CPU1|DPath|regF|muxB|Mux7~2_combout\ & (\CPU1|DPath|regF|R2|data\(8))))) # 
-- (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector83~1_combout\,
	datab => \CPU1|DPath|regF|R2|data\(8),
	datac => \CPU1|DPath|regF|muxB|Mux7~2_combout\,
	datad => \CPU1|DPath|regF|R3|data\(8),
	combout => \CPU1|DPath|regF|muxB|Mux7~3_combout\);

-- Location: LCCOMB_X82_Y42_N26
\CPU1|DPath|MB|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector7~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux7~1_combout\))) # (!\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxB|Mux7~3_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|CU|Selector82~0_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux7~1_combout\,
	combout => \CPU1|DPath|MB|Selector7~0_combout\);

-- Location: LCCOMB_X82_Y44_N26
\CPU1|DPath|regF|muxA|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux6~2_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|R1|data\(9)) # ((\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|R0|data\(9) & !\CPU1|CU|Selector80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R1|data\(9),
	datab => \CPU1|CU|Selector81~1_combout\,
	datac => \CPU1|DPath|regF|R0|data\(9),
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux6~2_combout\);

-- Location: LCCOMB_X84_Y44_N12
\CPU1|DPath|regF|muxB|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux6~0_combout\ = (\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|R6|data\(9)) # (\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R4|data\(9) & ((!\CPU1|CU|Selector84~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(9),
	datab => \CPU1|DPath|regF|R6|data\(9),
	datac => \CPU1|CU|Selector83~1_combout\,
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux6~0_combout\);

-- Location: LCCOMB_X84_Y44_N10
\CPU1|DPath|regF|muxB|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux6~1_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux6~0_combout\ & ((\CPU1|DPath|regF|R7|data\(9)))) # (!\CPU1|DPath|regF|muxB|Mux6~0_combout\ & (\CPU1|DPath|regF|R5|data\(9))))) # 
-- (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector84~1_combout\,
	datab => \CPU1|DPath|regF|R5|data\(9),
	datac => \CPU1|DPath|regF|R7|data\(9),
	datad => \CPU1|DPath|regF|muxB|Mux6~0_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux6~1_combout\);

-- Location: LCCOMB_X82_Y44_N4
\CPU1|DPath|regF|muxB|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux6~2_combout\ = (\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|R1|data\(9)) # (\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & (\CPU1|DPath|regF|R0|data\(9) & ((!\CPU1|CU|Selector83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(9),
	datab => \CPU1|DPath|regF|R1|data\(9),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux6~2_combout\);

-- Location: LCCOMB_X83_Y40_N20
\CPU1|DPath|regF|muxB|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux6~3_combout\ = (\CPU1|DPath|regF|muxB|Mux6~2_combout\ & (((\CPU1|DPath|regF|R3|data\(9)) # (!\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|DPath|regF|muxB|Mux6~2_combout\ & (\CPU1|DPath|regF|R2|data\(9) & 
-- ((\CPU1|CU|Selector83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(9),
	datab => \CPU1|DPath|regF|R3|data\(9),
	datac => \CPU1|DPath|regF|muxB|Mux6~2_combout\,
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux6~3_combout\);

-- Location: LCCOMB_X83_Y40_N10
\CPU1|DPath|MB|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector6~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux6~1_combout\)) # (!\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux6~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector82~0_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|DPath|regF|muxB|Mux6~1_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux6~3_combout\,
	combout => \CPU1|DPath|MB|Selector6~0_combout\);

-- Location: LCCOMB_X79_Y40_N8
\CPU1|DPath|regF|muxA|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux5~0_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|R6|data\(10)) # (\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & (\CPU1|DPath|regF|R4|data\(10) & ((!\CPU1|CU|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(10),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|R6|data\(10),
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux5~0_combout\);

-- Location: LCCOMB_X79_Y43_N26
\CPU1|DPath|regF|muxA|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux5~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux5~0_combout\ & (\CPU1|DPath|regF|R7|data\(10))) # (!\CPU1|DPath|regF|muxA|Mux5~0_combout\ & ((\CPU1|DPath|regF|R5|data\(10)))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R7|data\(10),
	datab => \CPU1|CU|Selector81~1_combout\,
	datac => \CPU1|DPath|regF|R5|data\(10),
	datad => \CPU1|DPath|regF|muxA|Mux5~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux5~1_combout\);

-- Location: LCCOMB_X79_Y44_N4
\CPU1|DPath|regF|muxB|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux5~0_combout\ = (\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|R6|data\(10)) # (\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R4|data\(10) & ((!\CPU1|CU|Selector84~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(10),
	datab => \CPU1|DPath|regF|R6|data\(10),
	datac => \CPU1|CU|Selector83~1_combout\,
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux5~0_combout\);

-- Location: LCCOMB_X81_Y41_N8
\CPU1|DPath|regF|muxB|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux5~2_combout\ = (\CPU1|CU|Selector83~1_combout\ & (((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & ((\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|R1|data\(10)))) # (!\CPU1|CU|Selector84~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(10),
	datab => \CPU1|DPath|regF|R1|data\(10),
	datac => \CPU1|CU|Selector83~1_combout\,
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux5~2_combout\);

-- Location: LCCOMB_X81_Y41_N22
\CPU1|DPath|regF|muxB|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux5~3_combout\ = (\CPU1|DPath|regF|muxB|Mux5~2_combout\ & ((\CPU1|DPath|regF|R3|data\(10)) # ((!\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|DPath|regF|muxB|Mux5~2_combout\ & (((\CPU1|DPath|regF|R2|data\(10) & 
-- \CPU1|CU|Selector83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(10),
	datab => \CPU1|DPath|regF|R2|data\(10),
	datac => \CPU1|DPath|regF|muxB|Mux5~2_combout\,
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux5~3_combout\);

-- Location: LCCOMB_X79_Y44_N28
\CPU1|DPath|regF|muxA|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux4~0_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & ((\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|R6|data\(11)))) # (!\CPU1|CU|Selector80~2_combout\ & 
-- (\CPU1|DPath|regF|R4|data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(11),
	datab => \CPU1|DPath|regF|R6|data\(11),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux4~0_combout\);

-- Location: LCCOMB_X82_Y41_N2
\CPU1|DPath|regF|muxA|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux4~2_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & ((\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|R1|data\(11)))) # (!\CPU1|CU|Selector81~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(11),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|R1|data\(11),
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux4~2_combout\);

-- Location: LCCOMB_X82_Y41_N6
\CPU1|DPath|regF|muxA|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux4~3_combout\ = (\CPU1|DPath|regF|muxA|Mux4~2_combout\ & ((\CPU1|DPath|regF|R3|data\(11)) # ((!\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|DPath|regF|muxA|Mux4~2_combout\ & (((\CPU1|DPath|regF|R2|data\(11) & 
-- \CPU1|CU|Selector80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(11),
	datab => \CPU1|DPath|regF|muxA|Mux4~2_combout\,
	datac => \CPU1|DPath|regF|R2|data\(11),
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux4~3_combout\);

-- Location: LCCOMB_X79_Y43_N30
\CPU1|DPath|regF|muxB|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux4~0_combout\ = (\CPU1|CU|Selector84~1_combout\ & (((\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & ((\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R6|data\(11))) # (!\CPU1|CU|Selector83~1_combout\ & 
-- ((\CPU1|DPath|regF|R4|data\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(11),
	datab => \CPU1|CU|Selector84~1_combout\,
	datac => \CPU1|DPath|regF|R4|data\(11),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux4~0_combout\);

-- Location: LCCOMB_X84_Y43_N4
\CPU1|DPath|MB|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector4~1_combout\ = (\CPU1|CU|Selector76~0_combout\ & ((\CPU1|CU|CurrIR\(10) & ((\CPU1|CU|CurrIR\(3)))) # (!\CPU1|CU|CurrIR\(10) & (\CPU1|CU|CurrIR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(7),
	datab => \CPU1|CU|CurrIR\(10),
	datac => \CPU1|CU|CurrIR\(3),
	datad => \CPU1|CU|Selector76~0_combout\,
	combout => \CPU1|DPath|MB|Selector4~1_combout\);

-- Location: LCCOMB_X80_Y43_N26
\CPU1|DPath|regF|muxB|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux3~2_combout\ = (\CPU1|CU|Selector83~1_combout\ & (((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & ((\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|R1|data\(12)))) # (!\CPU1|CU|Selector84~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector83~1_combout\,
	datab => \CPU1|DPath|regF|R0|data\(12),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|DPath|regF|R1|data\(12),
	combout => \CPU1|DPath|regF|muxB|Mux3~2_combout\);

-- Location: LCCOMB_X84_Y43_N10
\CPU1|DPath|MB|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector3~1_combout\ = (\CPU1|CU|Selector76~0_combout\ & ((\CPU1|CU|CurrIR\(10) & (\CPU1|CU|CurrIR\(4))) # (!\CPU1|CU|CurrIR\(10) & ((\CPU1|CU|CurrIR\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(4),
	datab => \CPU1|CU|CurrIR\(10),
	datac => \CPU1|CU|CurrIR\(7),
	datad => \CPU1|CU|Selector76~0_combout\,
	combout => \CPU1|DPath|MB|Selector3~1_combout\);

-- Location: LCCOMB_X84_Y43_N18
\CPU1|DPath|MB|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector2~1_combout\ = (\CPU1|CU|Selector76~0_combout\ & ((\CPU1|CU|CurrIR\(10) & (\CPU1|CU|CurrIR\(5))) # (!\CPU1|CU|CurrIR\(10) & ((\CPU1|CU|CurrIR\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(5),
	datab => \CPU1|CU|CurrIR\(10),
	datac => \CPU1|CU|CurrIR\(7),
	datad => \CPU1|CU|Selector76~0_combout\,
	combout => \CPU1|DPath|MB|Selector2~1_combout\);

-- Location: LCCOMB_X82_Y43_N24
\CPU1|DPath|regF|muxB|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux1~0_combout\ = (\CPU1|CU|Selector84~1_combout\ & (((\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & ((\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R6|data\(14))) # (!\CPU1|CU|Selector83~1_combout\ & 
-- ((\CPU1|DPath|regF|R4|data\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector84~1_combout\,
	datab => \CPU1|DPath|regF|R6|data\(14),
	datac => \CPU1|DPath|regF|R4|data\(14),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux1~0_combout\);

-- Location: LCCOMB_X83_Y43_N26
\CPU1|DPath|regF|muxB|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux1~1_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux1~0_combout\ & ((\CPU1|DPath|regF|R7|data\(14)))) # (!\CPU1|DPath|regF|muxB|Mux1~0_combout\ & (\CPU1|DPath|regF|R5|data\(14))))) # 
-- (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(14),
	datab => \CPU1|CU|Selector84~1_combout\,
	datac => \CPU1|DPath|regF|muxB|Mux1~0_combout\,
	datad => \CPU1|DPath|regF|R7|data\(14),
	combout => \CPU1|DPath|regF|muxB|Mux1~1_combout\);

-- Location: LCCOMB_X84_Y43_N20
\CPU1|DPath|MB|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector1~1_combout\ = (\CPU1|CU|Selector76~0_combout\ & ((\CPU1|CU|CurrIR\(10) & ((\CPU1|CU|CurrIR\(6)))) # (!\CPU1|CU|CurrIR\(10) & (\CPU1|CU|CurrIR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(7),
	datab => \CPU1|CU|CurrIR\(10),
	datac => \CPU1|CU|CurrIR\(6),
	datad => \CPU1|CU|Selector76~0_combout\,
	combout => \CPU1|DPath|MB|Selector1~1_combout\);

-- Location: LCCOMB_X79_Y41_N26
\CPU1|DPath|regF|muxB|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux0~0_combout\ = (\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|R6|data\(15)) # (\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R4|data\(15) & ((!\CPU1|CU|Selector84~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector83~1_combout\,
	datab => \CPU1|DPath|regF|R4|data\(15),
	datac => \CPU1|DPath|regF|R6|data\(15),
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux0~0_combout\);

-- Location: LCCOMB_X77_Y42_N18
\CPU1|DPath|MD|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector0~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (((\Data_bus[15]~50_combout\)))) # (!\CPU1|CU|Selector70~1_combout\ & (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datac => \CPU1|CU|Selector70~1_combout\,
	datad => \Data_bus[15]~50_combout\,
	combout => \CPU1|DPath|MD|Selector0~0_combout\);

-- Location: FF_X80_Y39_N19
\lcd_out|next_command.DISPLAY_ON\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector3~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.DISPLAY_ON~q\);

-- Location: LCCOMB_X77_Y39_N6
\lcd_out|state~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~45_combout\ = (\lcd_out|state.HOLD~q\ & \lcd_out|next_command.DISPLAY_ON~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|next_command.DISPLAY_ON~q\,
	combout => \lcd_out|state~45_combout\);

-- Location: FF_X76_Y39_N23
\lcd_out|next_command.FUNC_SET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector2~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.FUNC_SET~q\);

-- Location: LCCOMB_X76_Y39_N26
\lcd_out|state~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~47_combout\ = (\lcd_out|next_command.FUNC_SET~q\ & \lcd_out|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_out|next_command.FUNC_SET~q\,
	datad => \lcd_out|state.HOLD~q\,
	combout => \lcd_out|state~47_combout\);

-- Location: LCCOMB_X75_Y42_N22
\CPU1|address[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[1]~7_combout\ = (\CPU1|CU|WideOr3~combout\ & ((\CPU1|CU|CurrPC\(1)))) # (!\CPU1|CU|WideOr3~combout\ & (!\CPU1|CU|CurrSP\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|WideOr3~combout\,
	datac => \CPU1|CU|CurrSP\(1),
	datad => \CPU1|CU|CurrPC\(1),
	combout => \CPU1|address[1]~7_combout\);

-- Location: LCCOMB_X75_Y42_N6
\CPU1|address[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[5]~15_combout\ = (\CPU1|CU|WideOr3~combout\ & (\CPU1|CU|CurrPC\(5))) # (!\CPU1|CU|WideOr3~combout\ & ((!\CPU1|CU|CurrSP\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(5),
	datac => \CPU1|CU|WideOr3~combout\,
	datad => \CPU1|CU|CurrSP\(5),
	combout => \CPU1|address[5]~15_combout\);

-- Location: LCCOMB_X74_Y44_N12
\CPU1|address[10]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[10]~25_combout\ = (\CPU1|CU|WideOr3~combout\ & ((\CPU1|CU|CurrPC\(10)))) # (!\CPU1|CU|WideOr3~combout\ & (!\CPU1|CU|CurrSP\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|WideOr3~combout\,
	datab => \CPU1|CU|CurrSP\(10),
	datad => \CPU1|CU|CurrPC\(10),
	combout => \CPU1|address[10]~25_combout\);

-- Location: LCCOMB_X74_Y42_N12
\CPU1|address[11]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[11]~27_combout\ = (\CPU1|CU|WideOr3~combout\ & ((\CPU1|CU|CurrPC\(11)))) # (!\CPU1|CU|WideOr3~combout\ & (!\CPU1|CU|CurrSP\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(11),
	datab => \CPU1|CU|WideOr3~combout\,
	datad => \CPU1|CU|CurrPC\(11),
	combout => \CPU1|address[11]~27_combout\);

-- Location: FF_X75_Y43_N13
\CPU1|CU|CurrOp.call\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|CU|CurrIR\(15),
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|CU|CurrState.Decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOp.call~q\);

-- Location: LCCOMB_X75_Y43_N12
\CPU1|CU|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector67~0_combout\ = (\CPU1|CU|PCd_EN~0_combout\) # ((\CPU1|CU|CurrState.Memory~q\ & ((\CPU1|CU|CurrOp.st~q\) # (\CPU1|CU|CurrOp.call~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Memory~q\,
	datab => \CPU1|CU|CurrOp.st~q\,
	datac => \CPU1|CU|CurrOp.call~q\,
	datad => \CPU1|CU|PCd_EN~0_combout\,
	combout => \CPU1|CU|Selector67~0_combout\);

-- Location: LCCOMB_X75_Y43_N26
\CPU1|CU|Selector67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector67~1_combout\ = (\CPU1|CU|Selector67~0_combout\) # ((\CPU1|CU|CurrOp.st~q\ & (!\CPU1|CU|Equal0~0_combout\ & \CPU1|CU|CurrState.Execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector67~0_combout\,
	datab => \CPU1|CU|CurrOp.st~q\,
	datac => \CPU1|CU|Equal0~0_combout\,
	datad => \CPU1|CU|CurrState.Execute~q\,
	combout => \CPU1|CU|Selector67~1_combout\);

-- Location: LCCOMB_X77_Y38_N30
\RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2) = (!\CPU1|address[13]~2_combout\ & (\CPU1|CU|Selector67~1_combout\ & \CPU1|address[14]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|address[13]~2_combout\,
	datac => \CPU1|CU|Selector67~1_combout\,
	datad => \CPU1|address[14]~29_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2));

-- Location: LCCOMB_X77_Y38_N12
\RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2) = (\CPU1|address[13]~2_combout\ & (\CPU1|CU|Selector67~1_combout\ & !\CPU1|address[14]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|address[13]~2_combout\,
	datac => \CPU1|CU|Selector67~1_combout\,
	datad => \CPU1|address[14]~29_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2));

-- Location: LCCOMB_X77_Y38_N22
\RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2) = (!\CPU1|address[13]~2_combout\ & (\CPU1|CU|Selector67~1_combout\ & !\CPU1|address[14]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|address[13]~2_combout\,
	datac => \CPU1|CU|Selector67~1_combout\,
	datad => \CPU1|address[14]~29_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2));

-- Location: LCCOMB_X77_Y38_N4
\RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2) = (\CPU1|address[13]~2_combout\ & (\CPU1|CU|Selector67~1_combout\ & \CPU1|address[14]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|address[13]~2_combout\,
	datac => \CPU1|CU|Selector67~1_combout\,
	datad => \CPU1|address[14]~29_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2));

-- Location: FF_X77_Y43_N7
\CPU1|CU|CurrStatus[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector64~1_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrStatus\(1));

-- Location: LCCOMB_X77_Y43_N10
\CPU1|CU|CurrPC[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrPC[14]~6_combout\ = (\CPU1|CU|CurrOp.jmp~q\ & (\CPU1|CU|CurrState.Execute~q\ & (!\CPU1|CU|CurrState.Memory~q\ & \CPU1|CU|CurrPC[14]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOp.jmp~q\,
	datab => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|CU|CurrState.Memory~q\,
	datad => \CPU1|CU|CurrPC[14]~3_combout\,
	combout => \CPU1|CU|CurrPC[14]~6_combout\);

-- Location: FF_X75_Y42_N17
\CPU1|CU|CurrOffset[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector53~1_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOffset\(10));

-- Location: FF_X75_Y42_N27
\CPU1|CU|CurrOffset[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector56~4_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOffset\(7));

-- Location: FF_X76_Y42_N27
\CPU1|CU|CurrOffset[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector59~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOffset\(4));

-- Location: FF_X76_Y42_N9
\CPU1|CU|CurrOffset[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector60~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOffset\(3));

-- Location: FF_X76_Y42_N31
\CPU1|CU|CurrOffset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector61~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOffset\(2));

-- Location: FF_X76_Y42_N21
\CPU1|CU|CurrOffset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector62~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOffset\(1));

-- Location: LCCOMB_X77_Y43_N26
\CPU1|CU|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector0~1_combout\ = (\CPU1|CU|CurrState.Decode~q\) # ((\CPU1|CU|CurrState.WriteBack~q\) # ((!\CPU1|CU|CurrOp.ret~q\ & \CPU1|CU|CurrState.Memory~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Decode~q\,
	datab => \CPU1|CU|CurrOp.ret~q\,
	datac => \CPU1|CU|CurrState.Memory~q\,
	datad => \CPU1|CU|CurrState.WriteBack~q\,
	combout => \CPU1|CU|Selector0~1_combout\);

-- Location: LCCOMB_X76_Y43_N24
\CPU1|CU|NextPC~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextPC~2_combout\ = (\CPU1|CU|CurrOp.bn~q\ & (!\CPU1|CU|CurrStatus\(1))) # (!\CPU1|CU|CurrOp.bn~q\ & (((!\CPU1|CU|CurrOp.bz~q\) # (!\CPU1|CU|CurrStatus\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrStatus\(1),
	datab => \CPU1|CU|CurrOp.bn~q\,
	datac => \CPU1|CU|CurrStatus\(0),
	datad => \CPU1|CU|CurrOp.bz~q\,
	combout => \CPU1|CU|NextPC~2_combout\);

-- Location: LCCOMB_X76_Y43_N26
\CPU1|CU|NextPC~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextPC~3_combout\ = (\CPU1|CU|CurrOp.ret~q\) # ((\CPU1|CU|CurrOp.addi~q\) # ((\CPU1|CU|NextPC~2_combout\ & !\CPU1|CU|CurrOp.ba~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOp.ret~q\,
	datab => \CPU1|CU|NextPC~2_combout\,
	datac => \CPU1|CU|CurrOp.addi~q\,
	datad => \CPU1|CU|CurrOp.ba~q\,
	combout => \CPU1|CU|NextPC~3_combout\);

-- Location: LCCOMB_X75_Y43_N14
\CPU1|CU|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector0~2_combout\ = (\CPU1|CU|CurrOp.jmp~q\ & (\CPU1|CU|NextSP~0_combout\ & ((\CPU1|CU|NextPC~3_combout\)))) # (!\CPU1|CU|CurrOp.jmp~q\ & (((\CPU1|CU|NextSP~0_combout\ & \CPU1|CU|NextPC~3_combout\)) # (!\CPU1|CU|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOp.jmp~q\,
	datab => \CPU1|CU|NextSP~0_combout\,
	datac => \CPU1|CU|Equal0~0_combout\,
	datad => \CPU1|CU|NextPC~3_combout\,
	combout => \CPU1|CU|Selector0~2_combout\);

-- Location: LCCOMB_X76_Y43_N4
\CPU1|CU|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector0~3_combout\ = (\CPU1|CU|CurrPC\(15) & ((\CPU1|CU|Selector0~1_combout\) # ((\CPU1|CU|CurrState.Execute~q\ & \CPU1|CU|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(15),
	datab => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|CU|Selector0~2_combout\,
	datad => \CPU1|CU|Selector0~1_combout\,
	combout => \CPU1|CU|Selector0~3_combout\);

-- Location: LCCOMB_X76_Y43_N30
\CPU1|CU|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector0~4_combout\ = (\CPU1|CU|NextSP~0_combout\ & (!\CPU1|CU|NextPC~3_combout\ & (\CPU1|CU|Add3~30_combout\ & \CPU1|CU|CurrState.Execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|NextSP~0_combout\,
	datab => \CPU1|CU|NextPC~3_combout\,
	datac => \CPU1|CU|Add3~30_combout\,
	datad => \CPU1|CU|CurrState.Execute~q\,
	combout => \CPU1|CU|Selector0~4_combout\);

-- Location: LCCOMB_X76_Y43_N0
\CPU1|CU|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector0~5_combout\ = (\CPU1|CU|Selector0~4_combout\) # ((\CPU1|CU|Selector0~3_combout\) # ((\CPU1|CU|Add0~30_combout\ & \CPU1|CU|CurrState.Fetch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector0~4_combout\,
	datab => \CPU1|CU|Add0~30_combout\,
	datac => \CPU1|CU|Selector0~3_combout\,
	datad => \CPU1|CU|CurrState.Fetch~q\,
	combout => \CPU1|CU|Selector0~5_combout\);

-- Location: LCCOMB_X76_Y43_N10
\CPU1|CU|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector0~6_combout\ = (!\CPU1|CU|CurrIR\(15) & (\CPU1|CU|CurrOp.jmp~q\ & (!\CPU1|CU|CurrIR\(14) & \CPU1|CU|CurrState.Execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(15),
	datab => \CPU1|CU|CurrOp.jmp~q\,
	datac => \CPU1|CU|CurrIR\(14),
	datad => \CPU1|CU|CurrState.Execute~q\,
	combout => \CPU1|CU|Selector0~6_combout\);

-- Location: LCCOMB_X77_Y43_N28
\CPU1|CU|Selector0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector0~7_combout\ = (\CPU1|CU|Selector0~5_combout\) # ((\Data_bus[15]~50_combout\ & ((\CPU1|CU|Selector0~6_combout\) # (\CPU1|CU|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector0~6_combout\,
	datab => \CPU1|CU|Selector0~0_combout\,
	datac => \CPU1|CU|Selector0~5_combout\,
	datad => \Data_bus[15]~50_combout\,
	combout => \CPU1|CU|Selector0~7_combout\);

-- Location: LCCOMB_X73_Y41_N20
\CPU1|CU|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~35_combout\ = (\CPU1|CU|Add1~33_combout\ & \CPU1|CU|CurrState.Decode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|Add1~33_combout\,
	datad => \CPU1|CU|CurrState.Decode~q\,
	combout => \CPU1|CU|Add1~35_combout\);

-- Location: LCCOMB_X76_Y42_N28
\CPU1|CU|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector12~0_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & (((\CPU1|CU|CurrPC[14]~4_combout\)))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & ((\CPU1|CU|CurrPC[14]~4_combout\ & (\CPU1|CU|Add0~6_combout\)) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- ((\CPU1|CU|CurrPC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Add0~6_combout\,
	datab => \CPU1|CU|CurrPC[14]~7_combout\,
	datac => \CPU1|CU|CurrPC[14]~4_combout\,
	datad => \CPU1|CU|CurrPC\(3),
	combout => \CPU1|CU|Selector12~0_combout\);

-- Location: LCCOMB_X76_Y42_N10
\CPU1|CU|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector12~1_combout\ = (\CPU1|CU|Selector12~0_combout\ & ((\CPU1|CU|Add3~6_combout\) # ((!\CPU1|CU|CurrPC[14]~7_combout\)))) # (!\CPU1|CU|Selector12~0_combout\ & (((\Data_bus[3]~26_combout\ & \CPU1|CU|CurrPC[14]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Add3~6_combout\,
	datab => \CPU1|CU|Selector12~0_combout\,
	datac => \Data_bus[3]~26_combout\,
	datad => \CPU1|CU|CurrPC[14]~7_combout\,
	combout => \CPU1|CU|Selector12~1_combout\);

-- Location: LCCOMB_X80_Y39_N18
\lcd_out|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector3~0_combout\ = (\lcd_out|state.DISPLAY_CLEAR~q\) # ((\lcd_out|next_command.DISPLAY_ON~q\ & ((\lcd_out|state.HOLD~q\) # (\lcd_out|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.DISPLAY_CLEAR~q\,
	datab => \lcd_out|state.HOLD~q\,
	datac => \lcd_out|next_command.DISPLAY_ON~q\,
	datad => \lcd_out|state.TOGGLE_E~q\,
	combout => \lcd_out|Selector3~0_combout\);

-- Location: LCCOMB_X76_Y39_N22
\lcd_out|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector2~0_combout\ = (\lcd_out|state.RESET3~q\) # ((\lcd_out|next_command.FUNC_SET~q\ & ((\lcd_out|state.TOGGLE_E~q\) # (\lcd_out|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.TOGGLE_E~q\,
	datab => \lcd_out|state.HOLD~q\,
	datac => \lcd_out|next_command.FUNC_SET~q\,
	datad => \lcd_out|state.RESET3~q\,
	combout => \lcd_out|Selector2~0_combout\);

-- Location: LCCOMB_X74_Y42_N2
\CPU1|CU|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~41_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Add1~10_combout\,
	combout => \CPU1|CU|Add1~41_combout\);

-- Location: LCCOMB_X81_Y43_N6
\CPU1|CU|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector64~0_combout\ = (\CPU1|DPath|ALU1|Mux15~11_combout\) # ((\CPU1|DPath|ALU1|Mux15~2_combout\ & (\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|ALU1|subt|add2|sixteen|y~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|ALU1|Mux15~11_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|sixteen|y~combout\,
	combout => \CPU1|CU|Selector64~0_combout\);

-- Location: LCCOMB_X77_Y43_N6
\CPU1|CU|Selector64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector64~1_combout\ = (\CPU1|CU|CurrState.Execute~q\ & (((\CPU1|CU|Selector64~0_combout\)))) # (!\CPU1|CU|CurrState.Execute~q\ & (\CPU1|CU|CurrState.Reset~q\ & (\CPU1|CU|CurrStatus\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Execute~q\,
	datab => \CPU1|CU|CurrState.Reset~q\,
	datac => \CPU1|CU|CurrStatus\(1),
	datad => \CPU1|CU|Selector64~0_combout\,
	combout => \CPU1|CU|Selector64~1_combout\);

-- Location: LCCOMB_X77_Y43_N0
\CPU1|CU|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector65~0_combout\ = (\CPU1|CU|CurrState.Reset~q\ & (!\CPU1|CU|CurrState.Execute~q\ & \CPU1|CU|CurrStatus\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Reset~q\,
	datac => \CPU1|CU|CurrState.Execute~q\,
	datad => \CPU1|CU|CurrStatus\(0),
	combout => \CPU1|CU|Selector65~0_combout\);

-- Location: LCCOMB_X81_Y38_N4
\CPU1|CU|Selector65~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector65~1_combout\ = (\CPU1|CU|CurrState.Execute~q\ & (!\CPU1|DPath|ALU1|Mux0~2_combout\ & ((\CPU1|CU|Selector75~0_combout\) # (!\CPU1|DPath|ALU1|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Execute~q\,
	datab => \CPU1|CU|Selector75~0_combout\,
	datac => \CPU1|DPath|ALU1|Mux0~2_combout\,
	datad => \CPU1|DPath|ALU1|Mux0~6_combout\,
	combout => \CPU1|CU|Selector65~1_combout\);

-- Location: LCCOMB_X75_Y42_N20
\CPU1|CU|Selector56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector56~2_combout\ = (\CPU1|CU|CurrState.Execute~q\) # ((\CPU1|CU|CurrState.Memory~q\) # (\CPU1|CU|CurrState.WriteBack~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|CU|CurrState.Memory~q\,
	datad => \CPU1|CU|CurrState.WriteBack~q\,
	combout => \CPU1|CU|Selector56~2_combout\);

-- Location: LCCOMB_X75_Y42_N18
\CPU1|CU|Selector56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector56~3_combout\ = (\CPU1|CU|Selector56~2_combout\) # ((\CPU1|CU|CurrState.Decode~q\ & ((\CPU1|CU|Equal11~0_combout\) # (!\CPU1|CU|NextSP~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Equal11~0_combout\,
	datab => \CPU1|CU|NextSP~0_combout\,
	datac => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Selector56~2_combout\,
	combout => \CPU1|CU|Selector56~3_combout\);

-- Location: LCCOMB_X75_Y42_N12
\CPU1|CU|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector53~0_combout\ = (\CPU1|CU|CurrIR\(7) & \CPU1|CU|CurrState.Decode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrIR\(7),
	datac => \CPU1|CU|CurrState.Decode~q\,
	combout => \CPU1|CU|Selector53~0_combout\);

-- Location: LCCOMB_X75_Y42_N16
\CPU1|CU|Selector53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector53~1_combout\ = (\CPU1|CU|Selector53~0_combout\ & ((\CPU1|CU|NextOp~10_combout\) # ((\CPU1|CU|Selector56~3_combout\ & \CPU1|CU|CurrOffset\(10))))) # (!\CPU1|CU|Selector53~0_combout\ & (\CPU1|CU|Selector56~3_combout\ & 
-- (\CPU1|CU|CurrOffset\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector53~0_combout\,
	datab => \CPU1|CU|Selector56~3_combout\,
	datac => \CPU1|CU|CurrOffset\(10),
	datad => \CPU1|CU|NextOp~10_combout\,
	combout => \CPU1|CU|Selector53~1_combout\);

-- Location: LCCOMB_X75_Y42_N26
\CPU1|CU|Selector56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector56~4_combout\ = (\CPU1|CU|CurrIR\(7) & ((\CPU1|CU|Selector56~5_combout\) # ((\CPU1|CU|CurrOffset\(7) & \CPU1|CU|Selector56~3_combout\)))) # (!\CPU1|CU|CurrIR\(7) & (((\CPU1|CU|CurrOffset\(7) & \CPU1|CU|Selector56~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(7),
	datab => \CPU1|CU|Selector56~5_combout\,
	datac => \CPU1|CU|CurrOffset\(7),
	datad => \CPU1|CU|Selector56~3_combout\,
	combout => \CPU1|CU|Selector56~4_combout\);

-- Location: LCCOMB_X76_Y42_N26
\CPU1|CU|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector59~0_combout\ = (\CPU1|CU|Selector56~3_combout\ & ((\CPU1|CU|CurrOffset\(4)) # ((\CPU1|CU|CurrIR\(4) & \CPU1|CU|Selector56~5_combout\)))) # (!\CPU1|CU|Selector56~3_combout\ & (\CPU1|CU|CurrIR\(4) & ((\CPU1|CU|Selector56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector56~3_combout\,
	datab => \CPU1|CU|CurrIR\(4),
	datac => \CPU1|CU|CurrOffset\(4),
	datad => \CPU1|CU|Selector56~5_combout\,
	combout => \CPU1|CU|Selector59~0_combout\);

-- Location: LCCOMB_X76_Y42_N8
\CPU1|CU|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector60~0_combout\ = (\CPU1|CU|Selector56~3_combout\ & ((\CPU1|CU|CurrOffset\(3)) # ((\CPU1|CU|CurrIR\(3) & \CPU1|CU|Selector56~5_combout\)))) # (!\CPU1|CU|Selector56~3_combout\ & (\CPU1|CU|CurrIR\(3) & ((\CPU1|CU|Selector56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector56~3_combout\,
	datab => \CPU1|CU|CurrIR\(3),
	datac => \CPU1|CU|CurrOffset\(3),
	datad => \CPU1|CU|Selector56~5_combout\,
	combout => \CPU1|CU|Selector60~0_combout\);

-- Location: LCCOMB_X76_Y42_N30
\CPU1|CU|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector61~0_combout\ = (\CPU1|CU|Selector56~3_combout\ & ((\CPU1|CU|CurrOffset\(2)) # ((\CPU1|CU|CurrIR\(2) & \CPU1|CU|Selector56~5_combout\)))) # (!\CPU1|CU|Selector56~3_combout\ & (\CPU1|CU|CurrIR\(2) & ((\CPU1|CU|Selector56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector56~3_combout\,
	datab => \CPU1|CU|CurrIR\(2),
	datac => \CPU1|CU|CurrOffset\(2),
	datad => \CPU1|CU|Selector56~5_combout\,
	combout => \CPU1|CU|Selector61~0_combout\);

-- Location: LCCOMB_X76_Y42_N20
\CPU1|CU|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector62~0_combout\ = (\CPU1|CU|Selector56~3_combout\ & ((\CPU1|CU|CurrOffset\(1)) # ((\CPU1|CU|CurrIR\(1) & \CPU1|CU|Selector56~5_combout\)))) # (!\CPU1|CU|Selector56~3_combout\ & (\CPU1|CU|CurrIR\(1) & ((\CPU1|CU|Selector56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector56~3_combout\,
	datab => \CPU1|CU|CurrIR\(1),
	datac => \CPU1|CU|CurrOffset\(1),
	datad => \CPU1|CU|Selector56~5_combout\,
	combout => \CPU1|CU|Selector62~0_combout\);

-- Location: LCCOMB_X81_Y38_N10
\CPU1|DPath|ALU1|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux0~7_combout\ = (\CPU1|DPath|ALU1|Mux0~2_combout\) # ((\CPU1|DPath|ALU1|Mux0~6_combout\ & ((!\CPU1|CU|CurrIR\(10)) # (!\CPU1|CU|Selector78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~0_combout\,
	datab => \CPU1|CU|CurrIR\(10),
	datac => \CPU1|DPath|ALU1|Mux0~2_combout\,
	datad => \CPU1|DPath|ALU1|Mux0~6_combout\,
	combout => \CPU1|DPath|ALU1|Mux0~7_combout\);

-- Location: IOOBUF_X0_Y52_N16
\lcd_data[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_out|DATA_BUS_VALUE\(0),
	oe => VCC,
	devoe => ww_devoe,
	o => \lcd_data[0]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\lcd_data[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_out|DATA_BUS_VALUE\(1),
	oe => VCC,
	devoe => ww_devoe,
	o => \lcd_data[1]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\lcd_data[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_out|DATA_BUS_VALUE\(2),
	oe => VCC,
	devoe => ww_devoe,
	o => \lcd_data[2]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\lcd_data[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_out|ALT_INV_DATA_BUS_VALUE\(3),
	oe => VCC,
	devoe => ww_devoe,
	o => \lcd_data[3]~output_o\);

-- Location: IOOBUF_X0_Y54_N9
\lcd_data[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_out|ALT_INV_DATA_BUS_VALUE\(4),
	oe => VCC,
	devoe => ww_devoe,
	o => \lcd_data[4]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\lcd_data[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_out|ALT_INV_DATA_BUS_VALUE\(5),
	oe => VCC,
	devoe => ww_devoe,
	o => \lcd_data[5]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\lcd_data[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_out|DATA_BUS_VALUE\(6),
	oe => VCC,
	devoe => ww_devoe,
	o => \lcd_data[6]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\lcd_data[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_out|DATA_BUS_VALUE\(7),
	oe => VCC,
	devoe => ww_devoe,
	o => \lcd_data[7]~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\LCD_RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_out|LCD_RS~q\,
	devoe => ww_devoe,
	o => \LCD_RS~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\LCD_E~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_out|ALT_INV_LCD_E~q\,
	devoe => ww_devoe,
	o => \LCD_E~output_o\);

-- Location: IOOBUF_X0_Y58_N16
\LCD_ON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_ON~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\LCD_RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_RW~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\rstLED~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_reset~input_o\,
	devoe => ww_devoe,
	o => \rstLED~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\prgmLED~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \prgmLED~output_o\);

-- Location: LCCOMB_X74_Y40_N14
\lcd_out|CLK_COUNT_400HZ[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[1]~22_combout\ = (\lcd_out|CLK_COUNT_400HZ\(1) & (!\lcd_out|CLK_COUNT_400HZ[0]~21\)) # (!\lcd_out|CLK_COUNT_400HZ\(1) & ((\lcd_out|CLK_COUNT_400HZ[0]~21\) # (GND)))
-- \lcd_out|CLK_COUNT_400HZ[1]~23\ = CARRY((!\lcd_out|CLK_COUNT_400HZ[0]~21\) # (!\lcd_out|CLK_COUNT_400HZ\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(1),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[0]~21\,
	combout => \lcd_out|CLK_COUNT_400HZ[1]~22_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[1]~23\);

-- Location: IOIBUF_X115_Y40_N8
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: LCCOMB_X74_Y39_N0
\lcd_out|CLK_COUNT_400HZ[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[10]~41_combout\ = (\lcd_out|CLK_COUNT_400HZ\(10) & (\lcd_out|CLK_COUNT_400HZ[9]~40\ $ (GND))) # (!\lcd_out|CLK_COUNT_400HZ\(10) & (!\lcd_out|CLK_COUNT_400HZ[9]~40\ & VCC))
-- \lcd_out|CLK_COUNT_400HZ[10]~42\ = CARRY((\lcd_out|CLK_COUNT_400HZ\(10) & !\lcd_out|CLK_COUNT_400HZ[9]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(10),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[9]~40\,
	combout => \lcd_out|CLK_COUNT_400HZ[10]~41_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[10]~42\);

-- Location: LCCOMB_X74_Y39_N2
\lcd_out|CLK_COUNT_400HZ[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[11]~43_combout\ = (\lcd_out|CLK_COUNT_400HZ\(11) & (!\lcd_out|CLK_COUNT_400HZ[10]~42\)) # (!\lcd_out|CLK_COUNT_400HZ\(11) & ((\lcd_out|CLK_COUNT_400HZ[10]~42\) # (GND)))
-- \lcd_out|CLK_COUNT_400HZ[11]~44\ = CARRY((!\lcd_out|CLK_COUNT_400HZ[10]~42\) # (!\lcd_out|CLK_COUNT_400HZ\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(11),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[10]~42\,
	combout => \lcd_out|CLK_COUNT_400HZ[11]~43_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[11]~44\);

-- Location: FF_X74_Y39_N3
\lcd_out|CLK_COUNT_400HZ[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[11]~43_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(11));

-- Location: LCCOMB_X74_Y39_N4
\lcd_out|CLK_COUNT_400HZ[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[12]~45_combout\ = (\lcd_out|CLK_COUNT_400HZ\(12) & (\lcd_out|CLK_COUNT_400HZ[11]~44\ $ (GND))) # (!\lcd_out|CLK_COUNT_400HZ\(12) & (!\lcd_out|CLK_COUNT_400HZ[11]~44\ & VCC))
-- \lcd_out|CLK_COUNT_400HZ[12]~46\ = CARRY((\lcd_out|CLK_COUNT_400HZ\(12) & !\lcd_out|CLK_COUNT_400HZ[11]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(12),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[11]~44\,
	combout => \lcd_out|CLK_COUNT_400HZ[12]~45_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[12]~46\);

-- Location: FF_X74_Y39_N5
\lcd_out|CLK_COUNT_400HZ[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[12]~45_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(12));

-- Location: LCCOMB_X74_Y39_N6
\lcd_out|CLK_COUNT_400HZ[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[13]~47_combout\ = (\lcd_out|CLK_COUNT_400HZ\(13) & (!\lcd_out|CLK_COUNT_400HZ[12]~46\)) # (!\lcd_out|CLK_COUNT_400HZ\(13) & ((\lcd_out|CLK_COUNT_400HZ[12]~46\) # (GND)))
-- \lcd_out|CLK_COUNT_400HZ[13]~48\ = CARRY((!\lcd_out|CLK_COUNT_400HZ[12]~46\) # (!\lcd_out|CLK_COUNT_400HZ\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(13),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[12]~46\,
	combout => \lcd_out|CLK_COUNT_400HZ[13]~47_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[13]~48\);

-- Location: FF_X74_Y39_N7
\lcd_out|CLK_COUNT_400HZ[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[13]~47_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(13));

-- Location: LCCOMB_X74_Y39_N8
\lcd_out|CLK_COUNT_400HZ[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[14]~49_combout\ = (\lcd_out|CLK_COUNT_400HZ\(14) & (\lcd_out|CLK_COUNT_400HZ[13]~48\ $ (GND))) # (!\lcd_out|CLK_COUNT_400HZ\(14) & (!\lcd_out|CLK_COUNT_400HZ[13]~48\ & VCC))
-- \lcd_out|CLK_COUNT_400HZ[14]~50\ = CARRY((\lcd_out|CLK_COUNT_400HZ\(14) & !\lcd_out|CLK_COUNT_400HZ[13]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_COUNT_400HZ\(14),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[13]~48\,
	combout => \lcd_out|CLK_COUNT_400HZ[14]~49_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[14]~50\);

-- Location: LCCOMB_X74_Y39_N12
\lcd_out|CLK_COUNT_400HZ[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[16]~53_combout\ = (\lcd_out|CLK_COUNT_400HZ\(16) & (\lcd_out|CLK_COUNT_400HZ[15]~52\ $ (GND))) # (!\lcd_out|CLK_COUNT_400HZ\(16) & (!\lcd_out|CLK_COUNT_400HZ[15]~52\ & VCC))
-- \lcd_out|CLK_COUNT_400HZ[16]~54\ = CARRY((\lcd_out|CLK_COUNT_400HZ\(16) & !\lcd_out|CLK_COUNT_400HZ[15]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(16),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[15]~52\,
	combout => \lcd_out|CLK_COUNT_400HZ[16]~53_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[16]~54\);

-- Location: FF_X74_Y39_N13
\lcd_out|CLK_COUNT_400HZ[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[16]~53_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(16));

-- Location: LCCOMB_X74_Y39_N14
\lcd_out|CLK_COUNT_400HZ[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[17]~55_combout\ = (\lcd_out|CLK_COUNT_400HZ\(17) & (!\lcd_out|CLK_COUNT_400HZ[16]~54\)) # (!\lcd_out|CLK_COUNT_400HZ\(17) & ((\lcd_out|CLK_COUNT_400HZ[16]~54\) # (GND)))
-- \lcd_out|CLK_COUNT_400HZ[17]~56\ = CARRY((!\lcd_out|CLK_COUNT_400HZ[16]~54\) # (!\lcd_out|CLK_COUNT_400HZ\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_COUNT_400HZ\(17),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[16]~54\,
	combout => \lcd_out|CLK_COUNT_400HZ[17]~55_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[17]~56\);

-- Location: LCCOMB_X74_Y39_N16
\lcd_out|CLK_COUNT_400HZ[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[18]~57_combout\ = (\lcd_out|CLK_COUNT_400HZ\(18) & (\lcd_out|CLK_COUNT_400HZ[17]~56\ $ (GND))) # (!\lcd_out|CLK_COUNT_400HZ\(18) & (!\lcd_out|CLK_COUNT_400HZ[17]~56\ & VCC))
-- \lcd_out|CLK_COUNT_400HZ[18]~58\ = CARRY((\lcd_out|CLK_COUNT_400HZ\(18) & !\lcd_out|CLK_COUNT_400HZ[17]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(18),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[17]~56\,
	combout => \lcd_out|CLK_COUNT_400HZ[18]~57_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[18]~58\);

-- Location: FF_X74_Y39_N17
\lcd_out|CLK_COUNT_400HZ[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[18]~57_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(18));

-- Location: FF_X74_Y39_N15
\lcd_out|CLK_COUNT_400HZ[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[17]~55_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(17));

-- Location: LCCOMB_X74_Y39_N18
\lcd_out|CLK_COUNT_400HZ[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[19]~59_combout\ = \lcd_out|CLK_COUNT_400HZ[18]~58\ $ (\lcd_out|CLK_COUNT_400HZ\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \lcd_out|CLK_COUNT_400HZ\(19),
	cin => \lcd_out|CLK_COUNT_400HZ[18]~58\,
	combout => \lcd_out|CLK_COUNT_400HZ[19]~59_combout\);

-- Location: FF_X74_Y39_N19
\lcd_out|CLK_COUNT_400HZ[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[19]~59_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(19));

-- Location: LCCOMB_X74_Y39_N22
\lcd_out|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|LessThan0~4_combout\ = (!\lcd_out|CLK_COUNT_400HZ\(16) & (!\lcd_out|CLK_COUNT_400HZ\(18) & (!\lcd_out|CLK_COUNT_400HZ\(17) & !\lcd_out|CLK_COUNT_400HZ\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_COUNT_400HZ\(16),
	datab => \lcd_out|CLK_COUNT_400HZ\(18),
	datac => \lcd_out|CLK_COUNT_400HZ\(17),
	datad => \lcd_out|CLK_COUNT_400HZ\(19),
	combout => \lcd_out|LessThan0~4_combout\);

-- Location: LCCOMB_X74_Y40_N10
\lcd_out|CLK_COUNT_400HZ[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[10]~26_combout\ = (((!\lcd_out|LessThan0~3_combout\ & !\lcd_out|LessThan0~2_combout\)) # (!\lcd_out|LessThan0~4_combout\)) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|LessThan0~3_combout\,
	datab => \reset~input_o\,
	datac => \lcd_out|LessThan0~2_combout\,
	datad => \lcd_out|LessThan0~4_combout\,
	combout => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\);

-- Location: FF_X74_Y40_N15
\lcd_out|CLK_COUNT_400HZ[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[1]~22_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(1));

-- Location: LCCOMB_X74_Y40_N16
\lcd_out|CLK_COUNT_400HZ[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[2]~24_combout\ = (\lcd_out|CLK_COUNT_400HZ\(2) & (\lcd_out|CLK_COUNT_400HZ[1]~23\ $ (GND))) # (!\lcd_out|CLK_COUNT_400HZ\(2) & (!\lcd_out|CLK_COUNT_400HZ[1]~23\ & VCC))
-- \lcd_out|CLK_COUNT_400HZ[2]~25\ = CARRY((\lcd_out|CLK_COUNT_400HZ\(2) & !\lcd_out|CLK_COUNT_400HZ[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(2),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[1]~23\,
	combout => \lcd_out|CLK_COUNT_400HZ[2]~24_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[2]~25\);

-- Location: FF_X74_Y40_N17
\lcd_out|CLK_COUNT_400HZ[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[2]~24_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(2));

-- Location: LCCOMB_X74_Y40_N18
\lcd_out|CLK_COUNT_400HZ[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[3]~27_combout\ = (\lcd_out|CLK_COUNT_400HZ\(3) & (!\lcd_out|CLK_COUNT_400HZ[2]~25\)) # (!\lcd_out|CLK_COUNT_400HZ\(3) & ((\lcd_out|CLK_COUNT_400HZ[2]~25\) # (GND)))
-- \lcd_out|CLK_COUNT_400HZ[3]~28\ = CARRY((!\lcd_out|CLK_COUNT_400HZ[2]~25\) # (!\lcd_out|CLK_COUNT_400HZ\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(3),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[2]~25\,
	combout => \lcd_out|CLK_COUNT_400HZ[3]~27_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[3]~28\);

-- Location: FF_X74_Y40_N19
\lcd_out|CLK_COUNT_400HZ[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[3]~27_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(3));

-- Location: LCCOMB_X74_Y40_N20
\lcd_out|CLK_COUNT_400HZ[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[4]~29_combout\ = (\lcd_out|CLK_COUNT_400HZ\(4) & (\lcd_out|CLK_COUNT_400HZ[3]~28\ $ (GND))) # (!\lcd_out|CLK_COUNT_400HZ\(4) & (!\lcd_out|CLK_COUNT_400HZ[3]~28\ & VCC))
-- \lcd_out|CLK_COUNT_400HZ[4]~30\ = CARRY((\lcd_out|CLK_COUNT_400HZ\(4) & !\lcd_out|CLK_COUNT_400HZ[3]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(4),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[3]~28\,
	combout => \lcd_out|CLK_COUNT_400HZ[4]~29_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[4]~30\);

-- Location: FF_X74_Y40_N21
\lcd_out|CLK_COUNT_400HZ[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[4]~29_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(4));

-- Location: LCCOMB_X74_Y40_N22
\lcd_out|CLK_COUNT_400HZ[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[5]~31_combout\ = (\lcd_out|CLK_COUNT_400HZ\(5) & (!\lcd_out|CLK_COUNT_400HZ[4]~30\)) # (!\lcd_out|CLK_COUNT_400HZ\(5) & ((\lcd_out|CLK_COUNT_400HZ[4]~30\) # (GND)))
-- \lcd_out|CLK_COUNT_400HZ[5]~32\ = CARRY((!\lcd_out|CLK_COUNT_400HZ[4]~30\) # (!\lcd_out|CLK_COUNT_400HZ\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_COUNT_400HZ\(5),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[4]~30\,
	combout => \lcd_out|CLK_COUNT_400HZ[5]~31_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[5]~32\);

-- Location: LCCOMB_X74_Y40_N24
\lcd_out|CLK_COUNT_400HZ[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[6]~33_combout\ = (\lcd_out|CLK_COUNT_400HZ\(6) & (\lcd_out|CLK_COUNT_400HZ[5]~32\ $ (GND))) # (!\lcd_out|CLK_COUNT_400HZ\(6) & (!\lcd_out|CLK_COUNT_400HZ[5]~32\ & VCC))
-- \lcd_out|CLK_COUNT_400HZ[6]~34\ = CARRY((\lcd_out|CLK_COUNT_400HZ\(6) & !\lcd_out|CLK_COUNT_400HZ[5]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(6),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[5]~32\,
	combout => \lcd_out|CLK_COUNT_400HZ[6]~33_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[6]~34\);

-- Location: FF_X74_Y40_N25
\lcd_out|CLK_COUNT_400HZ[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[6]~33_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(6));

-- Location: LCCOMB_X74_Y40_N26
\lcd_out|CLK_COUNT_400HZ[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_COUNT_400HZ[7]~35_combout\ = (\lcd_out|CLK_COUNT_400HZ\(7) & (!\lcd_out|CLK_COUNT_400HZ[6]~34\)) # (!\lcd_out|CLK_COUNT_400HZ\(7) & ((\lcd_out|CLK_COUNT_400HZ[6]~34\) # (GND)))
-- \lcd_out|CLK_COUNT_400HZ[7]~36\ = CARRY((!\lcd_out|CLK_COUNT_400HZ[6]~34\) # (!\lcd_out|CLK_COUNT_400HZ\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|CLK_COUNT_400HZ\(7),
	datad => VCC,
	cin => \lcd_out|CLK_COUNT_400HZ[6]~34\,
	combout => \lcd_out|CLK_COUNT_400HZ[7]~35_combout\,
	cout => \lcd_out|CLK_COUNT_400HZ[7]~36\);

-- Location: FF_X74_Y40_N27
\lcd_out|CLK_COUNT_400HZ[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[7]~35_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(7));

-- Location: FF_X74_Y39_N1
\lcd_out|CLK_COUNT_400HZ[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[10]~41_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(10));

-- Location: FF_X74_Y40_N23
\lcd_out|CLK_COUNT_400HZ[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[5]~31_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(5));

-- Location: LCCOMB_X74_Y40_N4
\lcd_out|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|LessThan0~0_combout\ = ((!\lcd_out|CLK_COUNT_400HZ\(4) & (!\lcd_out|CLK_COUNT_400HZ\(3) & !\lcd_out|CLK_COUNT_400HZ\(2)))) # (!\lcd_out|CLK_COUNT_400HZ\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_COUNT_400HZ\(4),
	datab => \lcd_out|CLK_COUNT_400HZ\(3),
	datac => \lcd_out|CLK_COUNT_400HZ\(5),
	datad => \lcd_out|CLK_COUNT_400HZ\(2),
	combout => \lcd_out|LessThan0~0_combout\);

-- Location: LCCOMB_X74_Y40_N8
\lcd_out|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|LessThan0~2_combout\ = (!\lcd_out|CLK_COUNT_400HZ\(11) & (((\lcd_out|LessThan0~1_combout\ & \lcd_out|LessThan0~0_combout\)) # (!\lcd_out|CLK_COUNT_400HZ\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|LessThan0~1_combout\,
	datab => \lcd_out|CLK_COUNT_400HZ\(10),
	datac => \lcd_out|LessThan0~0_combout\,
	datad => \lcd_out|CLK_COUNT_400HZ\(11),
	combout => \lcd_out|LessThan0~2_combout\);

-- Location: FF_X74_Y39_N9
\lcd_out|CLK_COUNT_400HZ[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_out|CLK_COUNT_400HZ[14]~49_combout\,
	sclr => \lcd_out|CLK_COUNT_400HZ[10]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_COUNT_400HZ\(14));

-- Location: LCCOMB_X74_Y39_N28
\lcd_out|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|LessThan0~3_combout\ = (((!\lcd_out|CLK_COUNT_400HZ\(13)) # (!\lcd_out|CLK_COUNT_400HZ\(14))) # (!\lcd_out|CLK_COUNT_400HZ\(12))) # (!\lcd_out|CLK_COUNT_400HZ\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_COUNT_400HZ\(15),
	datab => \lcd_out|CLK_COUNT_400HZ\(12),
	datac => \lcd_out|CLK_COUNT_400HZ\(14),
	datad => \lcd_out|CLK_COUNT_400HZ\(13),
	combout => \lcd_out|LessThan0~3_combout\);

-- Location: LCCOMB_X75_Y40_N20
\lcd_out|CLK_400HZ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|CLK_400HZ~0_combout\ = \lcd_out|CLK_400HZ~q\ $ ((((!\lcd_out|LessThan0~2_combout\ & !\lcd_out|LessThan0~3_combout\)) # (!\lcd_out|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|CLK_400HZ~q\,
	datab => \lcd_out|LessThan0~2_combout\,
	datac => \lcd_out|LessThan0~3_combout\,
	datad => \lcd_out|LessThan0~4_combout\,
	combout => \lcd_out|CLK_400HZ~0_combout\);

-- Location: FF_X75_Y40_N27
\lcd_out|CLK_400HZ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \lcd_out|CLK_400HZ~0_combout\,
	sclr => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|CLK_400HZ~q\);

-- Location: CLKCTRL_G5
\lcd_out|CLK_400HZ~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \lcd_out|CLK_400HZ~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \lcd_out|CLK_400HZ~clkctrl_outclk\);

-- Location: LCCOMB_X77_Y39_N30
\lcd_out|WideOr26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|WideOr26~0_combout\ = (!\lcd_out|state.HOLD~q\ & !\lcd_out|state.TOGGLE_E~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|state.TOGGLE_E~q\,
	combout => \lcd_out|WideOr26~0_combout\);

-- Location: FF_X77_Y39_N1
\lcd_out|state.TOGGLE_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	asdata => \lcd_out|WideOr26~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.TOGGLE_E~q\);

-- Location: FF_X77_Y39_N25
\lcd_out|state.HOLD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	asdata => \lcd_out|state.TOGGLE_E~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.HOLD~q\);

-- Location: LCCOMB_X76_Y39_N8
\lcd_out|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector14~0_combout\ = (\lcd_out|state.FUNC_SET~q\) # ((\lcd_out|next_command.DISPLAY_OFF~q\ & ((\lcd_out|state.TOGGLE_E~q\) # (\lcd_out|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.FUNC_SET~q\,
	datab => \lcd_out|state.TOGGLE_E~q\,
	datac => \lcd_out|next_command.DISPLAY_OFF~q\,
	datad => \lcd_out|state.HOLD~q\,
	combout => \lcd_out|Selector14~0_combout\);

-- Location: FF_X76_Y39_N9
\lcd_out|next_command.DISPLAY_OFF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector14~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.DISPLAY_OFF~q\);

-- Location: LCCOMB_X80_Y39_N4
\lcd_out|state~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~46_combout\ = (\lcd_out|state.HOLD~q\ & \lcd_out|next_command.DISPLAY_OFF~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|next_command.DISPLAY_OFF~q\,
	combout => \lcd_out|state~46_combout\);

-- Location: FF_X80_Y39_N5
\lcd_out|state.DISPLAY_OFF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~46_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.DISPLAY_OFF~q\);

-- Location: LCCOMB_X80_Y39_N2
\lcd_out|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector15~0_combout\ = (\lcd_out|state.DISPLAY_OFF~q\) # ((\lcd_out|next_command.DISPLAY_CLEAR~q\ & ((\lcd_out|state.TOGGLE_E~q\) # (\lcd_out|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.TOGGLE_E~q\,
	datab => \lcd_out|state.DISPLAY_OFF~q\,
	datac => \lcd_out|next_command.DISPLAY_CLEAR~q\,
	datad => \lcd_out|state.HOLD~q\,
	combout => \lcd_out|Selector15~0_combout\);

-- Location: FF_X80_Y39_N3
\lcd_out|next_command.DISPLAY_CLEAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector15~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.DISPLAY_CLEAR~q\);

-- Location: LCCOMB_X80_Y38_N14
\lcd_out|state~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~44_combout\ = (\lcd_out|state.HOLD~q\ & \lcd_out|next_command.DISPLAY_CLEAR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|next_command.DISPLAY_CLEAR~q\,
	combout => \lcd_out|state~44_combout\);

-- Location: FF_X80_Y38_N15
\lcd_out|state.DISPLAY_CLEAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~44_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.DISPLAY_CLEAR~q\);

-- Location: LCCOMB_X80_Y38_N0
\lcd_out|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector23~1_combout\ = (\lcd_out|state.DISPLAY_CLEAR~q\) # ((\lcd_out|DATA_BUS_VALUE\(0) & ((\lcd_out|state.HOLD~q\) # (\lcd_out|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|DATA_BUS_VALUE\(0),
	datab => \lcd_out|state.DISPLAY_CLEAR~q\,
	datac => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|state.TOGGLE_E~q\,
	combout => \lcd_out|Selector23~1_combout\);

-- Location: LCCOMB_X77_Y39_N16
\lcd_out|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector11~0_combout\ = (\lcd_out|state.WRITE_CHAR6~q\) # ((\lcd_out|next_command.RETURN_HOME~q\ & ((\lcd_out|state.HOLD~q\) # (\lcd_out|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.HOLD~q\,
	datab => \lcd_out|state.TOGGLE_E~q\,
	datac => \lcd_out|next_command.RETURN_HOME~q\,
	datad => \lcd_out|state.WRITE_CHAR6~q\,
	combout => \lcd_out|Selector11~0_combout\);

-- Location: FF_X77_Y39_N17
\lcd_out|next_command.RETURN_HOME\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector11~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.RETURN_HOME~q\);

-- Location: LCCOMB_X77_Y39_N4
\lcd_out|state~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~42_combout\ = (\lcd_out|state.HOLD~q\ & \lcd_out|next_command.RETURN_HOME~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|next_command.RETURN_HOME~q\,
	combout => \lcd_out|state~42_combout\);

-- Location: FF_X77_Y39_N5
\lcd_out|state.RETURN_HOME\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~42_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.RETURN_HOME~q\);

-- Location: LCCOMB_X77_Y39_N26
\lcd_out|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector4~0_combout\ = (\lcd_out|state.DISPLAY_ON~q\) # ((\lcd_out|next_command.MODE_SET~q\ & ((\lcd_out|state.TOGGLE_E~q\) # (\lcd_out|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.DISPLAY_ON~q\,
	datab => \lcd_out|state.TOGGLE_E~q\,
	datac => \lcd_out|next_command.MODE_SET~q\,
	datad => \lcd_out|state.HOLD~q\,
	combout => \lcd_out|Selector4~0_combout\);

-- Location: FF_X77_Y39_N27
\lcd_out|next_command.MODE_SET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector4~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.MODE_SET~q\);

-- Location: LCCOMB_X77_Y39_N14
\lcd_out|state~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~43_combout\ = (\lcd_out|state.HOLD~q\ & \lcd_out|next_command.MODE_SET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|next_command.MODE_SET~q\,
	combout => \lcd_out|state~43_combout\);

-- Location: FF_X77_Y39_N15
\lcd_out|state.MODE_SET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~43_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.MODE_SET~q\);

-- Location: LCCOMB_X77_Y39_N18
\lcd_out|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector5~0_combout\ = (\lcd_out|state.RETURN_HOME~q\) # ((\lcd_out|state.MODE_SET~q\) # ((!\lcd_out|WideOr26~0_combout\ & \lcd_out|next_command.WRITE_CHAR1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|WideOr26~0_combout\,
	datab => \lcd_out|state.RETURN_HOME~q\,
	datac => \lcd_out|next_command.WRITE_CHAR1~q\,
	datad => \lcd_out|state.MODE_SET~q\,
	combout => \lcd_out|Selector5~0_combout\);

-- Location: FF_X77_Y39_N19
\lcd_out|next_command.WRITE_CHAR1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector5~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.WRITE_CHAR1~q\);

-- Location: LCCOMB_X76_Y39_N10
\lcd_out|state~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~39_combout\ = (\lcd_out|state.HOLD~q\ & \lcd_out|next_command.WRITE_CHAR1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|next_command.WRITE_CHAR1~q\,
	combout => \lcd_out|state~39_combout\);

-- Location: FF_X76_Y39_N11
\lcd_out|state.WRITE_CHAR1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~39_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.WRITE_CHAR1~q\);

-- Location: LCCOMB_X76_Y39_N14
\lcd_out|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector6~0_combout\ = (\lcd_out|state.WRITE_CHAR1~q\) # ((\lcd_out|next_command.WRITE_CHAR2~q\ & ((\lcd_out|state.TOGGLE_E~q\) # (\lcd_out|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.TOGGLE_E~q\,
	datab => \lcd_out|state.HOLD~q\,
	datac => \lcd_out|next_command.WRITE_CHAR2~q\,
	datad => \lcd_out|state.WRITE_CHAR1~q\,
	combout => \lcd_out|Selector6~0_combout\);

-- Location: FF_X76_Y39_N15
\lcd_out|next_command.WRITE_CHAR2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector6~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.WRITE_CHAR2~q\);

-- Location: LCCOMB_X76_Y39_N4
\lcd_out|state~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~41_combout\ = (\lcd_out|next_command.WRITE_CHAR2~q\ & \lcd_out|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_out|next_command.WRITE_CHAR2~q\,
	datad => \lcd_out|state.HOLD~q\,
	combout => \lcd_out|state~41_combout\);

-- Location: FF_X76_Y39_N5
\lcd_out|state.WRITE_CHAR2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~41_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.WRITE_CHAR2~q\);

-- Location: LCCOMB_X77_Y39_N12
\lcd_out|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector7~0_combout\ = (\lcd_out|state.WRITE_CHAR2~q\) # ((\lcd_out|next_command.WRITE_CHAR3~q\ & ((\lcd_out|state.HOLD~q\) # (\lcd_out|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.HOLD~q\,
	datab => \lcd_out|state.WRITE_CHAR2~q\,
	datac => \lcd_out|next_command.WRITE_CHAR3~q\,
	datad => \lcd_out|state.TOGGLE_E~q\,
	combout => \lcd_out|Selector7~0_combout\);

-- Location: FF_X77_Y39_N13
\lcd_out|next_command.WRITE_CHAR3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector7~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.WRITE_CHAR3~q\);

-- Location: LCCOMB_X80_Y39_N0
\lcd_out|state~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~36_combout\ = (\lcd_out|state.HOLD~q\ & \lcd_out|next_command.WRITE_CHAR3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|next_command.WRITE_CHAR3~q\,
	combout => \lcd_out|state~36_combout\);

-- Location: FF_X80_Y39_N1
\lcd_out|state.WRITE_CHAR3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~36_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.WRITE_CHAR3~q\);

-- Location: LCCOMB_X77_Y39_N8
\lcd_out|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector8~0_combout\ = (\lcd_out|state.WRITE_CHAR3~q\) # ((\lcd_out|next_command.WRITE_CHAR4~q\ & ((\lcd_out|state.HOLD~q\) # (\lcd_out|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.HOLD~q\,
	datab => \lcd_out|state.WRITE_CHAR3~q\,
	datac => \lcd_out|next_command.WRITE_CHAR4~q\,
	datad => \lcd_out|state.TOGGLE_E~q\,
	combout => \lcd_out|Selector8~0_combout\);

-- Location: FF_X77_Y39_N9
\lcd_out|next_command.WRITE_CHAR4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector8~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.WRITE_CHAR4~q\);

-- Location: LCCOMB_X77_Y39_N28
\lcd_out|state~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~40_combout\ = (\lcd_out|next_command.WRITE_CHAR4~q\ & \lcd_out|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|next_command.WRITE_CHAR4~q\,
	datad => \lcd_out|state.HOLD~q\,
	combout => \lcd_out|state~40_combout\);

-- Location: FF_X77_Y39_N29
\lcd_out|state.WRITE_CHAR4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~40_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.WRITE_CHAR4~q\);

-- Location: LCCOMB_X79_Y38_N18
\lcd_out|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector9~0_combout\ = (\lcd_out|state.WRITE_CHAR4~q\) # ((\lcd_out|next_command.WRITE_CHAR5~q\ & ((\lcd_out|state.HOLD~q\) # (\lcd_out|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.HOLD~q\,
	datab => \lcd_out|state.WRITE_CHAR4~q\,
	datac => \lcd_out|next_command.WRITE_CHAR5~q\,
	datad => \lcd_out|state.TOGGLE_E~q\,
	combout => \lcd_out|Selector9~0_combout\);

-- Location: FF_X79_Y38_N19
\lcd_out|next_command.WRITE_CHAR5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector9~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.WRITE_CHAR5~q\);

-- Location: LCCOMB_X79_Y38_N8
\lcd_out|state~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~38_combout\ = (\lcd_out|state.HOLD~q\ & \lcd_out|next_command.WRITE_CHAR5~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|next_command.WRITE_CHAR5~q\,
	combout => \lcd_out|state~38_combout\);

-- Location: FF_X79_Y38_N9
\lcd_out|state.WRITE_CHAR5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~38_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.WRITE_CHAR5~q\);

-- Location: LCCOMB_X77_Y39_N20
\lcd_out|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector10~0_combout\ = (\lcd_out|state.WRITE_CHAR5~q\) # ((\lcd_out|next_command.WRITE_CHAR6~q\ & ((\lcd_out|state.HOLD~q\) # (\lcd_out|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.HOLD~q\,
	datab => \lcd_out|state.WRITE_CHAR5~q\,
	datac => \lcd_out|next_command.WRITE_CHAR6~q\,
	datad => \lcd_out|state.TOGGLE_E~q\,
	combout => \lcd_out|Selector10~0_combout\);

-- Location: FF_X77_Y39_N21
\lcd_out|next_command.WRITE_CHAR6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector10~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.WRITE_CHAR6~q\);

-- Location: LCCOMB_X80_Y39_N30
\lcd_out|state~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~37_combout\ = (\lcd_out|state.HOLD~q\ & \lcd_out|next_command.WRITE_CHAR6~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|next_command.WRITE_CHAR6~q\,
	combout => \lcd_out|state~37_combout\);

-- Location: FF_X80_Y39_N31
\lcd_out|state.WRITE_CHAR6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~37_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.WRITE_CHAR6~q\);

-- Location: IOIBUF_X115_Y15_N8
\reg_select[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_select(2),
	o => \reg_select[2]~input_o\);

-- Location: LCCOMB_X83_Y40_N4
\CPU1|CU|NextState.Execute~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextState.Execute~0_combout\ = (!\CPU1|CU|CurrOp.hlt~q\ & \CPU1|CU|CurrState.Decode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOp.hlt~q\,
	datac => \CPU1|CU|CurrState.Decode~q\,
	combout => \CPU1|CU|NextState.Execute~0_combout\);

-- Location: FF_X83_Y40_N5
\CPU1|CU|CurrState.Execute\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|NextState.Execute~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrState.Execute~q\);

-- Location: LCCOMB_X75_Y43_N18
\CPU1|CU|PCd_EN~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|PCd_EN~0_combout\ = (\CPU1|CU|CurrIR\(15) & ((\CPU1|CU|CurrState.Decode~q\) # (\CPU1|CU|CurrState.Execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Decode~q\,
	datac => \CPU1|CU|CurrIR\(15),
	datad => \CPU1|CU|CurrState.Execute~q\,
	combout => \CPU1|CU|PCd_EN~0_combout\);

-- Location: LCCOMB_X83_Y40_N24
\CPU1|CU|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector78~0_combout\ = (!\CPU1|CU|CurrIR\(14) & (!\CPU1|CU|CurrIR\(15) & ((\CPU1|CU|CurrState.Execute~q\) # (\CPU1|CU|CurrState.Decode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(14),
	datab => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|CurrIR\(15),
	combout => \CPU1|CU|Selector78~0_combout\);

-- Location: LCCOMB_X74_Y41_N0
\CPU1|CU|CurrSP[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[0]~18_combout\ = \CPU1|CU|CurrSP\(0) $ (VCC)
-- \CPU1|CU|CurrSP[0]~19\ = CARRY(\CPU1|CU|CurrSP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(0),
	datad => VCC,
	combout => \CPU1|CU|CurrSP[0]~18_combout\,
	cout => \CPU1|CU|CurrSP[0]~19\);

-- Location: LCCOMB_X73_Y42_N0
\CPU1|CU|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~0_combout\ = \CPU1|CU|CurrSP\(0) $ (VCC)
-- \CPU1|CU|Add1~1\ = CARRY(\CPU1|CU|CurrSP\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(0),
	datad => VCC,
	combout => \CPU1|CU|Add1~0_combout\,
	cout => \CPU1|CU|Add1~1\);

-- Location: LCCOMB_X73_Y41_N6
\CPU1|CU|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~36_combout\ = (\CPU1|CU|CurrState.Decode~q\ & \CPU1|CU|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Add1~0_combout\,
	combout => \CPU1|CU|Add1~36_combout\);

-- Location: FF_X75_Y43_N21
\CPU1|CU|CurrOp.ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Mem_rd~7_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|CurrState.Decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOp.ld~q\);

-- Location: LCCOMB_X75_Y43_N28
\CPU1|CU|CurrPC[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrPC[14]~3_combout\ = (!\CPU1|CU|CurrIR\(14) & (!\CPU1|CU|CurrOp.st~q\ & (!\CPU1|CU|CurrIR\(15) & !\CPU1|CU|CurrOp.ld~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(14),
	datab => \CPU1|CU|CurrOp.st~q\,
	datac => \CPU1|CU|CurrIR\(15),
	datad => \CPU1|CU|CurrOp.ld~q\,
	combout => \CPU1|CU|CurrPC[14]~3_combout\);

-- Location: LCCOMB_X77_Y43_N16
\CPU1|CU|CurrPC[14]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrPC[14]~4_combout\ = (\CPU1|CU|CurrState.Fetch~q\) # ((\CPU1|CU|CurrPC[14]~9_combout\ & (\CPU1|CU|CurrState.Execute~q\ & !\CPU1|CU|CurrPC[14]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~9_combout\,
	datab => \CPU1|CU|CurrState.Fetch~q\,
	datac => \CPU1|CU|CurrState.Execute~q\,
	datad => \CPU1|CU|CurrPC[14]~3_combout\,
	combout => \CPU1|CU|CurrPC[14]~4_combout\);

-- Location: LCCOMB_X76_Y43_N28
\CPU1|CU|CurrPC[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrPC[14]~8_combout\ = (\CPU1|CU|CurrIR\(15) & \CPU1|CU|CurrState.Execute~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(15),
	datad => \CPU1|CU|CurrState.Execute~q\,
	combout => \CPU1|CU|CurrPC[14]~8_combout\);

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y14_N8
\run~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_run,
	o => \run~input_o\);

-- Location: LCCOMB_X77_Y43_N14
\CPU1|CU|Selector102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector102~0_combout\ = (\CPU1|CU|CurrOp.hlt~q\ & (\CPU1|CU|CurrState.Fetch~q\ & (\CPU1|CU|CurrState.Reset~q\))) # (!\CPU1|CU|CurrOp.hlt~q\ & (((\CPU1|CU|CurrState.Reset~q\) # (\run~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOp.hlt~q\,
	datab => \CPU1|CU|CurrState.Fetch~q\,
	datac => \CPU1|CU|CurrState.Reset~q\,
	datad => \run~input_o\,
	combout => \CPU1|CU|Selector102~0_combout\);

-- Location: FF_X77_Y43_N15
\CPU1|CU|CurrState.Reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector102~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrState.Reset~q\);

-- Location: LCCOMB_X75_Y44_N0
\CPU1|CU|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~0_combout\ = \CPU1|CU|CurrPC\(0) $ (VCC)
-- \CPU1|CU|Add0~1\ = CARRY(\CPU1|CU|CurrPC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(0),
	datad => VCC,
	combout => \CPU1|CU|Add0~0_combout\,
	cout => \CPU1|CU|Add0~1\);

-- Location: FF_X76_Y43_N17
\CPU1|CU|CurrOp.ret\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[3]~17_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|CurrState.Decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOp.ret~q\);

-- Location: LCCOMB_X75_Y43_N8
\CPU1|CU|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Mux16~0_combout\ = (\CPU1|CU|CurrState.Memory~q\) # ((\CPU1|CU|CurrState.Execute~q\ & (!\CPU1|CU|CurrIR\(15) & \CPU1|CU|CurrIR\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Memory~q\,
	datab => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|CU|CurrIR\(15),
	datad => \CPU1|CU|CurrIR\(14),
	combout => \CPU1|CU|Mux16~0_combout\);

-- Location: LCCOMB_X75_Y43_N30
\CPU1|CU|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Mux16~1_combout\ = (\CPU1|CU|WideOr3~combout\) # ((\CPU1|CU|PCd_EN~0_combout\) # ((\CPU1|CU|CurrOp.ret~q\ & \CPU1|CU|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|WideOr3~combout\,
	datab => \CPU1|CU|CurrOp.ret~q\,
	datac => \CPU1|CU|Mux16~0_combout\,
	datad => \CPU1|CU|PCd_EN~0_combout\,
	combout => \CPU1|CU|Mux16~1_combout\);

-- Location: LCCOMB_X82_Y40_N16
\CPU1|CU|NextSP~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextSP~0_combout\ = (\CPU1|CU|CurrIR\(14) & !\CPU1|CU|CurrIR\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrIR\(14),
	datad => \CPU1|CU|CurrIR\(15),
	combout => \CPU1|CU|NextSP~0_combout\);

-- Location: LCCOMB_X79_Y39_N18
\CPU1|CU|Selector76~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector76~1_combout\ = ((!\CPU1|CU|Selector76~0_combout\ & ((\CPU1|CU|Mem_rd~5_combout\) # (!\CPU1|CU|CurrState.Execute~q\)))) # (!\CPU1|CU|NextSP~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mem_rd~5_combout\,
	datab => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|CU|NextSP~0_combout\,
	datad => \CPU1|CU|Selector76~0_combout\,
	combout => \CPU1|CU|Selector76~1_combout\);

-- Location: LCCOMB_X79_Y39_N8
\CPU1|CU|Selector76~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector76~2_combout\ = ((\CPU1|CU|Selector78~0_combout\ & \CPU1|CU|CurrIR\(9))) # (!\CPU1|CU|Selector76~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~0_combout\,
	datac => \CPU1|CU|CurrIR\(9),
	datad => \CPU1|CU|Selector76~1_combout\,
	combout => \CPU1|CU|Selector76~2_combout\);

-- Location: LCCOMB_X79_Y39_N6
\CPU1|CU|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector77~0_combout\ = ((\CPU1|CU|Selector78~0_combout\ & \CPU1|CU|CurrIR\(8))) # (!\CPU1|CU|Selector76~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~0_combout\,
	datab => \CPU1|CU|CurrIR\(8),
	datad => \CPU1|CU|Selector76~1_combout\,
	combout => \CPU1|CU|Selector77~0_combout\);

-- Location: LCCOMB_X84_Y44_N28
\CPU1|DPath|ALU1|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux15~2_combout\ = (\CPU1|CU|CurrIR\(10) & (!\CPU1|CU|Selector76~2_combout\ & (!\CPU1|CU|Selector77~0_combout\ & \CPU1|CU|Selector78~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(10),
	datab => \CPU1|CU|Selector76~2_combout\,
	datac => \CPU1|CU|Selector77~0_combout\,
	datad => \CPU1|CU|Selector78~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux15~2_combout\);

-- Location: LCCOMB_X83_Y40_N6
\CPU1|CU|ctl_wd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|ctl_wd~0_combout\ = (((!\CPU1|CU|CurrIR\(9)) # (!\CPU1|CU|CurrIR\(8))) # (!\CPU1|CU|NextSP~0_combout\)) # (!\CPU1|CU|CurrIR\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(10),
	datab => \CPU1|CU|NextSP~0_combout\,
	datac => \CPU1|CU|CurrIR\(8),
	datad => \CPU1|CU|CurrIR\(9),
	combout => \CPU1|CU|ctl_wd~0_combout\);

-- Location: FF_X83_Y40_N7
\CPU1|CU|CurrOp.sethi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|ctl_wd~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|CurrState.Decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOp.sethi~q\);

-- Location: LCCOMB_X82_Y41_N28
\CPU1|CU|Selector78~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector78~2_combout\ = (\CPU1|CU|CurrIR\(14) & (\CPU1|CU|CurrState.Execute~q\ & (!\CPU1|CU|CurrIR\(15) & !\CPU1|CU|CurrOp.sethi~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(14),
	datab => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|CU|CurrIR\(15),
	datad => \CPU1|CU|CurrOp.sethi~q\,
	combout => \CPU1|CU|Selector78~2_combout\);

-- Location: LCCOMB_X79_Y41_N28
\CPU1|CU|Selector78~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector78~3_combout\ = (\CPU1|CU|Selector78~1_combout\) # ((\CPU1|CU|Selector78~2_combout\) # ((!\CPU1|CU|ctl_wd~0_combout\ & \CPU1|CU|CurrState.Decode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~1_combout\,
	datab => \CPU1|CU|Selector78~2_combout\,
	datac => \CPU1|CU|ctl_wd~0_combout\,
	datad => \CPU1|CU|CurrState.Decode~q\,
	combout => \CPU1|CU|Selector78~3_combout\);

-- Location: LCCOMB_X84_Y40_N22
\CPU1|DPath|regF|R2|data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R2|data[1]~feeder_combout\ = \CPU1|DPath|MD|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector14~0_combout\,
	combout => \CPU1|DPath|regF|R2|data[1]~feeder_combout\);

-- Location: LCCOMB_X83_Y40_N30
\CPU1|DPath|MB|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector7~3_combout\ = (!\CPU1|CU|CurrOp.addi~q\ & !\CPU1|CU|CurrOp.sethi~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOp.addi~q\,
	datad => \CPU1|CU|CurrOp.sethi~q\,
	combout => \CPU1|DPath|MB|Selector7~3_combout\);

-- Location: LCCOMB_X82_Y40_N8
\CPU1|CU|NextOp~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextOp~5_combout\ = (\CPU1|CU|CurrIR\(8) & (!\CPU1|CU|CurrIR\(10) & (\CPU1|CU|CurrIR\(9) & \CPU1|CU|NextSP~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(8),
	datab => \CPU1|CU|CurrIR\(10),
	datac => \CPU1|CU|CurrIR\(9),
	datad => \CPU1|CU|NextSP~0_combout\,
	combout => \CPU1|CU|NextOp~5_combout\);

-- Location: FF_X82_Y40_N23
\CPU1|CU|CurrOp.addi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|CU|NextOp~5_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|CU|CurrState.Decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOp.addi~q\);

-- Location: LCCOMB_X83_Y40_N26
\CPU1|DPath|MB|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector7~2_combout\ = (\CPU1|CU|CurrIR\(7) & \CPU1|CU|CurrOp.addi~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrIR\(7),
	datad => \CPU1|CU|CurrOp.addi~q\,
	combout => \CPU1|DPath|MB|Selector7~2_combout\);

-- Location: LCCOMB_X84_Y43_N30
\CPU1|DPath|MB|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector4~2_combout\ = (\CPU1|CU|CurrState.Execute~q\ & ((\CPU1|DPath|MB|Selector7~2_combout\) # ((\CPU1|DPath|MB|Selector7~3_combout\ & \CPU1|CU|CurrIR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Execute~q\,
	datab => \CPU1|DPath|MB|Selector7~3_combout\,
	datac => \CPU1|CU|CurrIR\(3),
	datad => \CPU1|DPath|MB|Selector7~2_combout\,
	combout => \CPU1|DPath|MB|Selector4~2_combout\);

-- Location: LCCOMB_X84_Y43_N8
\CPU1|DPath|MB|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector2~2_combout\ = (\CPU1|CU|CurrState.Execute~q\ & ((\CPU1|DPath|MB|Selector7~2_combout\) # ((\CPU1|CU|CurrIR\(5) & \CPU1|DPath|MB|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(5),
	datab => \CPU1|DPath|MB|Selector7~3_combout\,
	datac => \CPU1|CU|CurrState.Execute~q\,
	datad => \CPU1|DPath|MB|Selector7~2_combout\,
	combout => \CPU1|DPath|MB|Selector2~2_combout\);

-- Location: FF_X80_Y41_N1
\CPU1|DPath|regF|R2|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|MD|Selector2~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(13));

-- Location: LCCOMB_X75_Y40_N8
\CPU1|CU|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector68~0_combout\ = (!\CPU1|CU|CurrIR\(15) & \CPU1|CU|CurrState.Decode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrIR\(15),
	datad => \CPU1|CU|CurrState.Decode~q\,
	combout => \CPU1|CU|Selector68~0_combout\);

-- Location: LCCOMB_X75_Y40_N2
\CPU1|CU|R_we~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|R_we~1_combout\ = (\CPU1|CU|CurrIR\(8) & (!\CPU1|CU|CurrIR\(10) & ((!\CPU1|CU|CurrIR\(9)) # (!\CPU1|CU|CurrIR\(7))))) # (!\CPU1|CU|CurrIR\(8) & ((\CPU1|CU|CurrIR\(10) $ (\CPU1|CU|CurrIR\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(7),
	datab => \CPU1|CU|CurrIR\(8),
	datac => \CPU1|CU|CurrIR\(10),
	datad => \CPU1|CU|CurrIR\(9),
	combout => \CPU1|CU|R_we~1_combout\);

-- Location: LCCOMB_X75_Y40_N28
\CPU1|CU|const_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|const_out~0_combout\ = (\CPU1|CU|CurrIR\(8) & \CPU1|CU|CurrIR\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrIR\(8),
	datad => \CPU1|CU|CurrIR\(9),
	combout => \CPU1|CU|const_out~0_combout\);

-- Location: LCCOMB_X75_Y40_N24
\CPU1|CU|R_we~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|R_we~2_combout\ = (\CPU1|CU|Equal0~0_combout\ & (((\CPU1|CU|CurrIR\(10) & \CPU1|CU|const_out~0_combout\)))) # (!\CPU1|CU|Equal0~0_combout\ & (\CPU1|CU|R_we~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Equal0~0_combout\,
	datab => \CPU1|CU|R_we~1_combout\,
	datac => \CPU1|CU|CurrIR\(10),
	datad => \CPU1|CU|const_out~0_combout\,
	combout => \CPU1|CU|R_we~2_combout\);

-- Location: LCCOMB_X75_Y40_N10
\CPU1|CU|Selector68~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector68~2_combout\ = (\CPU1|CU|Selector68~1_combout\ & ((\CPU1|CU|CurrState.Execute~q\) # ((\CPU1|CU|Selector68~0_combout\ & \CPU1|CU|R_we~2_combout\)))) # (!\CPU1|CU|Selector68~1_combout\ & (\CPU1|CU|Selector68~0_combout\ & 
-- ((\CPU1|CU|R_we~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector68~1_combout\,
	datab => \CPU1|CU|Selector68~0_combout\,
	datac => \CPU1|CU|CurrState.Execute~q\,
	datad => \CPU1|CU|R_we~2_combout\,
	combout => \CPU1|CU|Selector68~2_combout\);

-- Location: LCCOMB_X83_Y40_N28
\CPU1|CU|Mem_rd~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Mem_rd~5_combout\ = (\CPU1|CU|CurrOp.sethi~q\ & !\CPU1|CU|CurrOp.addi~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOp.sethi~q\,
	datad => \CPU1|CU|CurrOp.addi~q\,
	combout => \CPU1|CU|Mem_rd~5_combout\);

-- Location: LCCOMB_X75_Y40_N14
\CPU1|CU|Selector74~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector74~5_combout\ = (!\CPU1|CU|CurrIR\(15) & (\CPU1|CU|CurrState.Execute~q\ & ((!\CPU1|CU|Mem_rd~5_combout\) # (!\CPU1|CU|CurrIR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(14),
	datab => \CPU1|CU|CurrIR\(15),
	datac => \CPU1|CU|CurrState.Execute~q\,
	datad => \CPU1|CU|Mem_rd~5_combout\,
	combout => \CPU1|CU|Selector74~5_combout\);

-- Location: LCCOMB_X75_Y40_N30
\CPU1|CU|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector73~0_combout\ = (\CPU1|CU|Selector74~5_combout\) # ((\CPU1|CU|Selector68~0_combout\ & ((\CPU1|CU|const_out~0_combout\) # (!\CPU1|CU|CurrIR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(14),
	datab => \CPU1|CU|Selector74~5_combout\,
	datac => \CPU1|CU|Selector68~0_combout\,
	datad => \CPU1|CU|const_out~0_combout\,
	combout => \CPU1|CU|Selector73~0_combout\);

-- Location: LCCOMB_X77_Y40_N0
\CPU1|CU|Selector74~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector74~4_combout\ = (\CPU1|CU|CurrIR\(11) & \CPU1|CU|Selector73~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrIR\(11),
	datad => \CPU1|CU|Selector73~0_combout\,
	combout => \CPU1|CU|Selector74~4_combout\);

-- Location: LCCOMB_X77_Y40_N4
\CPU1|DPath|regF|WrDec|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|WrDec|Equal7~1_combout\ = (!\CPU1|CU|Selector72~0_combout\ & (\CPU1|CU|Selector73~1_combout\ & (\CPU1|CU|Selector68~2_combout\ & \CPU1|CU|Selector74~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector72~0_combout\,
	datab => \CPU1|CU|Selector73~1_combout\,
	datac => \CPU1|CU|Selector68~2_combout\,
	datad => \CPU1|CU|Selector74~4_combout\,
	combout => \CPU1|DPath|regF|WrDec|Equal7~1_combout\);

-- Location: FF_X80_Y41_N15
\CPU1|DPath|regF|R3|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector2~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(13));

-- Location: LCCOMB_X77_Y40_N10
\CPU1|DPath|regF|WrDec|Equal7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|WrDec|Equal7~6_combout\ = (!\CPU1|CU|Selector72~0_combout\ & (!\CPU1|CU|Selector73~1_combout\ & (\CPU1|CU|Selector68~2_combout\ & !\CPU1|CU|Selector74~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector72~0_combout\,
	datab => \CPU1|CU|Selector73~1_combout\,
	datac => \CPU1|CU|Selector68~2_combout\,
	datad => \CPU1|CU|Selector74~4_combout\,
	combout => \CPU1|DPath|regF|WrDec|Equal7~6_combout\);

-- Location: FF_X79_Y41_N1
\CPU1|DPath|regF|R0|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector2~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(13));

-- Location: LCCOMB_X82_Y43_N28
\CPU1|DPath|MB|Selector13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector13~6_combout\ = (\CPU1|CU|CurrIR\(2) & \CPU1|DPath|MB|Selector14~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(2),
	datad => \CPU1|DPath|MB|Selector14~5_combout\,
	combout => \CPU1|DPath|MB|Selector13~6_combout\);

-- Location: LCCOMB_X82_Y40_N22
\CPU1|CU|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Equal11~0_combout\ = (\CPU1|CU|CurrIR\(8) & (!\CPU1|CU|CurrIR\(10) & \CPU1|CU|CurrIR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(8),
	datab => \CPU1|CU|CurrIR\(10),
	datad => \CPU1|CU|CurrIR\(9),
	combout => \CPU1|CU|Equal11~0_combout\);

-- Location: LCCOMB_X83_Y40_N22
\CPU1|DPath|MB|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector14~2_combout\ = (\CPU1|CU|CurrState.Decode~q\ & ((\CPU1|CU|Equal11~0_combout\) # ((\CPU1|CU|CurrState.Execute~q\ & \CPU1|CU|CurrOp.addi~q\)))) # (!\CPU1|CU|CurrState.Decode~q\ & (\CPU1|CU|CurrState.Execute~q\ & 
-- (\CPU1|CU|CurrOp.addi~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Decode~q\,
	datab => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|CU|CurrOp.addi~q\,
	datad => \CPU1|CU|Equal11~0_combout\,
	combout => \CPU1|DPath|MB|Selector14~2_combout\);

-- Location: LCCOMB_X77_Y43_N8
\CPU1|CU|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|WideOr3~combout\ = (\CPU1|CU|CurrState.Fetch~q\) # ((\CPU1|CU|CurrState.WriteBack~q\) # (!\CPU1|CU|CurrState.Reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Fetch~q\,
	datac => \CPU1|CU|CurrState.Reset~q\,
	datad => \CPU1|CU|CurrState.WriteBack~q\,
	combout => \CPU1|CU|WideOr3~combout\);

-- Location: LCCOMB_X74_Y44_N0
\CPU1|address[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[2]~9_combout\ = (\CPU1|CU|WideOr3~combout\ & (\CPU1|CU|CurrPC\(2))) # (!\CPU1|CU|WideOr3~combout\ & ((!\CPU1|CU|CurrSP\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(2),
	datac => \CPU1|CU|CurrSP\(2),
	datad => \CPU1|CU|WideOr3~combout\,
	combout => \CPU1|address[2]~9_combout\);

-- Location: LCCOMB_X77_Y40_N20
\CPU1|DPath|regF|WrDec|Equal7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|WrDec|Equal7~3_combout\ = (\CPU1|CU|Selector72~0_combout\ & (\CPU1|CU|Selector73~1_combout\ & (\CPU1|CU|Selector68~2_combout\ & \CPU1|CU|Selector74~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector72~0_combout\,
	datab => \CPU1|CU|Selector73~1_combout\,
	datac => \CPU1|CU|Selector68~2_combout\,
	datad => \CPU1|CU|Selector74~4_combout\,
	combout => \CPU1|DPath|regF|WrDec|Equal7~3_combout\);

-- Location: FF_X82_Y39_N11
\CPU1|DPath|regF|R7|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector13~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(2));

-- Location: LCCOMB_X77_Y40_N24
\CPU1|DPath|regF|WrDec|Equal7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|WrDec|Equal7~5_combout\ = (\CPU1|CU|Selector72~0_combout\ & (!\CPU1|CU|Selector73~1_combout\ & (\CPU1|CU|Selector68~2_combout\ & !\CPU1|CU|Selector74~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector72~0_combout\,
	datab => \CPU1|CU|Selector73~1_combout\,
	datac => \CPU1|CU|Selector68~2_combout\,
	datad => \CPU1|CU|Selector74~4_combout\,
	combout => \CPU1|DPath|regF|WrDec|Equal7~5_combout\);

-- Location: FF_X82_Y43_N29
\CPU1|DPath|regF|R4|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector13~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(2));

-- Location: LCCOMB_X82_Y40_N30
\CPU1|CU|Selector80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector80~0_combout\ = (!\CPU1|CU|CurrIR\(15) & (\CPU1|CU|CurrIR\(14) & (\CPU1|CU|CurrOp.addi~q\ & \CPU1|CU|CurrState.Execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(15),
	datab => \CPU1|CU|CurrIR\(14),
	datac => \CPU1|CU|CurrOp.addi~q\,
	datad => \CPU1|CU|CurrState.Execute~q\,
	combout => \CPU1|CU|Selector80~0_combout\);

-- Location: LCCOMB_X81_Y40_N12
\CPU1|CU|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector81~0_combout\ = (\CPU1|CU|CurrIR\(4) & ((\CPU1|CU|Selector78~0_combout\) # ((\CPU1|CU|CurrIR\(11) & \CPU1|CU|Selector80~0_combout\)))) # (!\CPU1|CU|CurrIR\(4) & (\CPU1|CU|CurrIR\(11) & (\CPU1|CU|Selector80~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(4),
	datab => \CPU1|CU|CurrIR\(11),
	datac => \CPU1|CU|Selector80~0_combout\,
	datad => \CPU1|CU|Selector78~0_combout\,
	combout => \CPU1|CU|Selector81~0_combout\);

-- Location: LCCOMB_X81_Y40_N30
\CPU1|CU|Selector81~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector81~1_combout\ = (\CPU1|CU|Selector81~0_combout\) # ((\CPU1|CU|CurrState.Decode~q\ & (\CPU1|CU|CurrIR\(11) & \CPU1|CU|NextOp~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Decode~q\,
	datab => \CPU1|CU|CurrIR\(11),
	datac => \CPU1|CU|NextOp~5_combout\,
	datad => \CPU1|CU|Selector81~0_combout\,
	combout => \CPU1|CU|Selector81~1_combout\);

-- Location: LCCOMB_X75_Y42_N14
\CPU1|CU|Selector56~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector56~5_combout\ = (!\CPU1|CU|Equal11~0_combout\ & (\CPU1|CU|CurrIR\(14) & (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|CurrIR\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Equal11~0_combout\,
	datab => \CPU1|CU|CurrIR\(14),
	datac => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|CurrIR\(15),
	combout => \CPU1|CU|Selector56~5_combout\);

-- Location: LCCOMB_X76_Y42_N4
\CPU1|CU|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector58~0_combout\ = (\CPU1|CU|Selector56~3_combout\ & ((\CPU1|CU|CurrOffset\(5)) # ((\CPU1|CU|CurrIR\(5) & \CPU1|CU|Selector56~5_combout\)))) # (!\CPU1|CU|Selector56~3_combout\ & (\CPU1|CU|CurrIR\(5) & ((\CPU1|CU|Selector56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector56~3_combout\,
	datab => \CPU1|CU|CurrIR\(5),
	datac => \CPU1|CU|CurrOffset\(5),
	datad => \CPU1|CU|Selector56~5_combout\,
	combout => \CPU1|CU|Selector58~0_combout\);

-- Location: FF_X76_Y42_N5
\CPU1|CU|CurrOffset[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector58~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOffset\(5));

-- Location: LCCOMB_X76_Y42_N12
\CPU1|CU|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector12~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrIR\(3))))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|Selector12~1_combout\ & (\CPU1|CU|CurrState.Reset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector12~1_combout\,
	datab => \CPU1|CU|CurrState.Reset~q\,
	datac => \CPU1|CU|CurrPC[14]~8_combout\,
	datad => \CPU1|CU|CurrIR\(3),
	combout => \CPU1|CU|Selector12~2_combout\);

-- Location: FF_X76_Y42_N13
\CPU1|CU|CurrPC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector12~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(3));

-- Location: LCCOMB_X77_Y44_N20
\CPU1|CU|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector14~0_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & (((\CPU1|CU|CurrPC[14]~4_combout\)))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & ((\CPU1|CU|CurrPC[14]~4_combout\ & (\CPU1|CU|Add0~2_combout\)) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- ((\CPU1|CU|CurrPC\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Add0~2_combout\,
	datab => \CPU1|CU|CurrPC[14]~7_combout\,
	datac => \CPU1|CU|CurrPC\(1),
	datad => \CPU1|CU|CurrPC[14]~4_combout\,
	combout => \CPU1|CU|Selector14~0_combout\);

-- Location: LCCOMB_X77_Y38_N24
\RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\ = (!\CPU1|address[13]~2_combout\ & ((\CPU1|CU|Mux16~1_combout\ & ((\CPU1|address[14]~0_combout\))) # (!\CPU1|CU|Mux16~1_combout\ & (\CPU1|DPath|regF|muxA|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mux16~1_combout\,
	datab => \CPU1|address[13]~2_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux1~4_combout\,
	datad => \CPU1|address[14]~0_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\);

-- Location: LCCOMB_X82_Y40_N24
\CPU1|CU|Selector84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector84~0_combout\ = (\CPU1|CU|CurrIR\(8) & ((\CPU1|CU|Selector80~0_combout\) # ((\CPU1|CU|CurrIR\(1) & \CPU1|CU|Selector78~0_combout\)))) # (!\CPU1|CU|CurrIR\(8) & (\CPU1|CU|CurrIR\(1) & ((\CPU1|CU|Selector78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(8),
	datab => \CPU1|CU|CurrIR\(1),
	datac => \CPU1|CU|Selector80~0_combout\,
	datad => \CPU1|CU|Selector78~0_combout\,
	combout => \CPU1|CU|Selector84~0_combout\);

-- Location: LCCOMB_X82_Y40_N6
\CPU1|CU|Selector84~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector84~1_combout\ = (\CPU1|CU|Selector84~0_combout\) # ((\CPU1|CU|CurrState.Decode~q\ & \CPU1|CU|NextOp~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Decode~q\,
	datac => \CPU1|CU|NextOp~5_combout\,
	datad => \CPU1|CU|Selector84~0_combout\,
	combout => \CPU1|CU|Selector84~1_combout\);

-- Location: LCCOMB_X77_Y40_N26
\CPU1|DPath|regF|WrDec|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|WrDec|Equal7~0_combout\ = (\CPU1|CU|Selector72~0_combout\ & (!\CPU1|CU|Selector73~1_combout\ & (\CPU1|CU|Selector68~2_combout\ & \CPU1|CU|Selector74~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector72~0_combout\,
	datab => \CPU1|CU|Selector73~1_combout\,
	datac => \CPU1|CU|Selector68~2_combout\,
	datad => \CPU1|CU|Selector74~4_combout\,
	combout => \CPU1|DPath|regF|WrDec|Equal7~0_combout\);

-- Location: FF_X82_Y43_N31
\CPU1|DPath|regF|R5|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector12~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(3));

-- Location: FF_X82_Y43_N21
\CPU1|DPath|regF|R4|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector12~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(3));

-- Location: LCCOMB_X82_Y43_N20
\CPU1|DPath|regF|muxB|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux12~0_combout\ = (\CPU1|CU|Selector84~1_combout\ & (((\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & ((\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R6|data\(3))) # (!\CPU1|CU|Selector83~1_combout\ & 
-- ((\CPU1|DPath|regF|R4|data\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(3),
	datab => \CPU1|CU|Selector84~1_combout\,
	datac => \CPU1|DPath|regF|R4|data\(3),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux12~0_combout\);

-- Location: LCCOMB_X82_Y43_N30
\CPU1|DPath|regF|muxB|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux12~1_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux12~0_combout\ & (\CPU1|DPath|regF|R7|data\(3))) # (!\CPU1|DPath|regF|muxB|Mux12~0_combout\ & ((\CPU1|DPath|regF|R5|data\(3)))))) # 
-- (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R7|data\(3),
	datab => \CPU1|CU|Selector84~1_combout\,
	datac => \CPU1|DPath|regF|R5|data\(3),
	datad => \CPU1|DPath|regF|muxB|Mux12~0_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux12~1_combout\);

-- Location: FF_X81_Y41_N1
\CPU1|DPath|regF|R3|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector12~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(3));

-- Location: LCCOMB_X77_Y40_N14
\CPU1|DPath|regF|WrDec|Equal7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|WrDec|Equal7~2_combout\ = (!\CPU1|CU|Selector72~0_combout\ & (!\CPU1|CU|Selector73~1_combout\ & (\CPU1|CU|Selector68~2_combout\ & \CPU1|CU|Selector74~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector72~0_combout\,
	datab => \CPU1|CU|Selector73~1_combout\,
	datac => \CPU1|CU|Selector68~2_combout\,
	datad => \CPU1|CU|Selector74~4_combout\,
	combout => \CPU1|DPath|regF|WrDec|Equal7~2_combout\);

-- Location: FF_X82_Y39_N13
\CPU1|DPath|regF|R1|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector12~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(3));

-- Location: LCCOMB_X81_Y41_N16
\CPU1|DPath|regF|muxB|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux12~2_combout\ = (\CPU1|CU|Selector83~1_combout\ & (((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & ((\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|R1|data\(3)))) # (!\CPU1|CU|Selector84~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(3),
	datab => \CPU1|DPath|regF|R1|data\(3),
	datac => \CPU1|CU|Selector83~1_combout\,
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux12~2_combout\);

-- Location: LCCOMB_X81_Y41_N0
\CPU1|DPath|regF|muxB|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux12~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux12~2_combout\ & ((\CPU1|DPath|regF|R3|data\(3)))) # (!\CPU1|DPath|regF|muxB|Mux12~2_combout\ & (\CPU1|DPath|regF|R2|data\(3))))) # 
-- (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(3),
	datab => \CPU1|CU|Selector83~1_combout\,
	datac => \CPU1|DPath|regF|R3|data\(3),
	datad => \CPU1|DPath|regF|muxB|Mux12~2_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux12~3_combout\);

-- Location: LCCOMB_X80_Y42_N0
\CPU1|DPath|MB|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector12~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux12~1_combout\)) # (!\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux12~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector71~0_combout\,
	datab => \CPU1|CU|Selector82~0_combout\,
	datac => \CPU1|DPath|regF|muxB|Mux12~1_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux12~3_combout\,
	combout => \CPU1|DPath|MB|Selector12~0_combout\);

-- Location: LCCOMB_X80_Y42_N14
\CPU1|DPath|MB|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector12~1_combout\ = (\CPU1|DPath|MB|Selector12~0_combout\) # ((\CPU1|CU|CurrIR\(3) & \CPU1|DPath|MB|Selector14~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(3),
	datac => \CPU1|DPath|MB|Selector14~5_combout\,
	datad => \CPU1|DPath|MB|Selector12~0_combout\,
	combout => \CPU1|DPath|MB|Selector12~1_combout\);

-- Location: LCCOMB_X77_Y42_N28
\Data_bus[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[3]~25_combout\ = (\CPU1|CU|CurrPC\(3) & (((\CPU1|DPath|MB|Selector12~1_combout\) # (!\CPU1|CU|st_op~3_combout\)))) # (!\CPU1|CU|CurrPC\(3) & (!\CPU1|CU|PCd_EN~0_combout\ & ((\CPU1|DPath|MB|Selector12~1_combout\) # (!\CPU1|CU|st_op~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(3),
	datab => \CPU1|CU|PCd_EN~0_combout\,
	datac => \CPU1|CU|st_op~3_combout\,
	datad => \CPU1|DPath|MB|Selector12~1_combout\,
	combout => \Data_bus[3]~25_combout\);

-- Location: LCCOMB_X77_Y42_N10
\Data_bus[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[3]~26_combout\ = ((\Data_bus[3]~25_combout\ & \Data_bus[3]~24_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_bus[3]~25_combout\,
	datac => \Data_bus[0]~4_combout\,
	datad => \Data_bus[3]~24_combout\,
	combout => \Data_bus[3]~26_combout\);

-- Location: LCCOMB_X82_Y44_N16
\CPU1|DPath|MD|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector12~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & ((\Data_bus[3]~26_combout\))) # (!\CPU1|CU|Selector70~1_combout\ & (\CPU1|DPath|ALU1|Mux3~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~10_combout\,
	datab => \CPU1|CU|Selector70~1_combout\,
	datad => \Data_bus[3]~26_combout\,
	combout => \CPU1|DPath|MD|Selector12~0_combout\);

-- Location: FF_X82_Y39_N27
\CPU1|DPath|regF|R7|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector12~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(3));

-- Location: LCCOMB_X81_Y40_N8
\CPU1|DPath|regF|muxA|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux12~0_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & ((\CPU1|CU|Selector80~2_combout\ & (\CPU1|DPath|regF|R6|data\(3))) # (!\CPU1|CU|Selector80~2_combout\ & 
-- ((\CPU1|DPath|regF|R4|data\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(3),
	datab => \CPU1|DPath|regF|R4|data\(3),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux12~0_combout\);

-- Location: LCCOMB_X80_Y42_N4
\CPU1|DPath|regF|muxA|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux12~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux12~0_combout\ & ((\CPU1|DPath|regF|R7|data\(3)))) # (!\CPU1|DPath|regF|muxA|Mux12~0_combout\ & (\CPU1|DPath|regF|R5|data\(3))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(3),
	datab => \CPU1|DPath|regF|R7|data\(3),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux12~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux12~1_combout\);

-- Location: FF_X81_Y39_N9
\CPU1|DPath|regF|R2|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector12~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(3));

-- Location: LCCOMB_X80_Y42_N18
\CPU1|DPath|regF|muxA|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux12~2_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|R1|data\(3)) # (\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & (\CPU1|DPath|regF|R0|data\(3) & ((!\CPU1|CU|Selector80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(3),
	datab => \CPU1|DPath|regF|R1|data\(3),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux12~2_combout\);

-- Location: LCCOMB_X80_Y42_N20
\CPU1|DPath|regF|muxA|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux12~3_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux12~2_combout\ & (\CPU1|DPath|regF|R3|data\(3))) # (!\CPU1|DPath|regF|muxA|Mux12~2_combout\ & ((\CPU1|DPath|regF|R2|data\(3)))))) # 
-- (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|muxA|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(3),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|R2|data\(3),
	datad => \CPU1|DPath|regF|muxA|Mux12~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux12~3_combout\);

-- Location: LCCOMB_X80_Y42_N22
\CPU1|DPath|regF|muxA|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux12~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux12~1_combout\)) # (!\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux12~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux12~3_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux12~4_combout\);

-- Location: LCCOMB_X74_Y41_N6
\CPU1|CU|CurrSP[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[3]~24_combout\ = (\CPU1|CU|CurrSP\(3) & (\CPU1|CU|CurrSP[2]~23\ $ (GND))) # (!\CPU1|CU|CurrSP\(3) & (!\CPU1|CU|CurrSP[2]~23\ & VCC))
-- \CPU1|CU|CurrSP[3]~25\ = CARRY((\CPU1|CU|CurrSP\(3) & !\CPU1|CU|CurrSP[2]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(3),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[2]~23\,
	combout => \CPU1|CU|CurrSP[3]~24_combout\,
	cout => \CPU1|CU|CurrSP[3]~25\);

-- Location: LCCOMB_X73_Y42_N2
\CPU1|CU|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~2_combout\ = (\CPU1|CU|CurrSP\(1) & ((\CPU1|CU|Add1~1\) # (GND))) # (!\CPU1|CU|CurrSP\(1) & (!\CPU1|CU|Add1~1\))
-- \CPU1|CU|Add1~3\ = CARRY((\CPU1|CU|CurrSP\(1)) # (!\CPU1|CU|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(1),
	datad => VCC,
	cin => \CPU1|CU|Add1~1\,
	combout => \CPU1|CU|Add1~2_combout\,
	cout => \CPU1|CU|Add1~3\);

-- Location: LCCOMB_X73_Y42_N4
\CPU1|CU|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~4_combout\ = (\CPU1|CU|CurrSP\(2) & (!\CPU1|CU|Add1~3\ & VCC)) # (!\CPU1|CU|CurrSP\(2) & (\CPU1|CU|Add1~3\ $ (GND)))
-- \CPU1|CU|Add1~5\ = CARRY((!\CPU1|CU|CurrSP\(2) & !\CPU1|CU|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(2),
	datad => VCC,
	cin => \CPU1|CU|Add1~3\,
	combout => \CPU1|CU|Add1~4_combout\,
	cout => \CPU1|CU|Add1~5\);

-- Location: LCCOMB_X73_Y42_N6
\CPU1|CU|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~6_combout\ = (\CPU1|CU|CurrSP\(3) & ((\CPU1|CU|Add1~5\) # (GND))) # (!\CPU1|CU|CurrSP\(3) & (!\CPU1|CU|Add1~5\))
-- \CPU1|CU|Add1~7\ = CARRY((\CPU1|CU|CurrSP\(3)) # (!\CPU1|CU|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(3),
	datad => VCC,
	cin => \CPU1|CU|Add1~5\,
	combout => \CPU1|CU|Add1~6_combout\,
	cout => \CPU1|CU|Add1~7\);

-- Location: LCCOMB_X74_Y42_N30
\CPU1|CU|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~39_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Decode~q\,
	datac => \CPU1|CU|Add1~6_combout\,
	combout => \CPU1|CU|Add1~39_combout\);

-- Location: FF_X74_Y41_N7
\CPU1|CU|CurrSP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[3]~24_combout\,
	asdata => \CPU1|CU|Add1~39_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(3));

-- Location: LCCOMB_X74_Y42_N10
\CPU1|address[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[3]~11_combout\ = (\CPU1|CU|WideOr3~combout\ & (\CPU1|CU|CurrPC\(3))) # (!\CPU1|CU|WideOr3~combout\ & ((!\CPU1|CU|CurrSP\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(3),
	datac => \CPU1|CU|CurrSP\(3),
	datad => \CPU1|CU|WideOr3~combout\,
	combout => \CPU1|address[3]~11_combout\);

-- Location: LCCOMB_X77_Y42_N30
\CPU1|address[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[3]~12_combout\ = (\CPU1|CU|Mux16~1_combout\ & ((\CPU1|address[3]~11_combout\))) # (!\CPU1|CU|Mux16~1_combout\ & (\CPU1|DPath|regF|muxA|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|regF|muxA|Mux12~4_combout\,
	datac => \CPU1|CU|Mux16~1_combout\,
	datad => \CPU1|address[3]~11_combout\,
	combout => \CPU1|address[3]~12_combout\);

-- Location: LCCOMB_X74_Y44_N24
\CPU1|address[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[4]~13_combout\ = (\CPU1|CU|WideOr3~combout\ & (\CPU1|CU|CurrPC\(4))) # (!\CPU1|CU|WideOr3~combout\ & ((!\CPU1|CU|CurrSP\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(4),
	datac => \CPU1|CU|CurrSP\(4),
	datad => \CPU1|CU|WideOr3~combout\,
	combout => \CPU1|address[4]~13_combout\);

-- Location: LCCOMB_X84_Y42_N16
\CPU1|DPath|ALU1|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux3~2_combout\ = (\CPU1|CU|Selector76~2_combout\) # ((\CPU1|CU|Selector77~0_combout\ & \CPU1|CU|Selector78~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|CU|Selector76~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux3~2_combout\);

-- Location: LCCOMB_X79_Y39_N0
\CPU1|DPath|ALU1|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux3~3_combout\ = (\CPU1|CU|Selector78~0_combout\ & (\CPU1|CU|CurrIR\(8) & (!\CPU1|CU|CurrIR\(9) & \CPU1|CU|Selector76~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~0_combout\,
	datab => \CPU1|CU|CurrIR\(8),
	datac => \CPU1|CU|CurrIR\(9),
	datad => \CPU1|CU|Selector76~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux3~3_combout\);

-- Location: LCCOMB_X80_Y45_N26
\CPU1|DPath|ALU1|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux6~6_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux10~4_combout\) # ((\CPU1|DPath|ALU1|Mux3~2_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (((\CPU1|DPath|regF|muxA|Mux9~4_combout\ & 
-- !\CPU1|DPath|ALU1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux10~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux9~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux3~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux6~6_combout\);

-- Location: LCCOMB_X75_Y44_N8
\CPU1|CU|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~8_combout\ = (\CPU1|CU|CurrPC\(4) & (\CPU1|CU|Add0~7\ $ (GND))) # (!\CPU1|CU|CurrPC\(4) & (!\CPU1|CU|Add0~7\ & VCC))
-- \CPU1|CU|Add0~9\ = CARRY((\CPU1|CU|CurrPC\(4) & !\CPU1|CU|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(4),
	datad => VCC,
	cin => \CPU1|CU|Add0~7\,
	combout => \CPU1|CU|Add0~8_combout\,
	cout => \CPU1|CU|Add0~9\);

-- Location: LCCOMB_X75_Y44_N10
\CPU1|CU|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~10_combout\ = (\CPU1|CU|CurrPC\(5) & (!\CPU1|CU|Add0~9\)) # (!\CPU1|CU|CurrPC\(5) & ((\CPU1|CU|Add0~9\) # (GND)))
-- \CPU1|CU|Add0~11\ = CARRY((!\CPU1|CU|Add0~9\) # (!\CPU1|CU|CurrPC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(5),
	datad => VCC,
	cin => \CPU1|CU|Add0~9\,
	combout => \CPU1|CU|Add0~10_combout\,
	cout => \CPU1|CU|Add0~11\);

-- Location: LCCOMB_X75_Y44_N12
\CPU1|CU|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~12_combout\ = (\CPU1|CU|CurrPC\(6) & (\CPU1|CU|Add0~11\ $ (GND))) # (!\CPU1|CU|CurrPC\(6) & (!\CPU1|CU|Add0~11\ & VCC))
-- \CPU1|CU|Add0~13\ = CARRY((\CPU1|CU|CurrPC\(6) & !\CPU1|CU|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(6),
	datad => VCC,
	cin => \CPU1|CU|Add0~11\,
	combout => \CPU1|CU|Add0~12_combout\,
	cout => \CPU1|CU|Add0~13\);

-- Location: LCCOMB_X76_Y42_N22
\CPU1|CU|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector57~0_combout\ = (\CPU1|CU|Selector56~3_combout\ & ((\CPU1|CU|CurrOffset\(6)) # ((\CPU1|CU|CurrIR\(6) & \CPU1|CU|Selector56~5_combout\)))) # (!\CPU1|CU|Selector56~3_combout\ & (\CPU1|CU|CurrIR\(6) & ((\CPU1|CU|Selector56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector56~3_combout\,
	datab => \CPU1|CU|CurrIR\(6),
	datac => \CPU1|CU|CurrOffset\(6),
	datad => \CPU1|CU|Selector56~5_combout\,
	combout => \CPU1|CU|Selector57~0_combout\);

-- Location: FF_X76_Y42_N23
\CPU1|CU|CurrOffset[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector57~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOffset\(6));

-- Location: LCCOMB_X76_Y44_N10
\CPU1|CU|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~10_combout\ = (\CPU1|CU|CurrPC\(5) & ((\CPU1|CU|CurrOffset\(5) & (\CPU1|CU|Add3~9\ & VCC)) # (!\CPU1|CU|CurrOffset\(5) & (!\CPU1|CU|Add3~9\)))) # (!\CPU1|CU|CurrPC\(5) & ((\CPU1|CU|CurrOffset\(5) & (!\CPU1|CU|Add3~9\)) # 
-- (!\CPU1|CU|CurrOffset\(5) & ((\CPU1|CU|Add3~9\) # (GND)))))
-- \CPU1|CU|Add3~11\ = CARRY((\CPU1|CU|CurrPC\(5) & (!\CPU1|CU|CurrOffset\(5) & !\CPU1|CU|Add3~9\)) # (!\CPU1|CU|CurrPC\(5) & ((!\CPU1|CU|Add3~9\) # (!\CPU1|CU|CurrOffset\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(5),
	datab => \CPU1|CU|CurrOffset\(5),
	datad => VCC,
	cin => \CPU1|CU|Add3~9\,
	combout => \CPU1|CU|Add3~10_combout\,
	cout => \CPU1|CU|Add3~11\);

-- Location: LCCOMB_X76_Y44_N12
\CPU1|CU|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~12_combout\ = ((\CPU1|CU|CurrPC\(6) $ (\CPU1|CU|CurrOffset\(6) $ (!\CPU1|CU|Add3~11\)))) # (GND)
-- \CPU1|CU|Add3~13\ = CARRY((\CPU1|CU|CurrPC\(6) & ((\CPU1|CU|CurrOffset\(6)) # (!\CPU1|CU|Add3~11\))) # (!\CPU1|CU|CurrPC\(6) & (\CPU1|CU|CurrOffset\(6) & !\CPU1|CU|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(6),
	datab => \CPU1|CU|CurrOffset\(6),
	datad => VCC,
	cin => \CPU1|CU|Add3~11\,
	combout => \CPU1|CU|Add3~12_combout\,
	cout => \CPU1|CU|Add3~13\);

-- Location: LCCOMB_X76_Y41_N12
\CPU1|CU|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector9~0_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & (((\CPU1|CU|CurrPC[14]~7_combout\)))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|CurrPC[14]~7_combout\ & ((\Data_bus[6]~11_combout\))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & 
-- (\CPU1|CU|CurrPC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~4_combout\,
	datab => \CPU1|CU|CurrPC\(6),
	datac => \Data_bus[6]~11_combout\,
	datad => \CPU1|CU|CurrPC[14]~7_combout\,
	combout => \CPU1|CU|Selector9~0_combout\);

-- Location: LCCOMB_X76_Y41_N6
\CPU1|CU|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector9~1_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|Selector9~0_combout\ & ((\CPU1|CU|Add3~12_combout\))) # (!\CPU1|CU|Selector9~0_combout\ & (\CPU1|CU|Add0~12_combout\)))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- (((\CPU1|CU|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~4_combout\,
	datab => \CPU1|CU|Add0~12_combout\,
	datac => \CPU1|CU|Add3~12_combout\,
	datad => \CPU1|CU|Selector9~0_combout\,
	combout => \CPU1|CU|Selector9~1_combout\);

-- Location: LCCOMB_X76_Y41_N14
\CPU1|CU|Selector9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector9~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrIR\(6))))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrState.Reset~q\ & ((\CPU1|CU|Selector9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~8_combout\,
	datab => \CPU1|CU|CurrState.Reset~q\,
	datac => \CPU1|CU|CurrIR\(6),
	datad => \CPU1|CU|Selector9~1_combout\,
	combout => \CPU1|CU|Selector9~2_combout\);

-- Location: FF_X76_Y41_N15
\CPU1|CU|CurrPC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector9~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(6));

-- Location: LCCOMB_X77_Y42_N24
\Data_bus[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[6]~10_combout\ = (\CPU1|CU|st_op~3_combout\ & (\CPU1|DPath|MB|Selector9~1_combout\ & ((\CPU1|CU|CurrPC\(6)) # (!\CPU1|CU|PCd_EN~0_combout\)))) # (!\CPU1|CU|st_op~3_combout\ & ((\CPU1|CU|CurrPC\(6)) # ((!\CPU1|CU|PCd_EN~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|st_op~3_combout\,
	datab => \CPU1|CU|CurrPC\(6),
	datac => \CPU1|CU|PCd_EN~0_combout\,
	datad => \CPU1|DPath|MB|Selector9~1_combout\,
	combout => \Data_bus[6]~10_combout\);

-- Location: LCCOMB_X77_Y41_N14
\Data_bus[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[6]~11_combout\ = ((\Data_bus[6]~10_combout\ & \Data_bus[6]~9_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_bus[0]~4_combout\,
	datac => \Data_bus[6]~10_combout\,
	datad => \Data_bus[6]~9_combout\,
	combout => \Data_bus[6]~11_combout\);

-- Location: LCCOMB_X74_Y42_N16
\CPU1|address[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[7]~19_combout\ = (\CPU1|CU|WideOr3~combout\ & ((!\CPU1|CU|CurrPC\(7)))) # (!\CPU1|CU|WideOr3~combout\ & (!\CPU1|CU|CurrSP\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(7),
	datac => \CPU1|CU|CurrPC\(7),
	datad => \CPU1|CU|WideOr3~combout\,
	combout => \CPU1|address[7]~19_combout\);

-- Location: LCCOMB_X74_Y42_N6
\CPU1|address[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[8]~21_combout\ = (\CPU1|CU|WideOr3~combout\ & ((\CPU1|CU|CurrPC\(8)))) # (!\CPU1|CU|WideOr3~combout\ & (!\CPU1|CU|CurrSP\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(8),
	datac => \CPU1|CU|CurrPC\(8),
	datad => \CPU1|CU|WideOr3~combout\,
	combout => \CPU1|address[8]~21_combout\);

-- Location: LCCOMB_X77_Y42_N26
\CPU1|address[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[8]~22_combout\ = (\CPU1|CU|Mux16~1_combout\ & ((\CPU1|address[8]~21_combout\))) # (!\CPU1|CU|Mux16~1_combout\ & (\CPU1|DPath|regF|muxA|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|regF|muxA|Mux7~4_combout\,
	datac => \CPU1|CU|Mux16~1_combout\,
	datad => \CPU1|address[8]~21_combout\,
	combout => \CPU1|address[8]~22_combout\);

-- Location: LCCOMB_X83_Y40_N2
\CPU1|DPath|MB|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector6~2_combout\ = (\CPU1|CU|CurrState.Execute~q\ & ((\CPU1|DPath|MB|Selector7~2_combout\) # ((\CPU1|DPath|MB|Selector7~3_combout\ & \CPU1|CU|CurrIR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector7~2_combout\,
	datab => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|DPath|MB|Selector7~3_combout\,
	datad => \CPU1|CU|CurrIR\(1),
	combout => \CPU1|DPath|MB|Selector6~2_combout\);

-- Location: LCCOMB_X83_Y40_N0
\CPU1|DPath|MB|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector6~1_combout\ = (\CPU1|CU|Selector76~0_combout\ & ((\CPU1|CU|CurrIR\(10) & ((\CPU1|CU|CurrIR\(1)))) # (!\CPU1|CU|CurrIR\(10) & (\CPU1|CU|CurrIR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(10),
	datab => \CPU1|CU|Selector76~0_combout\,
	datac => \CPU1|CU|CurrIR\(7),
	datad => \CPU1|CU|CurrIR\(1),
	combout => \CPU1|DPath|MB|Selector6~1_combout\);

-- Location: LCCOMB_X83_Y40_N16
\CPU1|DPath|MB|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector6~3_combout\ = (\CPU1|DPath|MB|Selector6~0_combout\) # ((\CPU1|CU|Selector71~0_combout\ & ((\CPU1|DPath|MB|Selector6~2_combout\) # (\CPU1|DPath|MB|Selector6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector6~0_combout\,
	datab => \CPU1|DPath|MB|Selector6~2_combout\,
	datac => \CPU1|CU|Selector71~0_combout\,
	datad => \CPU1|DPath|MB|Selector6~1_combout\,
	combout => \CPU1|DPath|MB|Selector6~3_combout\);

-- Location: LCCOMB_X77_Y44_N26
\Data_bus[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[9]~31_combout\ = (\CPU1|CU|CurrPC\(9) & (((\CPU1|DPath|MB|Selector6~3_combout\) # (!\CPU1|CU|st_op~3_combout\)))) # (!\CPU1|CU|CurrPC\(9) & (!\CPU1|CU|PCd_EN~0_combout\ & ((\CPU1|DPath|MB|Selector6~3_combout\) # (!\CPU1|CU|st_op~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(9),
	datab => \CPU1|CU|PCd_EN~0_combout\,
	datac => \CPU1|CU|st_op~3_combout\,
	datad => \CPU1|DPath|MB|Selector6~3_combout\,
	combout => \Data_bus[9]~31_combout\);

-- Location: LCCOMB_X77_Y44_N4
\Data_bus[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[9]~32_combout\ = ((\Data_bus[9]~31_combout\ & \Data_bus[9]~30_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[0]~4_combout\,
	datac => \Data_bus[9]~31_combout\,
	datad => \Data_bus[9]~30_combout\,
	combout => \Data_bus[9]~32_combout\);

-- Location: LCCOMB_X75_Y44_N18
\CPU1|CU|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~18_combout\ = (\CPU1|CU|CurrPC\(9) & (!\CPU1|CU|Add0~17\)) # (!\CPU1|CU|CurrPC\(9) & ((\CPU1|CU|Add0~17\) # (GND)))
-- \CPU1|CU|Add0~19\ = CARRY((!\CPU1|CU|Add0~17\) # (!\CPU1|CU|CurrPC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(9),
	datad => VCC,
	cin => \CPU1|CU|Add0~17\,
	combout => \CPU1|CU|Add0~18_combout\,
	cout => \CPU1|CU|Add0~19\);

-- Location: LCCOMB_X77_Y44_N28
\CPU1|CU|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector6~0_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & (((\CPU1|CU|CurrPC[14]~4_combout\)))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & ((\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|Add0~18_combout\))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- (\CPU1|CU|CurrPC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(9),
	datab => \CPU1|CU|CurrPC[14]~7_combout\,
	datac => \CPU1|CU|Add0~18_combout\,
	datad => \CPU1|CU|CurrPC[14]~4_combout\,
	combout => \CPU1|CU|Selector6~0_combout\);

-- Location: LCCOMB_X77_Y44_N2
\CPU1|CU|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector6~1_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & ((\CPU1|CU|Selector6~0_combout\ & (\CPU1|CU|Add3~18_combout\)) # (!\CPU1|CU|Selector6~0_combout\ & ((\Data_bus[9]~32_combout\))))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & 
-- (((\CPU1|CU|Selector6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Add3~18_combout\,
	datab => \CPU1|CU|CurrPC[14]~7_combout\,
	datac => \Data_bus[9]~32_combout\,
	datad => \CPU1|CU|Selector6~0_combout\,
	combout => \CPU1|CU|Selector6~1_combout\);

-- Location: LCCOMB_X77_Y44_N12
\CPU1|CU|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector6~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrIR\(9))))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrState.Reset~q\ & ((\CPU1|CU|Selector6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Reset~q\,
	datab => \CPU1|CU|CurrPC[14]~8_combout\,
	datac => \CPU1|CU|CurrIR\(9),
	datad => \CPU1|CU|Selector6~1_combout\,
	combout => \CPU1|CU|Selector6~2_combout\);

-- Location: FF_X77_Y44_N13
\CPU1|CU|CurrPC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector6~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(9));

-- Location: LCCOMB_X74_Y44_N28
\CPU1|address[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[9]~23_combout\ = (\CPU1|CU|WideOr3~combout\ & ((\CPU1|CU|CurrPC\(9)))) # (!\CPU1|CU|WideOr3~combout\ & (!\CPU1|CU|CurrSP\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|WideOr3~combout\,
	datac => \CPU1|CU|CurrSP\(9),
	datad => \CPU1|CU|CurrPC\(9),
	combout => \CPU1|address[9]~23_combout\);

-- Location: LCCOMB_X74_Y44_N22
\CPU1|address[10]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[10]~26_combout\ = (\CPU1|CU|Mux16~1_combout\ & (\CPU1|address[10]~25_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|address[10]~25_combout\,
	datac => \CPU1|CU|Mux16~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux5~4_combout\,
	combout => \CPU1|address[10]~26_combout\);

-- Location: FF_X79_Y43_N13
\CPU1|DPath|regF|R7|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector4~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(11));

-- Location: LCCOMB_X79_Y43_N20
\CPU1|DPath|regF|muxA|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux4~1_combout\ = (\CPU1|DPath|regF|muxA|Mux4~0_combout\ & (((\CPU1|DPath|regF|R7|data\(11)) # (!\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|DPath|regF|muxA|Mux4~0_combout\ & (\CPU1|DPath|regF|R5|data\(11) & 
-- (\CPU1|CU|Selector81~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux4~0_combout\,
	datab => \CPU1|DPath|regF|R5|data\(11),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|DPath|regF|R7|data\(11),
	combout => \CPU1|DPath|regF|muxA|Mux4~1_combout\);

-- Location: LCCOMB_X79_Y43_N8
\CPU1|DPath|regF|muxA|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux4~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux4~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux4~3_combout\,
	datab => \CPU1|CU|Selector79~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux4~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux4~4_combout\);

-- Location: LCCOMB_X75_Y42_N10
\CPU1|address[11]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[11]~28_combout\ = (\CPU1|CU|Mux16~1_combout\ & (\CPU1|address[11]~27_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|address[11]~27_combout\,
	datac => \CPU1|CU|Mux16~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux4~4_combout\,
	combout => \CPU1|address[11]~28_combout\);

-- Location: LCCOMB_X80_Y44_N20
\CPU1|CU|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector75~0_combout\ = (\CPU1|CU|CurrIR\(10) & \CPU1|CU|Selector78~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrIR\(10),
	datad => \CPU1|CU|Selector78~0_combout\,
	combout => \CPU1|CU|Selector75~0_combout\);

-- Location: FF_X81_Y38_N25
\CPU1|DPath|regF|R5|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|MD|Selector11~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(4));

-- Location: FF_X82_Y39_N31
\CPU1|DPath|regF|R7|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector11~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(4));

-- Location: FF_X80_Y40_N17
\CPU1|DPath|regF|R4|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector11~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(4));

-- Location: LCCOMB_X80_Y40_N16
\CPU1|DPath|regF|muxB|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux11~0_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R6|data\(4)) # ((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|R4|data\(4) & !\CPU1|CU|Selector84~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(4),
	datab => \CPU1|CU|Selector83~1_combout\,
	datac => \CPU1|DPath|regF|R4|data\(4),
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux11~0_combout\);

-- Location: LCCOMB_X80_Y40_N28
\CPU1|DPath|regF|muxB|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux11~1_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux11~0_combout\ & ((\CPU1|DPath|regF|R7|data\(4)))) # (!\CPU1|DPath|regF|muxB|Mux11~0_combout\ & (\CPU1|DPath|regF|R5|data\(4))))) # 
-- (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector84~1_combout\,
	datab => \CPU1|DPath|regF|R5|data\(4),
	datac => \CPU1|DPath|regF|R7|data\(4),
	datad => \CPU1|DPath|regF|muxB|Mux11~0_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux11~1_combout\);

-- Location: FF_X82_Y39_N1
\CPU1|DPath|regF|R1|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector11~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(4));

-- Location: LCCOMB_X81_Y41_N20
\CPU1|DPath|regF|muxB|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux11~2_combout\ = (\CPU1|CU|Selector83~1_combout\ & (((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & ((\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|R1|data\(4)))) # (!\CPU1|CU|Selector84~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(4),
	datab => \CPU1|DPath|regF|R1|data\(4),
	datac => \CPU1|CU|Selector83~1_combout\,
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux11~2_combout\);

-- Location: LCCOMB_X81_Y41_N18
\CPU1|DPath|regF|muxB|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux11~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux11~2_combout\ & (\CPU1|DPath|regF|R3|data\(4))) # (!\CPU1|DPath|regF|muxB|Mux11~2_combout\ & ((\CPU1|DPath|regF|R2|data\(4)))))) # 
-- (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(4),
	datab => \CPU1|CU|Selector83~1_combout\,
	datac => \CPU1|DPath|regF|R2|data\(4),
	datad => \CPU1|DPath|regF|muxB|Mux11~2_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux11~3_combout\);

-- Location: LCCOMB_X80_Y42_N30
\CPU1|DPath|MB|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector11~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux11~1_combout\)) # (!\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux11~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector71~0_combout\,
	datab => \CPU1|CU|Selector82~0_combout\,
	datac => \CPU1|DPath|regF|muxB|Mux11~1_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux11~3_combout\,
	combout => \CPU1|DPath|MB|Selector11~0_combout\);

-- Location: LCCOMB_X80_Y42_N24
\CPU1|DPath|MB|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector11~1_combout\ = (\CPU1|DPath|MB|Selector11~0_combout\) # ((\CPU1|CU|CurrIR\(4) & \CPU1|DPath|MB|Selector14~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(4),
	datab => \CPU1|DPath|MB|Selector14~5_combout\,
	datac => \CPU1|DPath|MB|Selector11~0_combout\,
	combout => \CPU1|DPath|MB|Selector11~1_combout\);

-- Location: LCCOMB_X77_Y41_N10
\Data_bus[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[4]~3_combout\ = (\CPU1|CU|st_op~3_combout\ & (\CPU1|DPath|MB|Selector11~1_combout\ & ((\CPU1|CU|CurrPC\(4)) # (!\CPU1|CU|PCd_EN~0_combout\)))) # (!\CPU1|CU|st_op~3_combout\ & ((\CPU1|CU|CurrPC\(4)) # ((!\CPU1|CU|PCd_EN~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|st_op~3_combout\,
	datab => \CPU1|CU|CurrPC\(4),
	datac => \CPU1|DPath|MB|Selector11~1_combout\,
	datad => \CPU1|CU|PCd_EN~0_combout\,
	combout => \Data_bus[4]~3_combout\);

-- Location: LCCOMB_X81_Y40_N22
\CPU1|CU|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector43~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[4]~2_combout\ & \Data_bus[4]~3_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[4]~2_combout\,
	datab => \Data_bus[0]~4_combout\,
	datac => \CPU1|CU|CurrState.Fetch~q\,
	datad => \Data_bus[4]~3_combout\,
	combout => \CPU1|CU|Selector43~0_combout\);

-- Location: LCCOMB_X76_Y41_N22
\CPU1|CU|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector32~1_combout\ = (\CPU1|CU|CurrState.Fetch~q\) # (!\CPU1|CU|CurrState.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Fetch~q\,
	datad => \CPU1|CU|CurrState.Reset~q\,
	combout => \CPU1|CU|Selector32~1_combout\);

-- Location: FF_X81_Y40_N23
\CPU1|CU|CurrIR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector43~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(4));

-- Location: LCCOMB_X84_Y43_N24
\CPU1|DPath|MB|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector3~2_combout\ = (\CPU1|CU|CurrState.Execute~q\ & ((\CPU1|DPath|MB|Selector7~2_combout\) # ((\CPU1|DPath|MB|Selector7~3_combout\ & \CPU1|CU|CurrIR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Execute~q\,
	datab => \CPU1|DPath|MB|Selector7~2_combout\,
	datac => \CPU1|DPath|MB|Selector7~3_combout\,
	datad => \CPU1|CU|CurrIR\(4),
	combout => \CPU1|DPath|MB|Selector3~2_combout\);

-- Location: FF_X80_Y43_N23
\CPU1|DPath|regF|R2|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|MD|Selector3~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(12));

-- Location: FF_X80_Y43_N17
\CPU1|DPath|regF|R3|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector3~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(12));

-- Location: LCCOMB_X80_Y43_N4
\CPU1|DPath|regF|muxB|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux3~3_combout\ = (\CPU1|DPath|regF|muxB|Mux3~2_combout\ & (((\CPU1|DPath|regF|R3|data\(12)) # (!\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|DPath|regF|muxB|Mux3~2_combout\ & (\CPU1|DPath|regF|R2|data\(12) & 
-- ((\CPU1|CU|Selector83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxB|Mux3~2_combout\,
	datab => \CPU1|DPath|regF|R2|data\(12),
	datac => \CPU1|DPath|regF|R3|data\(12),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux3~3_combout\);

-- Location: FF_X83_Y41_N21
\CPU1|DPath|regF|R7|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector3~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(12));

-- Location: LCCOMB_X84_Y41_N18
\CPU1|DPath|regF|R4|data[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R4|data[12]~feeder_combout\ = \CPU1|DPath|MD|Selector3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector3~0_combout\,
	combout => \CPU1|DPath|regF|R4|data[12]~feeder_combout\);

-- Location: FF_X84_Y41_N19
\CPU1|DPath|regF|R4|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R4|data[12]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(12));

-- Location: LCCOMB_X84_Y41_N28
\CPU1|DPath|regF|muxB|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux3~0_combout\ = (\CPU1|CU|Selector84~1_combout\ & (((\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & ((\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R6|data\(12))) # (!\CPU1|CU|Selector83~1_combout\ & 
-- ((\CPU1|DPath|regF|R4|data\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(12),
	datab => \CPU1|DPath|regF|R4|data\(12),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux3~0_combout\);

-- Location: LCCOMB_X84_Y41_N30
\CPU1|DPath|regF|muxB|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux3~1_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux3~0_combout\ & ((\CPU1|DPath|regF|R7|data\(12)))) # (!\CPU1|DPath|regF|muxB|Mux3~0_combout\ & (\CPU1|DPath|regF|R5|data\(12))))) # 
-- (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(12),
	datab => \CPU1|DPath|regF|R7|data\(12),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux3~0_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux3~1_combout\);

-- Location: LCCOMB_X84_Y43_N12
\CPU1|DPath|MB|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector3~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux3~1_combout\))) # (!\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector82~0_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|DPath|regF|muxB|Mux3~3_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux3~1_combout\,
	combout => \CPU1|DPath|MB|Selector3~0_combout\);

-- Location: LCCOMB_X84_Y43_N26
\CPU1|DPath|MB|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector3~3_combout\ = (\CPU1|DPath|MB|Selector3~0_combout\) # ((\CPU1|CU|Selector71~0_combout\ & ((\CPU1|DPath|MB|Selector3~1_combout\) # (\CPU1|DPath|MB|Selector3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector3~1_combout\,
	datab => \CPU1|DPath|MB|Selector3~2_combout\,
	datac => \CPU1|CU|Selector71~0_combout\,
	datad => \CPU1|DPath|MB|Selector3~0_combout\,
	combout => \CPU1|DPath|MB|Selector3~3_combout\);

-- Location: LCCOMB_X83_Y42_N22
\CPU1|DPath|MB|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector5~1_combout\ = (\CPU1|CU|Selector76~0_combout\ & ((\CPU1|CU|CurrIR\(10) & ((\CPU1|CU|CurrIR\(2)))) # (!\CPU1|CU|CurrIR\(10) & (\CPU1|CU|CurrIR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector76~0_combout\,
	datab => \CPU1|CU|CurrIR\(7),
	datac => \CPU1|CU|CurrIR\(2),
	datad => \CPU1|CU|CurrIR\(10),
	combout => \CPU1|DPath|MB|Selector5~1_combout\);

-- Location: LCCOMB_X82_Y42_N4
\CPU1|DPath|MB|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector5~2_combout\ = (\CPU1|CU|CurrState.Execute~q\ & ((\CPU1|DPath|MB|Selector7~2_combout\) # ((\CPU1|DPath|MB|Selector7~3_combout\ & \CPU1|CU|CurrIR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector7~3_combout\,
	datab => \CPU1|CU|CurrIR\(2),
	datac => \CPU1|CU|CurrState.Execute~q\,
	datad => \CPU1|DPath|MB|Selector7~2_combout\,
	combout => \CPU1|DPath|MB|Selector5~2_combout\);

-- Location: FF_X79_Y44_N21
\CPU1|DPath|regF|R5|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector5~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(10));

-- Location: FF_X79_Y43_N7
\CPU1|DPath|regF|R7|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector5~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(10));

-- Location: LCCOMB_X79_Y43_N4
\CPU1|DPath|regF|muxB|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux5~1_combout\ = (\CPU1|DPath|regF|muxB|Mux5~0_combout\ & (((\CPU1|DPath|regF|R7|data\(10)) # (!\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|DPath|regF|muxB|Mux5~0_combout\ & (\CPU1|DPath|regF|R5|data\(10) & 
-- (\CPU1|CU|Selector84~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxB|Mux5~0_combout\,
	datab => \CPU1|DPath|regF|R5|data\(10),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|DPath|regF|R7|data\(10),
	combout => \CPU1|DPath|regF|muxB|Mux5~1_combout\);

-- Location: LCCOMB_X82_Y42_N10
\CPU1|DPath|MB|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector5~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux5~1_combout\))) # (!\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxB|Mux5~3_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|CU|Selector82~0_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux5~1_combout\,
	combout => \CPU1|DPath|MB|Selector5~0_combout\);

-- Location: LCCOMB_X82_Y42_N18
\CPU1|DPath|MB|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector5~3_combout\ = (\CPU1|DPath|MB|Selector5~0_combout\) # ((\CPU1|CU|Selector71~0_combout\ & ((\CPU1|DPath|MB|Selector5~1_combout\) # (\CPU1|DPath|MB|Selector5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector71~0_combout\,
	datab => \CPU1|DPath|MB|Selector5~1_combout\,
	datac => \CPU1|DPath|MB|Selector5~2_combout\,
	datad => \CPU1|DPath|MB|Selector5~0_combout\,
	combout => \CPU1|DPath|MB|Selector5~3_combout\);

-- Location: LCCOMB_X79_Y43_N22
\CPU1|DPath|ALU1|addr|eleven|vOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|eleven|vOut~1_combout\ = (\CPU1|DPath|MB|Selector5~3_combout\ & ((\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux5~1_combout\)) # (!\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux5~1_combout\,
	datab => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux5~3_combout\,
	datad => \CPU1|DPath|MB|Selector5~3_combout\,
	combout => \CPU1|DPath|ALU1|addr|eleven|vOut~1_combout\);

-- Location: LCCOMB_X79_Y43_N14
\CPU1|DPath|ALU1|addr|eleven|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|eleven|vOut~0_combout\ = (\CPU1|DPath|MB|Selector5~3_combout\) # ((\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux5~1_combout\)) # (!\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux5~1_combout\,
	datab => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux5~3_combout\,
	datad => \CPU1|DPath|MB|Selector5~3_combout\,
	combout => \CPU1|DPath|ALU1|addr|eleven|vOut~0_combout\);

-- Location: LCCOMB_X82_Y42_N8
\CPU1|DPath|MB|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector7~4_combout\ = (\CPU1|CU|CurrState.Execute~q\ & ((\CPU1|DPath|MB|Selector7~2_combout\) # ((\CPU1|DPath|MB|Selector7~3_combout\ & \CPU1|CU|CurrIR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector7~3_combout\,
	datab => \CPU1|DPath|MB|Selector7~2_combout\,
	datac => \CPU1|CU|CurrState.Execute~q\,
	datad => \CPU1|CU|CurrIR\(0),
	combout => \CPU1|DPath|MB|Selector7~4_combout\);

-- Location: LCCOMB_X83_Y42_N16
\CPU1|DPath|MB|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector7~1_combout\ = (\CPU1|CU|Selector76~0_combout\ & ((\CPU1|CU|CurrIR\(10) & ((\CPU1|CU|CurrIR\(0)))) # (!\CPU1|CU|CurrIR\(10) & (\CPU1|CU|CurrIR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector76~0_combout\,
	datab => \CPU1|CU|CurrIR\(7),
	datac => \CPU1|CU|CurrIR\(0),
	datad => \CPU1|CU|CurrIR\(10),
	combout => \CPU1|DPath|MB|Selector7~1_combout\);

-- Location: LCCOMB_X82_Y42_N2
\CPU1|DPath|MB|Selector7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector7~5_combout\ = (\CPU1|DPath|MB|Selector7~0_combout\) # ((\CPU1|CU|Selector71~0_combout\ & ((\CPU1|DPath|MB|Selector7~4_combout\) # (\CPU1|DPath|MB|Selector7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector7~0_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|DPath|MB|Selector7~4_combout\,
	datad => \CPU1|DPath|MB|Selector7~1_combout\,
	combout => \CPU1|DPath|MB|Selector7~5_combout\);

-- Location: FF_X82_Y41_N21
\CPU1|DPath|regF|R2|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector9~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(6));

-- Location: FF_X82_Y39_N17
\CPU1|DPath|regF|R1|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector9~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(6));

-- Location: LCCOMB_X82_Y41_N10
\CPU1|DPath|regF|muxB|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux9~2_combout\ = (\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|R1|data\(6)) # (\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & (\CPU1|DPath|regF|R0|data\(6) & ((!\CPU1|CU|Selector83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(6),
	datab => \CPU1|DPath|regF|R1|data\(6),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux9~2_combout\);

-- Location: LCCOMB_X82_Y41_N20
\CPU1|DPath|regF|muxB|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux9~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux9~2_combout\ & (\CPU1|DPath|regF|R3|data\(6))) # (!\CPU1|DPath|regF|muxB|Mux9~2_combout\ & ((\CPU1|DPath|regF|R2|data\(6)))))) # 
-- (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(6),
	datab => \CPU1|CU|Selector83~1_combout\,
	datac => \CPU1|DPath|regF|R2|data\(6),
	datad => \CPU1|DPath|regF|muxB|Mux9~2_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux9~3_combout\);

-- Location: LCCOMB_X83_Y42_N4
\CPU1|DPath|regF|R5|data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R5|data[6]~feeder_combout\ = \CPU1|DPath|MD|Selector9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector9~0_combout\,
	combout => \CPU1|DPath|regF|R5|data[6]~feeder_combout\);

-- Location: FF_X83_Y42_N5
\CPU1|DPath|regF|R5|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R5|data[6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(6));

-- Location: FF_X79_Y42_N29
\CPU1|DPath|regF|R4|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector9~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(6));

-- Location: LCCOMB_X77_Y40_N8
\CPU1|DPath|regF|WrDec|Equal7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|WrDec|Equal7~7_combout\ = (\CPU1|CU|Selector72~0_combout\ & (\CPU1|CU|Selector73~1_combout\ & (\CPU1|CU|Selector68~2_combout\ & !\CPU1|CU|Selector74~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector72~0_combout\,
	datab => \CPU1|CU|Selector73~1_combout\,
	datac => \CPU1|CU|Selector68~2_combout\,
	datad => \CPU1|CU|Selector74~4_combout\,
	combout => \CPU1|DPath|regF|WrDec|Equal7~7_combout\);

-- Location: FF_X79_Y42_N23
\CPU1|DPath|regF|R6|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector9~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(6));

-- Location: LCCOMB_X83_Y42_N24
\CPU1|DPath|regF|muxB|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux9~0_combout\ = (\CPU1|CU|Selector84~1_combout\ & (((\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & ((\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R6|data\(6)))) # (!\CPU1|CU|Selector83~1_combout\ & 
-- (\CPU1|DPath|regF|R4|data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector84~1_combout\,
	datab => \CPU1|DPath|regF|R4|data\(6),
	datac => \CPU1|DPath|regF|R6|data\(6),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux9~0_combout\);

-- Location: LCCOMB_X83_Y42_N2
\CPU1|DPath|regF|muxB|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux9~1_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux9~0_combout\ & (\CPU1|DPath|regF|R7|data\(6))) # (!\CPU1|DPath|regF|muxB|Mux9~0_combout\ & ((\CPU1|DPath|regF|R5|data\(6)))))) # 
-- (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R7|data\(6),
	datab => \CPU1|DPath|regF|R5|data\(6),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux9~0_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux9~1_combout\);

-- Location: LCCOMB_X83_Y42_N20
\CPU1|DPath|MB|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector9~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux9~1_combout\))) # (!\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector71~0_combout\,
	datab => \CPU1|CU|Selector82~0_combout\,
	datac => \CPU1|DPath|regF|muxB|Mux9~3_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux9~1_combout\,
	combout => \CPU1|DPath|MB|Selector9~0_combout\);

-- Location: LCCOMB_X79_Y42_N18
\CPU1|DPath|ALU1|addr|seven|vOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|seven|vOut~1_combout\ = (\CPU1|DPath|regF|muxA|Mux9~4_combout\ & ((\CPU1|DPath|MB|Selector9~0_combout\) # ((\CPU1|CU|CurrIR\(6) & \CPU1|DPath|MB|Selector14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(6),
	datab => \CPU1|DPath|MB|Selector14~5_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux9~4_combout\,
	datad => \CPU1|DPath|MB|Selector9~0_combout\,
	combout => \CPU1|DPath|ALU1|addr|seven|vOut~1_combout\);

-- Location: FF_X82_Y44_N11
\CPU1|DPath|regF|R6|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector8~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(7));

-- Location: LCCOMB_X82_Y44_N10
\CPU1|DPath|regF|muxB|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux8~0_combout\ = (\CPU1|CU|Selector84~1_combout\ & (((\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & ((\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R6|data\(7)))) # (!\CPU1|CU|Selector83~1_combout\ & 
-- (\CPU1|DPath|regF|R4|data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(7),
	datab => \CPU1|CU|Selector84~1_combout\,
	datac => \CPU1|DPath|regF|R6|data\(7),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux8~0_combout\);

-- Location: FF_X82_Y39_N7
\CPU1|DPath|regF|R7|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector8~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(7));

-- Location: LCCOMB_X83_Y42_N8
\CPU1|DPath|regF|muxB|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux8~1_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux8~0_combout\ & ((\CPU1|DPath|regF|R7|data\(7)))) # (!\CPU1|DPath|regF|muxB|Mux8~0_combout\ & (\CPU1|DPath|regF|R5|data\(7))))) # 
-- (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector84~1_combout\,
	datab => \CPU1|DPath|regF|R5|data\(7),
	datac => \CPU1|DPath|regF|muxB|Mux8~0_combout\,
	datad => \CPU1|DPath|regF|R7|data\(7),
	combout => \CPU1|DPath|regF|muxB|Mux8~1_combout\);

-- Location: LCCOMB_X83_Y42_N28
\CPU1|DPath|regF|R3|data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R3|data[7]~feeder_combout\ = \CPU1|DPath|MD|Selector8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector8~0_combout\,
	combout => \CPU1|DPath|regF|R3|data[7]~feeder_combout\);

-- Location: FF_X83_Y42_N29
\CPU1|DPath|regF|R3|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R3|data[7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(7));

-- Location: FF_X83_Y39_N25
\CPU1|DPath|regF|R2|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector8~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(7));

-- Location: LCCOMB_X83_Y42_N0
\CPU1|DPath|regF|muxB|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux8~3_combout\ = (\CPU1|DPath|regF|muxB|Mux8~2_combout\ & ((\CPU1|DPath|regF|R3|data\(7)) # ((!\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|DPath|regF|muxB|Mux8~2_combout\ & (((\CPU1|DPath|regF|R2|data\(7) & 
-- \CPU1|CU|Selector83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxB|Mux8~2_combout\,
	datab => \CPU1|DPath|regF|R3|data\(7),
	datac => \CPU1|DPath|regF|R2|data\(7),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux8~3_combout\);

-- Location: LCCOMB_X83_Y42_N10
\CPU1|DPath|MB|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector8~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux8~1_combout\)) # (!\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux8~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector71~0_combout\,
	datab => \CPU1|CU|Selector82~0_combout\,
	datac => \CPU1|DPath|regF|muxB|Mux8~1_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux8~3_combout\,
	combout => \CPU1|DPath|MB|Selector8~0_combout\);

-- Location: LCCOMB_X83_Y42_N12
\CPU1|DPath|MB|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector8~1_combout\ = (\CPU1|DPath|MB|Selector8~0_combout\) # ((\CPU1|CU|CurrIR\(7) & \CPU1|DPath|MB|Selector14~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrIR\(7),
	datac => \CPU1|DPath|MB|Selector14~5_combout\,
	datad => \CPU1|DPath|MB|Selector8~0_combout\,
	combout => \CPU1|DPath|MB|Selector8~1_combout\);

-- Location: LCCOMB_X79_Y42_N24
\CPU1|DPath|ALU1|addr|seven|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|seven|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux9~4_combout\) # ((\CPU1|DPath|MB|Selector9~0_combout\) # ((\CPU1|CU|CurrIR\(6) & \CPU1|DPath|MB|Selector14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(6),
	datab => \CPU1|DPath|MB|Selector14~5_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux9~4_combout\,
	datad => \CPU1|DPath|MB|Selector9~0_combout\,
	combout => \CPU1|DPath|ALU1|addr|seven|vOut~0_combout\);

-- Location: FF_X82_Y42_N21
\CPU1|DPath|regF|R5|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector10~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(5));

-- Location: FF_X80_Y40_N13
\CPU1|DPath|regF|R4|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector10~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(5));

-- Location: LCCOMB_X82_Y40_N10
\CPU1|DPath|regF|muxB|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux10~0_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R6|data\(5)) # ((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|R4|data\(5) & !\CPU1|CU|Selector84~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(5),
	datab => \CPU1|CU|Selector83~1_combout\,
	datac => \CPU1|DPath|regF|R4|data\(5),
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux10~0_combout\);

-- Location: LCCOMB_X82_Y42_N20
\CPU1|DPath|regF|muxB|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux10~1_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux10~0_combout\ & (\CPU1|DPath|regF|R7|data\(5))) # (!\CPU1|DPath|regF|muxB|Mux10~0_combout\ & ((\CPU1|DPath|regF|R5|data\(5)))))) # 
-- (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector84~1_combout\,
	datab => \CPU1|DPath|regF|R7|data\(5),
	datac => \CPU1|DPath|regF|R5|data\(5),
	datad => \CPU1|DPath|regF|muxB|Mux10~0_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux10~1_combout\);

-- Location: LCCOMB_X83_Y39_N14
\CPU1|DPath|regF|R2|data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R2|data[5]~feeder_combout\ = \CPU1|DPath|MD|Selector10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector10~0_combout\,
	combout => \CPU1|DPath|regF|R2|data[5]~feeder_combout\);

-- Location: FF_X83_Y39_N15
\CPU1|DPath|regF|R2|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R2|data[5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(5));

-- Location: LCCOMB_X84_Y39_N20
\CPU1|DPath|regF|R1|data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R1|data[5]~feeder_combout\ = \CPU1|DPath|MD|Selector10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DPath|MD|Selector10~0_combout\,
	combout => \CPU1|DPath|regF|R1|data[5]~feeder_combout\);

-- Location: FF_X84_Y39_N21
\CPU1|DPath|regF|R1|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R1|data[5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(5));

-- Location: LCCOMB_X80_Y40_N2
\CPU1|DPath|regF|R0|data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R0|data[5]~feeder_combout\ = \CPU1|DPath|MD|Selector10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DPath|MD|Selector10~0_combout\,
	combout => \CPU1|DPath|regF|R0|data[5]~feeder_combout\);

-- Location: FF_X80_Y40_N3
\CPU1|DPath|regF|R0|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R0|data[5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(5));

-- Location: LCCOMB_X83_Y43_N10
\CPU1|DPath|regF|muxB|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux10~2_combout\ = (\CPU1|CU|Selector83~1_combout\ & (((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & ((\CPU1|CU|Selector84~1_combout\ & (\CPU1|DPath|regF|R1|data\(5))) # (!\CPU1|CU|Selector84~1_combout\ & 
-- ((\CPU1|DPath|regF|R0|data\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector83~1_combout\,
	datab => \CPU1|DPath|regF|R1|data\(5),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|DPath|regF|R0|data\(5),
	combout => \CPU1|DPath|regF|muxB|Mux10~2_combout\);

-- Location: LCCOMB_X83_Y43_N24
\CPU1|DPath|regF|muxB|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux10~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux10~2_combout\ & (\CPU1|DPath|regF|R3|data\(5))) # (!\CPU1|DPath|regF|muxB|Mux10~2_combout\ & ((\CPU1|DPath|regF|R2|data\(5)))))) # 
-- (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(5),
	datab => \CPU1|DPath|regF|R2|data\(5),
	datac => \CPU1|CU|Selector83~1_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux10~2_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux10~3_combout\);

-- Location: LCCOMB_X82_Y42_N6
\CPU1|DPath|MB|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector10~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux10~1_combout\)) # (!\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux10~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector71~0_combout\,
	datab => \CPU1|DPath|regF|muxB|Mux10~1_combout\,
	datac => \CPU1|CU|Selector82~0_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux10~3_combout\,
	combout => \CPU1|DPath|MB|Selector10~0_combout\);

-- Location: LCCOMB_X82_Y42_N28
\CPU1|DPath|MB|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector10~1_combout\ = (\CPU1|DPath|MB|Selector10~0_combout\) # ((\CPU1|CU|CurrIR\(5) & \CPU1|DPath|MB|Selector14~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrIR\(5),
	datac => \CPU1|DPath|MB|Selector14~5_combout\,
	datad => \CPU1|DPath|MB|Selector10~0_combout\,
	combout => \CPU1|DPath|MB|Selector10~1_combout\);

-- Location: LCCOMB_X80_Y42_N12
\CPU1|DPath|ALU1|addr|four|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|four|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux12~4_combout\ & ((\CPU1|DPath|MB|Selector12~0_combout\) # ((\CPU1|CU|CurrIR\(3) & \CPU1|DPath|MB|Selector14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(3),
	datab => \CPU1|DPath|MB|Selector14~5_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux12~4_combout\,
	datad => \CPU1|DPath|MB|Selector12~0_combout\,
	combout => \CPU1|DPath|ALU1|addr|four|vOut~0_combout\);

-- Location: LCCOMB_X80_Y42_N6
\CPU1|DPath|ALU1|addr|four|vOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|four|vOut~1_combout\ = (\CPU1|DPath|regF|muxA|Mux12~4_combout\) # ((\CPU1|DPath|MB|Selector12~0_combout\) # ((\CPU1|CU|CurrIR\(3) & \CPU1|DPath|MB|Selector14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(3),
	datab => \CPU1|DPath|MB|Selector14~5_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux12~4_combout\,
	datad => \CPU1|DPath|MB|Selector12~0_combout\,
	combout => \CPU1|DPath|ALU1|addr|four|vOut~1_combout\);

-- Location: FF_X82_Y44_N31
\CPU1|DPath|regF|R6|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector15~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(0));

-- Location: FF_X82_Y43_N9
\CPU1|DPath|regF|R4|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector15~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(0));

-- Location: LCCOMB_X82_Y44_N2
\CPU1|DPath|regF|muxA|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux15~0_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & ((\CPU1|CU|Selector80~2_combout\ & (\CPU1|DPath|regF|R6|data\(0))) # (!\CPU1|CU|Selector80~2_combout\ & 
-- ((\CPU1|DPath|regF|R4|data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector81~1_combout\,
	datab => \CPU1|DPath|regF|R6|data\(0),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|DPath|regF|R4|data\(0),
	combout => \CPU1|DPath|regF|muxA|Mux15~0_combout\);

-- Location: LCCOMB_X82_Y44_N0
\CPU1|DPath|regF|muxA|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux15~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux15~0_combout\ & ((\CPU1|DPath|regF|R7|data\(0)))) # (!\CPU1|DPath|regF|muxA|Mux15~0_combout\ & (\CPU1|DPath|regF|R5|data\(0))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(0),
	datab => \CPU1|DPath|regF|R7|data\(0),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux15~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux15~1_combout\);

-- Location: FF_X82_Y41_N17
\CPU1|DPath|regF|R2|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector15~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(0));

-- Location: LCCOMB_X81_Y41_N6
\CPU1|DPath|regF|R3|data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R3|data[0]~feeder_combout\ = \CPU1|DPath|MD|Selector15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector15~0_combout\,
	combout => \CPU1|DPath|regF|R3|data[0]~feeder_combout\);

-- Location: FF_X81_Y41_N7
\CPU1|DPath|regF|R3|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R3|data[0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(0));

-- Location: FF_X82_Y39_N29
\CPU1|DPath|regF|R1|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector15~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(0));

-- Location: LCCOMB_X82_Y44_N6
\CPU1|DPath|regF|muxA|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux15~2_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|CU|Selector80~2_combout\ & (\CPU1|DPath|regF|R3|data\(0))) # (!\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|R1|data\(0)))))) # (!\CPU1|CU|Selector81~1_combout\ & 
-- (((\CPU1|CU|Selector80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector81~1_combout\,
	datab => \CPU1|DPath|regF|R3|data\(0),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|DPath|regF|R1|data\(0),
	combout => \CPU1|DPath|regF|muxA|Mux15~2_combout\);

-- Location: LCCOMB_X82_Y44_N8
\CPU1|DPath|regF|muxA|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux15~3_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux15~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux15~2_combout\ & ((\CPU1|DPath|regF|R2|data\(0)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux15~2_combout\ & (\CPU1|DPath|regF|R0|data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(0),
	datab => \CPU1|DPath|regF|R2|data\(0),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux15~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux15~3_combout\);

-- Location: LCCOMB_X81_Y42_N26
\CPU1|DPath|regF|muxA|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux15~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux15~1_combout\)) # (!\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux15~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux15~3_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux15~4_combout\);

-- Location: LCCOMB_X81_Y42_N16
\CPU1|DPath|ALU1|addr|two|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|two|vOut~0_combout\ = (\CPU1|DPath|MB|Selector14~4_combout\ & ((\CPU1|DPath|regF|muxA|Mux14~4_combout\) # ((\CPU1|DPath|MB|Selector15~7_combout\ & \CPU1|DPath|regF|muxA|Mux15~4_combout\)))) # (!\CPU1|DPath|MB|Selector14~4_combout\ & 
-- (\CPU1|DPath|MB|Selector15~7_combout\ & (\CPU1|DPath|regF|muxA|Mux15~4_combout\ & \CPU1|DPath|regF|muxA|Mux14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector14~4_combout\,
	datab => \CPU1|DPath|MB|Selector15~7_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux15~4_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux14~4_combout\,
	combout => \CPU1|DPath|ALU1|addr|two|vOut~0_combout\);

-- Location: LCCOMB_X81_Y42_N6
\CPU1|DPath|ALU1|addr|four|vOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|four|vOut~2_combout\ = (\CPU1|DPath|ALU1|addr|four|vOut~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux13~4_combout\ & ((\CPU1|DPath|MB|Selector13~7_combout\) # (\CPU1|DPath|ALU1|addr|two|vOut~0_combout\))) # 
-- (!\CPU1|DPath|regF|muxA|Mux13~4_combout\ & (\CPU1|DPath|MB|Selector13~7_combout\ & \CPU1|DPath|ALU1|addr|two|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux13~4_combout\,
	datab => \CPU1|DPath|MB|Selector13~7_combout\,
	datac => \CPU1|DPath|ALU1|addr|four|vOut~1_combout\,
	datad => \CPU1|DPath|ALU1|addr|two|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|addr|four|vOut~2_combout\);

-- Location: LCCOMB_X80_Y42_N2
\CPU1|DPath|ALU1|addr|five|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|five|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux11~4_combout\ & ((\CPU1|DPath|MB|Selector11~1_combout\) # ((\CPU1|DPath|ALU1|addr|four|vOut~0_combout\) # (\CPU1|DPath|ALU1|addr|four|vOut~2_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux11~4_combout\ & (\CPU1|DPath|MB|Selector11~1_combout\ & ((\CPU1|DPath|ALU1|addr|four|vOut~0_combout\) # (\CPU1|DPath|ALU1|addr|four|vOut~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux11~4_combout\,
	datab => \CPU1|DPath|MB|Selector11~1_combout\,
	datac => \CPU1|DPath|ALU1|addr|four|vOut~0_combout\,
	datad => \CPU1|DPath|ALU1|addr|four|vOut~2_combout\,
	combout => \CPU1|DPath|ALU1|addr|five|vOut~0_combout\);

-- Location: LCCOMB_X79_Y42_N12
\CPU1|DPath|ALU1|addr|seven|vOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|seven|vOut~2_combout\ = (\CPU1|DPath|ALU1|addr|seven|vOut~0_combout\ & ((\CPU1|DPath|regF|muxA|Mux10~4_combout\ & ((\CPU1|DPath|MB|Selector10~1_combout\) # (\CPU1|DPath|ALU1|addr|five|vOut~0_combout\))) # 
-- (!\CPU1|DPath|regF|muxA|Mux10~4_combout\ & (\CPU1|DPath|MB|Selector10~1_combout\ & \CPU1|DPath|ALU1|addr|five|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux10~4_combout\,
	datab => \CPU1|DPath|ALU1|addr|seven|vOut~0_combout\,
	datac => \CPU1|DPath|MB|Selector10~1_combout\,
	datad => \CPU1|DPath|ALU1|addr|five|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|addr|seven|vOut~2_combout\);

-- Location: LCCOMB_X79_Y42_N2
\CPU1|DPath|ALU1|addr|eight|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|eight|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux8~4_combout\ & ((\CPU1|DPath|ALU1|addr|seven|vOut~1_combout\) # ((\CPU1|DPath|MB|Selector8~1_combout\) # (\CPU1|DPath|ALU1|addr|seven|vOut~2_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux8~4_combout\ & (\CPU1|DPath|MB|Selector8~1_combout\ & ((\CPU1|DPath|ALU1|addr|seven|vOut~1_combout\) # (\CPU1|DPath|ALU1|addr|seven|vOut~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux8~4_combout\,
	datab => \CPU1|DPath|ALU1|addr|seven|vOut~1_combout\,
	datac => \CPU1|DPath|MB|Selector8~1_combout\,
	datad => \CPU1|DPath|ALU1|addr|seven|vOut~2_combout\,
	combout => \CPU1|DPath|ALU1|addr|eight|vOut~0_combout\);

-- Location: LCCOMB_X79_Y42_N14
\CPU1|DPath|ALU1|addr|nine|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|nine|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux7~4_combout\ & ((\CPU1|DPath|MB|Selector7~5_combout\) # (\CPU1|DPath|ALU1|addr|eight|vOut~0_combout\))) # (!\CPU1|DPath|regF|muxA|Mux7~4_combout\ & (\CPU1|DPath|MB|Selector7~5_combout\ 
-- & \CPU1|DPath|ALU1|addr|eight|vOut~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux7~4_combout\,
	datac => \CPU1|DPath|MB|Selector7~5_combout\,
	datad => \CPU1|DPath|ALU1|addr|eight|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|addr|nine|vOut~0_combout\);

-- Location: LCCOMB_X79_Y43_N28
\CPU1|DPath|ALU1|addr|eleven|vOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|eleven|vOut~2_combout\ = (\CPU1|DPath|ALU1|addr|eleven|vOut~0_combout\ & ((\CPU1|DPath|MB|Selector6~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux6~4_combout\) # (\CPU1|DPath|ALU1|addr|nine|vOut~0_combout\))) # 
-- (!\CPU1|DPath|MB|Selector6~3_combout\ & (\CPU1|DPath|regF|muxA|Mux6~4_combout\ & \CPU1|DPath|ALU1|addr|nine|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector6~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux6~4_combout\,
	datac => \CPU1|DPath|ALU1|addr|eleven|vOut~0_combout\,
	datad => \CPU1|DPath|ALU1|addr|nine|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|addr|eleven|vOut~2_combout\);

-- Location: LCCOMB_X79_Y43_N24
\CPU1|DPath|ALU1|addr|twelve|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|twelve|vOut~0_combout\ = (\CPU1|DPath|MB|Selector4~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux4~4_combout\) # ((\CPU1|DPath|ALU1|addr|eleven|vOut~1_combout\) # (\CPU1|DPath|ALU1|addr|eleven|vOut~2_combout\)))) # 
-- (!\CPU1|DPath|MB|Selector4~3_combout\ & (\CPU1|DPath|regF|muxA|Mux4~4_combout\ & ((\CPU1|DPath|ALU1|addr|eleven|vOut~1_combout\) # (\CPU1|DPath|ALU1|addr|eleven|vOut~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector4~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux4~4_combout\,
	datac => \CPU1|DPath|ALU1|addr|eleven|vOut~1_combout\,
	datad => \CPU1|DPath|ALU1|addr|eleven|vOut~2_combout\,
	combout => \CPU1|DPath|ALU1|addr|twelve|vOut~0_combout\);

-- Location: LCCOMB_X79_Y43_N10
\CPU1|DPath|ALU1|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux12~1_combout\ = \CPU1|DPath|MB|Selector3~3_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|ALU1|addr|twelve|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|MB|Selector3~3_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|addr|twelve|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux12~1_combout\);

-- Location: LCCOMB_X80_Y43_N18
\CPU1|DPath|ALU1|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux12~2_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux12~1_combout\ & ((\CPU1|CU|Selector77~0_combout\) # (\CPU1|DPath|regF|muxA|Mux3~4_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux3~4_combout\ $ (((\CPU1|DPath|ALU1|Mux12~1_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux3~4_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux12~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux12~2_combout\);

-- Location: LCCOMB_X80_Y43_N12
\CPU1|DPath|ALU1|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux12~3_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux3~3_combout\) # ((\CPU1|DPath|ALU1|Mux12~2_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (!\CPU1|DPath|ALU1|Mux3~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux3~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux12~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux12~3_combout\);

-- Location: LCCOMB_X80_Y43_N14
\CPU1|DPath|ALU1|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux12~4_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux12~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux2~4_combout\))) # (!\CPU1|DPath|ALU1|Mux12~3_combout\ & (\CPU1|DPath|regF|muxA|Mux4~4_combout\)))) # 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (((\CPU1|DPath|ALU1|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux4~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux2~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux12~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux12~4_combout\);

-- Location: LCCOMB_X81_Y42_N0
\CPU1|DPath|ALU1|subt|add1|four|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\ = (\CPU1|DPath|MB|Selector14~4_combout\) # ((\CPU1|DPath|MB|Selector13~7_combout\) # ((\CPU1|DPath|MB|Selector15~7_combout\) # (\CPU1|DPath|MB|Selector12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector14~4_combout\,
	datab => \CPU1|DPath|MB|Selector13~7_combout\,
	datac => \CPU1|DPath|MB|Selector15~7_combout\,
	datad => \CPU1|DPath|MB|Selector12~1_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\);

-- Location: LCCOMB_X82_Y42_N24
\CPU1|DPath|ALU1|subt|add1|seven|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\ = (\CPU1|DPath|MB|Selector11~1_combout\) # ((\CPU1|DPath|MB|Selector9~1_combout\) # ((\CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\) # (\CPU1|DPath|MB|Selector10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector11~1_combout\,
	datab => \CPU1|DPath|MB|Selector9~1_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\,
	datad => \CPU1|DPath|MB|Selector10~1_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\);

-- Location: LCCOMB_X82_Y42_N0
\CPU1|DPath|ALU1|subt|add1|ten|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\ = (\CPU1|DPath|MB|Selector8~1_combout\) # ((\CPU1|DPath|MB|Selector7~5_combout\) # ((\CPU1|DPath|MB|Selector6~3_combout\) # (\CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector8~1_combout\,
	datab => \CPU1|DPath|MB|Selector7~5_combout\,
	datac => \CPU1|DPath|MB|Selector6~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\);

-- Location: LCCOMB_X82_Y44_N18
\CPU1|DPath|ALU1|subt|add1|eleven|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|eleven|vOut~0_combout\ = (\CPU1|DPath|MB|Selector5~3_combout\) # (\CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|MB|Selector5~3_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|eleven|vOut~0_combout\);

-- Location: LCCOMB_X82_Y42_N12
\CPU1|DPath|ALU1|subt|add1|nine|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|nine|vOut~0_combout\ = (\CPU1|DPath|MB|Selector7~5_combout\) # ((\CPU1|DPath|MB|Selector8~1_combout\) # (\CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|MB|Selector7~5_combout\,
	datac => \CPU1|DPath|MB|Selector8~1_combout\,
	datad => \CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|nine|vOut~0_combout\);

-- Location: LCCOMB_X82_Y42_N22
\CPU1|DPath|ALU1|subt|add1|eight|vOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|eight|vOut~2_combout\ = (\CPU1|DPath|MB|Selector8~0_combout\) # ((\CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\) # ((\CPU1|CU|CurrIR\(7) & \CPU1|DPath|MB|Selector14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(7),
	datab => \CPU1|DPath|MB|Selector14~5_combout\,
	datac => \CPU1|DPath|MB|Selector8~0_combout\,
	datad => \CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|eight|vOut~2_combout\);

-- Location: LCCOMB_X82_Y42_N30
\CPU1|DPath|ALU1|subt|add1|six|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|six|vOut~0_combout\ = (\CPU1|DPath|MB|Selector11~1_combout\) # ((\CPU1|DPath|MB|Selector10~1_combout\) # (\CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector11~1_combout\,
	datab => \CPU1|DPath|MB|Selector10~1_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|six|vOut~0_combout\);

-- Location: LCCOMB_X81_Y42_N14
\CPU1|DPath|ALU1|subt|add1|three|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|three|vOut~0_combout\ = (\CPU1|DPath|MB|Selector14~4_combout\) # ((\CPU1|DPath|MB|Selector15~7_combout\) # (\CPU1|DPath|MB|Selector13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector14~4_combout\,
	datac => \CPU1|DPath|MB|Selector15~7_combout\,
	datad => \CPU1|DPath|MB|Selector13~7_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|three|vOut~0_combout\);

-- Location: LCCOMB_X81_Y42_N20
\CPU1|DPath|ALU1|subt|add1|three|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|three|y~combout\ = \CPU1|DPath|MB|Selector13~7_combout\ $ (((\CPU1|DPath|MB|Selector15~7_combout\) # (\CPU1|DPath|MB|Selector14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|MB|Selector13~7_combout\,
	datac => \CPU1|DPath|MB|Selector15~7_combout\,
	datad => \CPU1|DPath|MB|Selector14~4_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|three|y~combout\);

-- Location: LCCOMB_X81_Y42_N22
\CPU1|DPath|ALU1|subt|add2|two|vOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|two|vOut~2_combout\ = (\CPU1|DPath|ALU1|subt|add2|two|vOut~1_combout\) # (((\CPU1|DPath|MB|Selector14~3_combout\) # (!\CPU1|DPath|regF|muxA|Mux15~4_combout\)) # (!\CPU1|DPath|MB|Selector15~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add2|two|vOut~1_combout\,
	datab => \CPU1|DPath|MB|Selector15~7_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux15~4_combout\,
	datad => \CPU1|DPath|MB|Selector14~3_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|two|vOut~2_combout\);

-- Location: LCCOMB_X81_Y42_N24
\CPU1|DPath|ALU1|subt|add2|two|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|two|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux14~4_combout\ & ((\CPU1|DPath|MB|Selector15~7_combout\ & ((\CPU1|DPath|regF|muxA|Mux15~4_combout\) # (!\CPU1|DPath|MB|Selector14~4_combout\))) # 
-- (!\CPU1|DPath|MB|Selector15~7_combout\ & ((\CPU1|DPath|MB|Selector14~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux14~4_combout\,
	datab => \CPU1|DPath|MB|Selector15~7_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux15~4_combout\,
	datad => \CPU1|DPath|MB|Selector14~4_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|two|vOut~0_combout\);

-- Location: LCCOMB_X81_Y42_N30
\CPU1|DPath|ALU1|subt|add2|three|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|three|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux13~4_combout\ & ((\CPU1|DPath|ALU1|subt|add1|three|y~combout\) # ((\CPU1|DPath|ALU1|subt|add2|two|vOut~0_combout\) # (!\CPU1|DPath|ALU1|subt|add2|two|vOut~2_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux13~4_combout\ & (\CPU1|DPath|ALU1|subt|add1|three|y~combout\ & ((\CPU1|DPath|ALU1|subt|add2|two|vOut~0_combout\) # (!\CPU1|DPath|ALU1|subt|add2|two|vOut~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux13~4_combout\,
	datab => \CPU1|DPath|ALU1|subt|add1|three|y~combout\,
	datac => \CPU1|DPath|ALU1|subt|add2|two|vOut~2_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|two|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|three|vOut~0_combout\);

-- Location: LCCOMB_X81_Y44_N16
\CPU1|DPath|ALU1|subt|add2|four|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|four|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux12~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|three|vOut~0_combout\) # (\CPU1|DPath|MB|Selector12~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|three|vOut~0_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux12~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|three|vOut~0_combout\ & (\CPU1|DPath|MB|Selector12~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|three|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux12~4_combout\,
	datab => \CPU1|DPath|MB|Selector12~1_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|three|vOut~0_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|three|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|four|vOut~0_combout\);

-- Location: LCCOMB_X81_Y44_N26
\CPU1|DPath|ALU1|subt|add2|five|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|five|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux11~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|four|vOut~0_combout\) # (\CPU1|DPath|MB|Selector11~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux11~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|four|vOut~0_combout\ & (\CPU1|DPath|MB|Selector11~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector11~1_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux11~4_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|four|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|five|vOut~0_combout\);

-- Location: LCCOMB_X81_Y45_N4
\CPU1|DPath|ALU1|subt|add1|five|vOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|five|vOut~2_combout\ = (\CPU1|DPath|MB|Selector11~0_combout\) # ((\CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\) # ((\CPU1|DPath|MB|Selector14~5_combout\ & \CPU1|CU|CurrIR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector14~5_combout\,
	datab => \CPU1|CU|CurrIR\(4),
	datac => \CPU1|DPath|MB|Selector11~0_combout\,
	datad => \CPU1|DPath|ALU1|subt|add1|four|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|five|vOut~2_combout\);

-- Location: LCCOMB_X81_Y44_N12
\CPU1|DPath|ALU1|subt|add2|six|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|six|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux10~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|five|vOut~0_combout\) # (\CPU1|DPath|MB|Selector10~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|five|vOut~2_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux10~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|five|vOut~0_combout\ & (\CPU1|DPath|MB|Selector10~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|five|vOut~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux10~4_combout\,
	datab => \CPU1|DPath|MB|Selector10~1_combout\,
	datac => \CPU1|DPath|ALU1|subt|add2|five|vOut~0_combout\,
	datad => \CPU1|DPath|ALU1|subt|add1|five|vOut~2_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|six|vOut~0_combout\);

-- Location: LCCOMB_X81_Y44_N10
\CPU1|DPath|ALU1|subt|add2|seven|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|seven|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux9~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|six|vOut~0_combout\) # (\CPU1|DPath|MB|Selector9~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|six|vOut~0_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux9~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|six|vOut~0_combout\ & (\CPU1|DPath|MB|Selector9~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|six|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector9~1_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux9~4_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|six|vOut~0_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|six|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|seven|vOut~0_combout\);

-- Location: LCCOMB_X81_Y44_N18
\CPU1|DPath|ALU1|subt|add2|eight|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|eight|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux8~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|seven|vOut~0_combout\) # (\CPU1|DPath|MB|Selector8~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux8~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|seven|vOut~0_combout\ & (\CPU1|DPath|MB|Selector8~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector8~1_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux8~4_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|seven|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|eight|vOut~0_combout\);

-- Location: LCCOMB_X81_Y44_N20
\CPU1|DPath|ALU1|subt|add2|nine|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|nine|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux7~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|eight|vOut~0_combout\) # (\CPU1|DPath|MB|Selector7~5_combout\ $ (\CPU1|DPath|ALU1|subt|add1|eight|vOut~2_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux7~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|eight|vOut~0_combout\ & (\CPU1|DPath|MB|Selector7~5_combout\ $ (\CPU1|DPath|ALU1|subt|add1|eight|vOut~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux7~4_combout\,
	datab => \CPU1|DPath|MB|Selector7~5_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|eight|vOut~2_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|eight|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|nine|vOut~0_combout\);

-- Location: LCCOMB_X81_Y44_N6
\CPU1|DPath|ALU1|subt|add2|ten|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|ten|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux6~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|nine|vOut~0_combout\) # (\CPU1|DPath|MB|Selector6~3_combout\ $ (\CPU1|DPath|ALU1|subt|add1|nine|vOut~0_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux6~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|nine|vOut~0_combout\ & (\CPU1|DPath|MB|Selector6~3_combout\ $ (\CPU1|DPath|ALU1|subt|add1|nine|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux6~4_combout\,
	datab => \CPU1|DPath|MB|Selector6~3_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|nine|vOut~0_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|nine|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|ten|vOut~0_combout\);

-- Location: LCCOMB_X81_Y44_N2
\CPU1|DPath|ALU1|subt|add2|eleven|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|eleven|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux5~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|ten|vOut~0_combout\) # (\CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\ $ (\CPU1|DPath|MB|Selector5~3_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux5~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|ten|vOut~0_combout\ & (\CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\ $ (\CPU1|DPath|MB|Selector5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux5~4_combout\,
	datac => \CPU1|DPath|MB|Selector5~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|ten|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|eleven|vOut~0_combout\);

-- Location: LCCOMB_X81_Y44_N0
\CPU1|DPath|ALU1|subt|add2|twelve|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|twelve|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux4~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|eleven|vOut~0_combout\) # (\CPU1|DPath|MB|Selector4~3_combout\ $ (\CPU1|DPath|ALU1|subt|add1|eleven|vOut~0_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux4~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|eleven|vOut~0_combout\ & (\CPU1|DPath|MB|Selector4~3_combout\ $ (\CPU1|DPath|ALU1|subt|add1|eleven|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector4~3_combout\,
	datab => \CPU1|DPath|ALU1|subt|add1|eleven|vOut~0_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux4~4_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|eleven|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|twelve|vOut~0_combout\);

-- Location: LCCOMB_X80_Y43_N2
\CPU1|DPath|ALU1|subt|add2|thirteen|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|thirteen|y~combout\ = \CPU1|DPath|ALU1|subt|add1|twelve|vOut~0_combout\ $ (\CPU1|DPath|regF|muxA|Mux3~4_combout\ $ (\CPU1|DPath|MB|Selector3~3_combout\ $ (\CPU1|DPath|ALU1|subt|add2|twelve|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add1|twelve|vOut~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux3~4_combout\,
	datac => \CPU1|DPath|MB|Selector3~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|twelve|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|thirteen|y~combout\);

-- Location: LCCOMB_X80_Y43_N20
\CPU1|DPath|ALU1|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux12~0_combout\ = (\CPU1|CU|Selector78~3_combout\ & (((\CPU1|DPath|ALU1|subt|add2|thirteen|y~combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|MB|Selector3~3_combout\) # ((\CPU1|DPath|regF|muxA|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector3~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux3~4_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|thirteen|y~combout\,
	combout => \CPU1|DPath|ALU1|Mux12~0_combout\);

-- Location: LCCOMB_X80_Y43_N28
\CPU1|DPath|ALU1|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux12~5_combout\ = (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|DPath|ALU1|Mux12~0_combout\) # ((!\CPU1|CU|Selector75~0_combout\ & \CPU1|DPath|ALU1|Mux12~4_combout\)))) # (!\CPU1|DPath|ALU1|Mux15~2_combout\ & 
-- (!\CPU1|CU|Selector75~0_combout\ & (\CPU1|DPath|ALU1|Mux12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datab => \CPU1|CU|Selector75~0_combout\,
	datac => \CPU1|DPath|ALU1|Mux12~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux12~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux12~5_combout\);

-- Location: LCCOMB_X80_Y43_N22
\CPU1|DPath|MD|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector3~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\Data_bus[12]~41_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & ((\CPU1|DPath|ALU1|Mux12~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[12]~41_combout\,
	datab => \CPU1|CU|Selector70~1_combout\,
	datad => \CPU1|DPath|ALU1|Mux12~5_combout\,
	combout => \CPU1|DPath|MD|Selector3~0_combout\);

-- Location: LCCOMB_X84_Y41_N12
\CPU1|DPath|regF|R5|data[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R5|data[12]~feeder_combout\ = \CPU1|DPath|MD|Selector3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector3~0_combout\,
	combout => \CPU1|DPath|regF|R5|data[12]~feeder_combout\);

-- Location: FF_X84_Y41_N13
\CPU1|DPath|regF|R5|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R5|data[12]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(12));

-- Location: FF_X79_Y41_N9
\CPU1|DPath|regF|R6|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector3~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(12));

-- Location: LCCOMB_X83_Y41_N14
\CPU1|DPath|regF|muxA|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux3~0_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & ((\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|R6|data\(12)))) # (!\CPU1|CU|Selector80~2_combout\ & 
-- (\CPU1|DPath|regF|R4|data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(12),
	datab => \CPU1|DPath|regF|R6|data\(12),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux3~0_combout\);

-- Location: LCCOMB_X83_Y41_N12
\CPU1|DPath|regF|muxA|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux3~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux3~0_combout\ & ((\CPU1|DPath|regF|R7|data\(12)))) # (!\CPU1|DPath|regF|muxA|Mux3~0_combout\ & (\CPU1|DPath|regF|R5|data\(12))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector81~1_combout\,
	datab => \CPU1|DPath|regF|R5|data\(12),
	datac => \CPU1|DPath|regF|muxA|Mux3~0_combout\,
	datad => \CPU1|DPath|regF|R7|data\(12),
	combout => \CPU1|DPath|regF|muxA|Mux3~1_combout\);

-- Location: LCCOMB_X83_Y41_N4
\CPU1|DPath|regF|muxA|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux3~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux3~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux3~3_combout\,
	datab => \CPU1|CU|Selector79~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux3~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux3~4_combout\);

-- Location: LCCOMB_X77_Y41_N8
\CPU1|address[12]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[12]~30_combout\ = (\CPU1|CU|Mux16~1_combout\ & (\CPU1|address[12]~3_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|address[12]~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux3~4_combout\,
	datad => \CPU1|CU|Mux16~1_combout\,
	combout => \CPU1|address[12]~30_combout\);

-- Location: M9K_X51_Y41_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y38_N2
\RAM1|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = \CPU1|address[13]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|address[13]~2_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X77_Y38_N3
\RAM1|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RAM1|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: M9K_X51_Y39_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X72_Y40_N12
\RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a26~portadataout\) # 
-- ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \RAM1|altsyncram_component|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout\);

-- Location: LCCOMB_X72_Y40_N30
\RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout\ & 
-- (\RAM1|altsyncram_component|auto_generated|ram_block1a58~portadataout\)) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout\ & ((\RAM1|altsyncram_component|auto_generated|ram_block1a42~portadataout\))))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|ram_block1a58~portadataout\,
	datab => \RAM1|altsyncram_component|auto_generated|ram_block1a42~portadataout\,
	datac => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~20_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout\);

-- Location: LCCOMB_X79_Y44_N18
\Data_bus[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[10]~33_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(10))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(10),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout\,
	combout => \Data_bus[10]~33_combout\);

-- Location: LCCOMB_X79_Y44_N8
\Data_bus[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[10]~35_combout\ = ((\Data_bus[10]~34_combout\ & \Data_bus[10]~33_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[10]~34_combout\,
	datab => \Data_bus[0]~4_combout\,
	datad => \Data_bus[10]~33_combout\,
	combout => \Data_bus[10]~35_combout\);

-- Location: LCCOMB_X83_Y44_N8
\CPU1|DPath|ALU1|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux10~6_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux3~2_combout\) # ((\CPU1|DPath|regF|muxA|Mux6~4_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (!\CPU1|DPath|ALU1|Mux3~2_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux5~4_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux6~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux10~6_combout\);

-- Location: LCCOMB_X83_Y44_N6
\CPU1|DPath|ALU1|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux10~3_combout\ = (\CPU1|DPath|regF|muxA|Mux6~4_combout\ & ((\CPU1|DPath|MB|Selector6~3_combout\) # (\CPU1|DPath|ALU1|addr|nine|vOut~0_combout\))) # (!\CPU1|DPath|regF|muxA|Mux6~4_combout\ & (\CPU1|DPath|MB|Selector6~3_combout\ & 
-- \CPU1|DPath|ALU1|addr|nine|vOut~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|regF|muxA|Mux6~4_combout\,
	datac => \CPU1|DPath|MB|Selector6~3_combout\,
	datad => \CPU1|DPath|ALU1|addr|nine|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux10~3_combout\);

-- Location: LCCOMB_X83_Y44_N12
\CPU1|DPath|ALU1|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux10~4_combout\ = \CPU1|DPath|MB|Selector5~3_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|ALU1|Mux10~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|MB|Selector5~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux10~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux10~4_combout\);

-- Location: LCCOMB_X83_Y44_N2
\CPU1|DPath|ALU1|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux10~5_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux10~4_combout\ & ((\CPU1|CU|Selector77~0_combout\) # (\CPU1|DPath|regF|muxA|Mux5~4_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux5~4_combout\ $ (((\CPU1|DPath|ALU1|Mux10~4_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|CU|Selector77~0_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux5~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux10~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux10~5_combout\);

-- Location: LCCOMB_X83_Y44_N10
\CPU1|DPath|ALU1|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux10~7_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux10~6_combout\ & (\CPU1|DPath|regF|muxA|Mux4~4_combout\)) # (!\CPU1|DPath|ALU1|Mux10~6_combout\ & ((\CPU1|DPath|ALU1|Mux10~5_combout\))))) # 
-- (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (((\CPU1|DPath|ALU1|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux4~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux10~6_combout\,
	datad => \CPU1|DPath|ALU1|Mux10~5_combout\,
	combout => \CPU1|DPath|ALU1|Mux10~7_combout\);

-- Location: LCCOMB_X81_Y44_N28
\CPU1|DPath|ALU1|subt|add2|eleven|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|eleven|y~combout\ = \CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\ $ (\CPU1|DPath|regF|muxA|Mux5~4_combout\ $ (\CPU1|DPath|MB|Selector5~3_combout\ $ (\CPU1|DPath|ALU1|subt|add2|ten|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux5~4_combout\,
	datac => \CPU1|DPath|MB|Selector5~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|ten|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|eleven|y~combout\);

-- Location: LCCOMB_X80_Y44_N10
\CPU1|DPath|ALU1|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux10~2_combout\ = (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|ALU1|subt|add2|eleven|y~combout\))) # (!\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|addr|eleven|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|addr|eleven|vOut~0_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|eleven|y~combout\,
	combout => \CPU1|DPath|ALU1|Mux10~2_combout\);

-- Location: LCCOMB_X80_Y44_N28
\CPU1|DPath|ALU1|Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux10~8_combout\ = (\CPU1|DPath|ALU1|Mux10~2_combout\) # ((\CPU1|DPath|ALU1|Mux10~7_combout\ & ((!\CPU1|CU|CurrIR\(10)) # (!\CPU1|CU|Selector78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~0_combout\,
	datab => \CPU1|CU|CurrIR\(10),
	datac => \CPU1|DPath|ALU1|Mux10~7_combout\,
	datad => \CPU1|DPath|ALU1|Mux10~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux10~8_combout\);

-- Location: LCCOMB_X79_Y44_N30
\CPU1|DPath|MD|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector5~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\Data_bus[10]~35_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & ((\CPU1|DPath|ALU1|Mux10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector70~1_combout\,
	datac => \Data_bus[10]~35_combout\,
	datad => \CPU1|DPath|ALU1|Mux10~8_combout\,
	combout => \CPU1|DPath|MD|Selector5~0_combout\);

-- Location: FF_X81_Y41_N5
\CPU1|DPath|regF|R2|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector5~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(10));

-- Location: FF_X79_Y43_N1
\CPU1|DPath|regF|R1|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector5~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(10));

-- Location: LCCOMB_X81_Y41_N2
\CPU1|DPath|regF|muxA|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux5~2_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & ((\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|R1|data\(10)))) # (!\CPU1|CU|Selector81~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(10),
	datab => \CPU1|DPath|regF|R1|data\(10),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux5~2_combout\);

-- Location: LCCOMB_X81_Y41_N4
\CPU1|DPath|regF|muxA|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux5~3_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux5~2_combout\ & (\CPU1|DPath|regF|R3|data\(10))) # (!\CPU1|DPath|regF|muxA|Mux5~2_combout\ & ((\CPU1|DPath|regF|R2|data\(10)))))) # 
-- (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|muxA|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(10),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|R2|data\(10),
	datad => \CPU1|DPath|regF|muxA|Mux5~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux5~3_combout\);

-- Location: LCCOMB_X80_Y43_N16
\CPU1|DPath|regF|muxA|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux5~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux5~1_combout\)) # (!\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux5~1_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux5~3_combout\,
	datad => \CPU1|CU|Selector79~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux5~4_combout\);

-- Location: LCCOMB_X83_Y44_N0
\CPU1|DPath|ALU1|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux9~1_combout\ = \CPU1|DPath|MB|Selector6~3_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|ALU1|addr|nine|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector6~3_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|addr|nine|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux9~1_combout\);

-- Location: LCCOMB_X83_Y44_N30
\CPU1|DPath|ALU1|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux9~2_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux9~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux6~4_combout\) # (\CPU1|CU|Selector77~0_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux6~4_combout\ $ (((\CPU1|DPath|ALU1|Mux9~1_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux6~4_combout\,
	datac => \CPU1|CU|Selector77~0_combout\,
	datad => \CPU1|DPath|ALU1|Mux9~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux9~2_combout\);

-- Location: LCCOMB_X83_Y44_N28
\CPU1|DPath|ALU1|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux9~3_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & (\CPU1|DPath|ALU1|Mux3~2_combout\)) # (!\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux3~2_combout\ & (\CPU1|DPath|ALU1|Mux9~2_combout\)) # (!\CPU1|DPath|ALU1|Mux3~2_combout\ 
-- & ((\CPU1|DPath|regF|muxA|Mux6~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux9~2_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux6~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux9~3_combout\);

-- Location: LCCOMB_X83_Y44_N26
\CPU1|DPath|ALU1|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux9~4_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux9~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux5~4_combout\))) # (!\CPU1|DPath|ALU1|Mux9~3_combout\ & (\CPU1|DPath|regF|muxA|Mux7~4_combout\)))) # 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (((\CPU1|DPath|ALU1|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux7~4_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux5~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux9~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux9~4_combout\);

-- Location: LCCOMB_X83_Y44_N20
\CPU1|DPath|ALU1|subt|add2|ten|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|ten|y~combout\ = \CPU1|DPath|ALU1|subt|add1|nine|vOut~0_combout\ $ (\CPU1|DPath|regF|muxA|Mux6~4_combout\ $ (\CPU1|DPath|MB|Selector6~3_combout\ $ (\CPU1|DPath|ALU1|subt|add2|nine|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add1|nine|vOut~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux6~4_combout\,
	datac => \CPU1|DPath|MB|Selector6~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|nine|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|ten|y~combout\);

-- Location: LCCOMB_X83_Y44_N18
\CPU1|DPath|ALU1|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux9~0_combout\ = (\CPU1|CU|Selector78~3_combout\ & (((\CPU1|DPath|ALU1|subt|add2|ten|y~combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|MB|Selector6~3_combout\) # ((\CPU1|DPath|regF|muxA|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector6~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux6~4_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|ten|y~combout\,
	combout => \CPU1|DPath|ALU1|Mux9~0_combout\);

-- Location: LCCOMB_X83_Y44_N16
\CPU1|DPath|ALU1|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux9~5_combout\ = (\CPU1|CU|Selector75~0_combout\ & (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|DPath|ALU1|Mux9~0_combout\)))) # (!\CPU1|CU|Selector75~0_combout\ & ((\CPU1|DPath|ALU1|Mux9~4_combout\) # ((\CPU1|DPath|ALU1|Mux15~2_combout\ 
-- & \CPU1|DPath|ALU1|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector75~0_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux9~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux9~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux9~5_combout\);

-- Location: LCCOMB_X83_Y44_N24
\CPU1|DPath|MD|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector6~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\Data_bus[9]~32_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & ((\CPU1|DPath|ALU1|Mux9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Selector70~1_combout\,
	datac => \Data_bus[9]~32_combout\,
	datad => \CPU1|DPath|ALU1|Mux9~5_combout\,
	combout => \CPU1|DPath|MD|Selector6~0_combout\);

-- Location: FF_X83_Y44_N25
\CPU1|DPath|regF|R3|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|MD|Selector6~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(9));

-- Location: FF_X83_Y44_N15
\CPU1|DPath|regF|R2|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector6~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(9));

-- Location: LCCOMB_X83_Y44_N14
\CPU1|DPath|regF|muxA|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux6~3_combout\ = (\CPU1|DPath|regF|muxA|Mux6~2_combout\ & ((\CPU1|DPath|regF|R3|data\(9)) # ((!\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|DPath|regF|muxA|Mux6~2_combout\ & (((\CPU1|DPath|regF|R2|data\(9) & 
-- \CPU1|CU|Selector80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux6~2_combout\,
	datab => \CPU1|DPath|regF|R3|data\(9),
	datac => \CPU1|DPath|regF|R2|data\(9),
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux6~3_combout\);

-- Location: LCCOMB_X84_Y44_N16
\CPU1|DPath|regF|R5|data[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R5|data[9]~feeder_combout\ = \CPU1|DPath|MD|Selector6~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector6~0_combout\,
	combout => \CPU1|DPath|regF|R5|data[9]~feeder_combout\);

-- Location: FF_X84_Y44_N17
\CPU1|DPath|regF|R5|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R5|data[9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(9));

-- Location: LCCOMB_X84_Y44_N30
\CPU1|DPath|regF|R4|data[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R4|data[9]~feeder_combout\ = \CPU1|DPath|MD|Selector6~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector6~0_combout\,
	combout => \CPU1|DPath|regF|R4|data[9]~feeder_combout\);

-- Location: FF_X84_Y44_N31
\CPU1|DPath|regF|R4|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R4|data[9]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(9));

-- Location: FF_X82_Y44_N15
\CPU1|DPath|regF|R6|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector6~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(9));

-- Location: LCCOMB_X82_Y44_N14
\CPU1|DPath|regF|muxA|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux6~0_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & ((\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|R6|data\(9)))) # (!\CPU1|CU|Selector80~2_combout\ & 
-- (\CPU1|DPath|regF|R4|data\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector81~1_combout\,
	datab => \CPU1|DPath|regF|R4|data\(9),
	datac => \CPU1|DPath|regF|R6|data\(9),
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux6~0_combout\);

-- Location: LCCOMB_X83_Y41_N0
\CPU1|DPath|regF|muxA|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux6~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux6~0_combout\ & (\CPU1|DPath|regF|R7|data\(9))) # (!\CPU1|DPath|regF|muxA|Mux6~0_combout\ & ((\CPU1|DPath|regF|R5|data\(9)))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R7|data\(9),
	datab => \CPU1|DPath|regF|R5|data\(9),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux6~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux6~1_combout\);

-- Location: LCCOMB_X83_Y41_N22
\CPU1|DPath|regF|muxA|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux6~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux6~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux6~3_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux6~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux6~4_combout\);

-- Location: LCCOMB_X74_Y44_N10
\CPU1|address[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[9]~24_combout\ = (\CPU1|CU|Mux16~1_combout\ & (\CPU1|address[9]~23_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mux16~1_combout\,
	datab => \CPU1|address[9]~23_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux6~4_combout\,
	combout => \CPU1|address[9]~24_combout\);

-- Location: M9K_X78_Y25_N0
\ROM1|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012F3C72F",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012F3C72F00000000000000000000000000000000000CCF0CCF0F08CC30F3C3C6330C0F3C0000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "P4_Weidman.mif",
	init_file_layout => "port_a",
	logical_ram_name => "systemROM:ROM1|altsyncram:altsyncram_component|altsyncram_dea1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X76_Y40_N24
\Data_bus[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[8]~27_combout\ = ((\Data_bus~1_combout\ & ((\ROM1|altsyncram_component|auto_generated|q_a\(8)))) # (!\Data_bus~1_combout\ & (\RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout\))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~17_combout\,
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \ROM1|altsyncram_component|auto_generated|q_a\(8),
	combout => \Data_bus[8]~27_combout\);

-- Location: LCCOMB_X77_Y42_N4
\Data_bus[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[8]~28_combout\ = (\CPU1|CU|st_op~3_combout\ & (\CPU1|DPath|MB|Selector7~5_combout\ & ((\CPU1|CU|CurrPC\(8)) # (!\CPU1|CU|PCd_EN~0_combout\)))) # (!\CPU1|CU|st_op~3_combout\ & ((\CPU1|CU|CurrPC\(8)) # ((!\CPU1|CU|PCd_EN~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|st_op~3_combout\,
	datab => \CPU1|CU|CurrPC\(8),
	datac => \CPU1|CU|PCd_EN~0_combout\,
	datad => \CPU1|DPath|MB|Selector7~5_combout\,
	combout => \Data_bus[8]~28_combout\);

-- Location: LCCOMB_X77_Y44_N30
\Data_bus[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[8]~29_combout\ = ((\Data_bus[8]~27_combout\ & \Data_bus[8]~28_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_bus[8]~27_combout\,
	datac => \Data_bus[0]~4_combout\,
	datad => \Data_bus[8]~28_combout\,
	combout => \Data_bus[8]~29_combout\);

-- Location: LCCOMB_X79_Y42_N8
\CPU1|DPath|ALU1|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux8~3_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & (((\CPU1|DPath|regF|muxA|Mux8~4_combout\) # (\CPU1|DPath|ALU1|Mux3~2_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (\CPU1|DPath|regF|muxA|Mux7~4_combout\ & 
-- ((!\CPU1|DPath|ALU1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux7~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux8~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux3~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux8~3_combout\);

-- Location: LCCOMB_X79_Y42_N20
\CPU1|DPath|ALU1|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux8~1_combout\ = \CPU1|DPath|MB|Selector7~5_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|ALU1|addr|eight|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|MB|Selector7~5_combout\,
	datad => \CPU1|DPath|ALU1|addr|eight|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux8~1_combout\);

-- Location: LCCOMB_X79_Y42_N26
\CPU1|DPath|ALU1|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux8~2_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux8~1_combout\ & ((\CPU1|CU|Selector77~0_combout\) # (\CPU1|DPath|regF|muxA|Mux7~4_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux7~4_combout\ $ (((\CPU1|DPath|ALU1|Mux8~1_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux7~4_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux8~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux8~2_combout\);

-- Location: LCCOMB_X79_Y44_N16
\CPU1|DPath|ALU1|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux8~4_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux8~3_combout\ & (\CPU1|DPath|regF|muxA|Mux6~4_combout\)) # (!\CPU1|DPath|ALU1|Mux8~3_combout\ & ((\CPU1|DPath|ALU1|Mux8~2_combout\))))) # 
-- (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (((\CPU1|DPath|ALU1|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux6~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux8~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux8~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux8~4_combout\);

-- Location: LCCOMB_X81_Y44_N8
\CPU1|DPath|ALU1|subt|add2|nine|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|nine|y~combout\ = \CPU1|DPath|regF|muxA|Mux7~4_combout\ $ (\CPU1|DPath|MB|Selector7~5_combout\ $ (\CPU1|DPath|ALU1|subt|add1|eight|vOut~2_combout\ $ (\CPU1|DPath|ALU1|subt|add2|eight|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux7~4_combout\,
	datab => \CPU1|DPath|MB|Selector7~5_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|eight|vOut~2_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|eight|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|nine|y~combout\);

-- Location: LCCOMB_X81_Y44_N22
\CPU1|DPath|ALU1|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux8~0_combout\ = (\CPU1|CU|Selector78~3_combout\ & (((\CPU1|DPath|ALU1|subt|add2|nine|y~combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux7~4_combout\) # ((\CPU1|DPath|MB|Selector7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux7~4_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|ALU1|subt|add2|nine|y~combout\,
	datad => \CPU1|DPath|MB|Selector7~5_combout\,
	combout => \CPU1|DPath|ALU1|Mux8~0_combout\);

-- Location: LCCOMB_X80_Y44_N8
\CPU1|DPath|ALU1|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux8~5_combout\ = (\CPU1|CU|Selector75~0_combout\ & (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|DPath|ALU1|Mux8~0_combout\)))) # (!\CPU1|CU|Selector75~0_combout\ & ((\CPU1|DPath|ALU1|Mux8~4_combout\) # ((\CPU1|DPath|ALU1|Mux15~2_combout\ 
-- & \CPU1|DPath|ALU1|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector75~0_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux8~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux8~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux8~5_combout\);

-- Location: LCCOMB_X83_Y43_N12
\CPU1|DPath|MD|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector7~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\Data_bus[8]~29_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & ((\CPU1|DPath|ALU1|Mux8~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector70~1_combout\,
	datab => \Data_bus[8]~29_combout\,
	datad => \CPU1|DPath|ALU1|Mux8~5_combout\,
	combout => \CPU1|DPath|MD|Selector7~0_combout\);

-- Location: LCCOMB_X83_Y43_N30
\CPU1|DPath|regF|R2|data[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R2|data[8]~feeder_combout\ = \CPU1|DPath|MD|Selector7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector7~0_combout\,
	combout => \CPU1|DPath|regF|R2|data[8]~feeder_combout\);

-- Location: FF_X83_Y43_N31
\CPU1|DPath|regF|R2|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R2|data[8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(8));

-- Location: FF_X79_Y40_N29
\CPU1|DPath|regF|R0|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector7~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(8));

-- Location: FF_X83_Y41_N5
\CPU1|DPath|regF|R1|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector7~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(8));

-- Location: LCCOMB_X79_Y40_N0
\CPU1|DPath|regF|muxA|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux7~2_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & ((\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|R1|data\(8)))) # (!\CPU1|CU|Selector81~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector80~2_combout\,
	datab => \CPU1|DPath|regF|R0|data\(8),
	datac => \CPU1|DPath|regF|R1|data\(8),
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux7~2_combout\);

-- Location: LCCOMB_X79_Y40_N26
\CPU1|DPath|regF|muxA|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux7~3_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux7~2_combout\ & (\CPU1|DPath|regF|R3|data\(8))) # (!\CPU1|DPath|regF|muxA|Mux7~2_combout\ & ((\CPU1|DPath|regF|R2|data\(8)))))) # 
-- (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|muxA|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(8),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|R2|data\(8),
	datad => \CPU1|DPath|regF|muxA|Mux7~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux7~3_combout\);

-- Location: FF_X83_Y41_N29
\CPU1|DPath|regF|R7|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector7~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(8));

-- Location: FF_X82_Y43_N17
\CPU1|DPath|regF|R4|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector7~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(8));

-- Location: LCCOMB_X79_Y40_N24
\CPU1|DPath|regF|muxA|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux7~0_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|R6|data\(8)) # ((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|R4|data\(8) & !\CPU1|CU|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(8),
	datab => \CPU1|DPath|regF|R4|data\(8),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux7~0_combout\);

-- Location: LCCOMB_X79_Y40_N18
\CPU1|DPath|regF|muxA|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux7~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux7~0_combout\ & ((\CPU1|DPath|regF|R7|data\(8)))) # (!\CPU1|DPath|regF|muxA|Mux7~0_combout\ & (\CPU1|DPath|regF|R5|data\(8))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(8),
	datab => \CPU1|CU|Selector81~1_combout\,
	datac => \CPU1|DPath|regF|R7|data\(8),
	datad => \CPU1|DPath|regF|muxA|Mux7~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux7~1_combout\);

-- Location: LCCOMB_X79_Y40_N16
\CPU1|DPath|regF|muxA|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux7~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux7~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux7~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux7~3_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux7~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux7~4_combout\);

-- Location: LCCOMB_X79_Y42_N6
\CPU1|DPath|ALU1|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux7~1_combout\ = \CPU1|DPath|MB|Selector8~1_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|ALU1|addr|seven|vOut~1_combout\) # (\CPU1|DPath|ALU1|addr|seven|vOut~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|DPath|ALU1|addr|seven|vOut~1_combout\,
	datac => \CPU1|DPath|MB|Selector8~1_combout\,
	datad => \CPU1|DPath|ALU1|addr|seven|vOut~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux7~1_combout\);

-- Location: LCCOMB_X79_Y42_N16
\CPU1|DPath|ALU1|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux7~2_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux7~1_combout\ & ((\CPU1|CU|Selector77~0_combout\) # (\CPU1|DPath|regF|muxA|Mux8~4_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux8~4_combout\ $ (((\CPU1|DPath|ALU1|Mux7~1_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux8~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux7~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux7~2_combout\);

-- Location: LCCOMB_X80_Y45_N18
\CPU1|DPath|ALU1|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux7~3_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & (((\CPU1|DPath|ALU1|Mux3~3_combout\) # (\CPU1|DPath|ALU1|Mux7~2_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (\CPU1|DPath|regF|muxA|Mux8~4_combout\ & 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux8~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux7~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux7~3_combout\);

-- Location: LCCOMB_X80_Y45_N28
\CPU1|DPath|ALU1|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux7~4_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux7~3_combout\ & (\CPU1|DPath|regF|muxA|Mux7~4_combout\)) # (!\CPU1|DPath|ALU1|Mux7~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux9~4_combout\))))) # 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (((\CPU1|DPath|ALU1|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux7~4_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux9~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux7~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux7~4_combout\);

-- Location: LCCOMB_X81_Y44_N4
\CPU1|DPath|ALU1|subt|add2|eight|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|eight|y~combout\ = \CPU1|DPath|ALU1|subt|add2|seven|vOut~0_combout\ $ (\CPU1|DPath|regF|muxA|Mux8~4_combout\ $ (\CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\ $ (\CPU1|DPath|MB|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add2|seven|vOut~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux8~4_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|seven|vOut~0_combout\,
	datad => \CPU1|DPath|MB|Selector8~1_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|eight|y~combout\);

-- Location: LCCOMB_X80_Y44_N24
\CPU1|DPath|ALU1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux7~0_combout\ = (\CPU1|CU|Selector78~3_combout\ & (((\CPU1|DPath|ALU1|subt|add2|eight|y~combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux8~4_combout\) # ((\CPU1|DPath|MB|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux8~4_combout\,
	datac => \CPU1|DPath|MB|Selector8~1_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|eight|y~combout\,
	combout => \CPU1|DPath|ALU1|Mux7~0_combout\);

-- Location: LCCOMB_X80_Y44_N2
\CPU1|DPath|ALU1|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux7~5_combout\ = (\CPU1|CU|Selector75~0_combout\ & (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|DPath|ALU1|Mux7~0_combout\)))) # (!\CPU1|CU|Selector75~0_combout\ & ((\CPU1|DPath|ALU1|Mux7~4_combout\) # ((\CPU1|DPath|ALU1|Mux15~2_combout\ 
-- & \CPU1|DPath|ALU1|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector75~0_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux7~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux7~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux7~5_combout\);

-- Location: LCCOMB_X82_Y44_N20
\CPU1|DPath|MD|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector8~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\Data_bus[7]~14_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & ((\CPU1|DPath|ALU1|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[7]~14_combout\,
	datab => \CPU1|CU|Selector70~1_combout\,
	datad => \CPU1|DPath|ALU1|Mux7~5_combout\,
	combout => \CPU1|DPath|MD|Selector8~0_combout\);

-- Location: LCCOMB_X83_Y42_N18
\CPU1|DPath|regF|R5|data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R5|data[7]~feeder_combout\ = \CPU1|DPath|MD|Selector8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector8~0_combout\,
	combout => \CPU1|DPath|regF|R5|data[7]~feeder_combout\);

-- Location: FF_X83_Y42_N19
\CPU1|DPath|regF|R5|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R5|data[7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(7));

-- Location: LCCOMB_X83_Y39_N2
\CPU1|DPath|regF|R4|data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R4|data[7]~feeder_combout\ = \CPU1|DPath|MD|Selector8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector8~0_combout\,
	combout => \CPU1|DPath|regF|R4|data[7]~feeder_combout\);

-- Location: FF_X83_Y39_N3
\CPU1|DPath|regF|R4|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R4|data[7]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(7));

-- Location: LCCOMB_X83_Y39_N6
\CPU1|DPath|regF|muxA|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux8~0_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|R6|data\(7)) # ((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|R4|data\(7) & !\CPU1|CU|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(7),
	datab => \CPU1|DPath|regF|R4|data\(7),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux8~0_combout\);

-- Location: LCCOMB_X83_Y39_N16
\CPU1|DPath|regF|muxA|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux8~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux8~0_combout\ & (\CPU1|DPath|regF|R7|data\(7))) # (!\CPU1|DPath|regF|muxA|Mux8~0_combout\ & ((\CPU1|DPath|regF|R5|data\(7)))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R7|data\(7),
	datab => \CPU1|CU|Selector81~1_combout\,
	datac => \CPU1|DPath|regF|R5|data\(7),
	datad => \CPU1|DPath|regF|muxA|Mux8~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux8~1_combout\);

-- Location: FF_X82_Y39_N9
\CPU1|DPath|regF|R1|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector8~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(7));

-- Location: LCCOMB_X83_Y39_N26
\CPU1|DPath|regF|muxA|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux8~2_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & ((\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|R1|data\(7)))) # (!\CPU1|CU|Selector81~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(7),
	datab => \CPU1|DPath|regF|R1|data\(7),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux8~2_combout\);

-- Location: LCCOMB_X83_Y39_N8
\CPU1|DPath|regF|muxA|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux8~3_combout\ = (\CPU1|DPath|regF|muxA|Mux8~2_combout\ & (((\CPU1|DPath|regF|R3|data\(7)) # (!\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|DPath|regF|muxA|Mux8~2_combout\ & (\CPU1|DPath|regF|R2|data\(7) & 
-- ((\CPU1|CU|Selector80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(7),
	datab => \CPU1|DPath|regF|R3|data\(7),
	datac => \CPU1|DPath|regF|muxA|Mux8~2_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux8~3_combout\);

-- Location: LCCOMB_X83_Y39_N18
\CPU1|DPath|regF|muxA|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux8~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux8~1_combout\)) # (!\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|regF|muxA|Mux8~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux8~3_combout\,
	datad => \CPU1|CU|Selector79~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux8~4_combout\);

-- Location: LCCOMB_X77_Y42_N16
\CPU1|address[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[7]~20_combout\ = (\CPU1|CU|Mux16~1_combout\ & (\CPU1|address[7]~19_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Mux16~1_combout\,
	datac => \CPU1|address[7]~19_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux8~4_combout\,
	combout => \CPU1|address[7]~20_combout\);

-- Location: M9K_X51_Y35_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: LCCOMB_X76_Y44_N24
\CPU1|CU|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~24_combout\ = ((\CPU1|CU|CurrOffset\(10) $ (\CPU1|CU|CurrPC\(12) $ (!\CPU1|CU|Add3~23\)))) # (GND)
-- \CPU1|CU|Add3~25\ = CARRY((\CPU1|CU|CurrOffset\(10) & ((\CPU1|CU|CurrPC\(12)) # (!\CPU1|CU|Add3~23\))) # (!\CPU1|CU|CurrOffset\(10) & (\CPU1|CU|CurrPC\(12) & !\CPU1|CU|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(10),
	datab => \CPU1|CU|CurrPC\(12),
	datad => VCC,
	cin => \CPU1|CU|Add3~23\,
	combout => \CPU1|CU|Add3~24_combout\,
	cout => \CPU1|CU|Add3~25\);

-- Location: LCCOMB_X76_Y44_N26
\CPU1|CU|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~26_combout\ = (\CPU1|CU|CurrOffset\(10) & ((\CPU1|CU|CurrPC\(13) & (\CPU1|CU|Add3~25\ & VCC)) # (!\CPU1|CU|CurrPC\(13) & (!\CPU1|CU|Add3~25\)))) # (!\CPU1|CU|CurrOffset\(10) & ((\CPU1|CU|CurrPC\(13) & (!\CPU1|CU|Add3~25\)) # 
-- (!\CPU1|CU|CurrPC\(13) & ((\CPU1|CU|Add3~25\) # (GND)))))
-- \CPU1|CU|Add3~27\ = CARRY((\CPU1|CU|CurrOffset\(10) & (!\CPU1|CU|CurrPC\(13) & !\CPU1|CU|Add3~25\)) # (!\CPU1|CU|CurrOffset\(10) & ((!\CPU1|CU|Add3~25\) # (!\CPU1|CU|CurrPC\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(10),
	datab => \CPU1|CU|CurrPC\(13),
	datad => VCC,
	cin => \CPU1|CU|Add3~25\,
	combout => \CPU1|CU|Add3~26_combout\,
	cout => \CPU1|CU|Add3~27\);

-- Location: LCCOMB_X75_Y44_N20
\CPU1|CU|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~20_combout\ = (\CPU1|CU|CurrPC\(10) & (\CPU1|CU|Add0~19\ $ (GND))) # (!\CPU1|CU|CurrPC\(10) & (!\CPU1|CU|Add0~19\ & VCC))
-- \CPU1|CU|Add0~21\ = CARRY((\CPU1|CU|CurrPC\(10) & !\CPU1|CU|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(10),
	datad => VCC,
	cin => \CPU1|CU|Add0~19\,
	combout => \CPU1|CU|Add0~20_combout\,
	cout => \CPU1|CU|Add0~21\);

-- Location: LCCOMB_X75_Y44_N22
\CPU1|CU|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~22_combout\ = (\CPU1|CU|CurrPC\(11) & (!\CPU1|CU|Add0~21\)) # (!\CPU1|CU|CurrPC\(11) & ((\CPU1|CU|Add0~21\) # (GND)))
-- \CPU1|CU|Add0~23\ = CARRY((!\CPU1|CU|Add0~21\) # (!\CPU1|CU|CurrPC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(11),
	datad => VCC,
	cin => \CPU1|CU|Add0~21\,
	combout => \CPU1|CU|Add0~22_combout\,
	cout => \CPU1|CU|Add0~23\);

-- Location: LCCOMB_X75_Y44_N24
\CPU1|CU|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~24_combout\ = (\CPU1|CU|CurrPC\(12) & (\CPU1|CU|Add0~23\ $ (GND))) # (!\CPU1|CU|CurrPC\(12) & (!\CPU1|CU|Add0~23\ & VCC))
-- \CPU1|CU|Add0~25\ = CARRY((\CPU1|CU|CurrPC\(12) & !\CPU1|CU|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(12),
	datad => VCC,
	cin => \CPU1|CU|Add0~23\,
	combout => \CPU1|CU|Add0~24_combout\,
	cout => \CPU1|CU|Add0~25\);

-- Location: LCCOMB_X75_Y44_N26
\CPU1|CU|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~26_combout\ = (\CPU1|CU|CurrPC\(13) & (!\CPU1|CU|Add0~25\)) # (!\CPU1|CU|CurrPC\(13) & ((\CPU1|CU|Add0~25\) # (GND)))
-- \CPU1|CU|Add0~27\ = CARRY((!\CPU1|CU|Add0~25\) # (!\CPU1|CU|CurrPC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(13),
	datad => VCC,
	cin => \CPU1|CU|Add0~25\,
	combout => \CPU1|CU|Add0~26_combout\,
	cout => \CPU1|CU|Add0~27\);

-- Location: LCCOMB_X76_Y41_N16
\CPU1|CU|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector2~0_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & (((\CPU1|CU|CurrPC[14]~4_combout\)))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & ((\CPU1|CU|CurrPC[14]~4_combout\ & (\CPU1|CU|Add0~26_combout\)) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- ((\CPU1|CU|CurrPC\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~7_combout\,
	datab => \CPU1|CU|Add0~26_combout\,
	datac => \CPU1|CU|CurrPC[14]~4_combout\,
	datad => \CPU1|CU|CurrPC\(13),
	combout => \CPU1|CU|Selector2~0_combout\);

-- Location: LCCOMB_X75_Y41_N18
\CPU1|CU|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector2~1_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & ((\CPU1|CU|Selector2~0_combout\ & ((\CPU1|CU|Add3~26_combout\))) # (!\CPU1|CU|Selector2~0_combout\ & (\Data_bus[13]~44_combout\)))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & 
-- (((\CPU1|CU|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~7_combout\,
	datab => \Data_bus[13]~44_combout\,
	datac => \CPU1|CU|Add3~26_combout\,
	datad => \CPU1|CU|Selector2~0_combout\,
	combout => \CPU1|CU|Selector2~1_combout\);

-- Location: LCCOMB_X75_Y41_N2
\CPU1|CU|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector2~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrIR\(13))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrState.Reset~q\ & \CPU1|CU|Selector2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(13),
	datab => \CPU1|CU|CurrPC[14]~8_combout\,
	datac => \CPU1|CU|CurrState.Reset~q\,
	datad => \CPU1|CU|Selector2~1_combout\,
	combout => \CPU1|CU|Selector2~2_combout\);

-- Location: FF_X75_Y41_N3
\CPU1|CU|CurrPC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector2~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(13));

-- Location: LCCOMB_X76_Y38_N24
\CPU1|address[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[13]~1_combout\ = (\CPU1|CU|WideOr3~combout\ & ((\CPU1|CU|CurrPC\(13)))) # (!\CPU1|CU|WideOr3~combout\ & (!\CPU1|CU|CurrSP\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(13),
	datac => \CPU1|CU|CurrPC\(13),
	datad => \CPU1|CU|WideOr3~combout\,
	combout => \CPU1|address[13]~1_combout\);

-- Location: LCCOMB_X77_Y38_N18
\RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\ = (!\CPU1|address[14]~29_combout\ & ((\CPU1|CU|Mux16~1_combout\ & (\CPU1|address[13]~1_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mux16~1_combout\,
	datab => \CPU1|address[13]~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux2~4_combout\,
	datad => \CPU1|address[14]~29_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\);

-- Location: M9K_X64_Y37_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y35_N0
\RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\RAM1|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) # (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\RAM1|altsyncram_component|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout\);

-- Location: LCCOMB_X63_Y35_N2
\RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~5_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout\ & 
-- (\RAM1|altsyncram_component|auto_generated|ram_block1a54~portadataout\)) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout\ & ((\RAM1|altsyncram_component|auto_generated|ram_block1a38~portadataout\))))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|ram_block1a54~portadataout\,
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a38~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~5_combout\);

-- Location: LCCOMB_X76_Y40_N6
\Data_bus[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[6]~9_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(6))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~5_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(6),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~5_combout\,
	combout => \Data_bus[6]~9_combout\);

-- Location: LCCOMB_X76_Y42_N24
\CPU1|CU|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector41~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[6]~10_combout\ & \Data_bus[6]~9_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[6]~10_combout\,
	datab => \Data_bus[0]~4_combout\,
	datac => \CPU1|CU|CurrState.Fetch~q\,
	datad => \Data_bus[6]~9_combout\,
	combout => \CPU1|CU|Selector41~0_combout\);

-- Location: FF_X76_Y42_N25
\CPU1|CU|CurrIR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector41~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(6));

-- Location: LCCOMB_X83_Y42_N26
\CPU1|DPath|MB|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector9~1_combout\ = (\CPU1|DPath|MB|Selector9~0_combout\) # ((\CPU1|CU|CurrIR\(6) & \CPU1|DPath|MB|Selector14~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrIR\(6),
	datac => \CPU1|DPath|MB|Selector14~5_combout\,
	datad => \CPU1|DPath|MB|Selector9~0_combout\,
	combout => \CPU1|DPath|MB|Selector9~1_combout\);

-- Location: LCCOMB_X80_Y45_N20
\CPU1|DPath|ALU1|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux6~3_combout\ = (\CPU1|DPath|MB|Selector10~1_combout\ & ((\CPU1|DPath|ALU1|addr|five|vOut~0_combout\) # (\CPU1|DPath|regF|muxA|Mux10~4_combout\))) # (!\CPU1|DPath|MB|Selector10~1_combout\ & (\CPU1|DPath|ALU1|addr|five|vOut~0_combout\ & 
-- \CPU1|DPath|regF|muxA|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector10~1_combout\,
	datac => \CPU1|DPath|ALU1|addr|five|vOut~0_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux10~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux6~3_combout\);

-- Location: LCCOMB_X80_Y45_N6
\CPU1|DPath|ALU1|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux6~4_combout\ = \CPU1|DPath|MB|Selector9~1_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|ALU1|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|MB|Selector9~1_combout\,
	datad => \CPU1|DPath|ALU1|Mux6~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux6~4_combout\);

-- Location: LCCOMB_X80_Y45_N0
\CPU1|DPath|ALU1|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux6~5_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux6~4_combout\ & ((\CPU1|CU|Selector77~0_combout\) # (\CPU1|DPath|regF|muxA|Mux9~4_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux9~4_combout\ $ (((\CPU1|DPath|ALU1|Mux6~4_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|CU|Selector77~0_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux9~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux6~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux6~5_combout\);

-- Location: LCCOMB_X80_Y45_N4
\CPU1|DPath|ALU1|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux6~7_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux6~6_combout\ & (\CPU1|DPath|regF|muxA|Mux8~4_combout\)) # (!\CPU1|DPath|ALU1|Mux6~6_combout\ & ((\CPU1|DPath|ALU1|Mux6~5_combout\))))) # 
-- (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (((\CPU1|DPath|ALU1|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux8~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux6~6_combout\,
	datad => \CPU1|DPath|ALU1|Mux6~5_combout\,
	combout => \CPU1|DPath|ALU1|Mux6~7_combout\);

-- Location: LCCOMB_X83_Y44_N4
\CPU1|DPath|ALU1|subt|add2|seven|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|seven|y~combout\ = \CPU1|DPath|ALU1|subt|add1|six|vOut~0_combout\ $ (\CPU1|DPath|regF|muxA|Mux9~4_combout\ $ (\CPU1|DPath|MB|Selector9~1_combout\ $ (\CPU1|DPath|ALU1|subt|add2|six|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add1|six|vOut~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux9~4_combout\,
	datac => \CPU1|DPath|MB|Selector9~1_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|six|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|seven|y~combout\);

-- Location: LCCOMB_X83_Y44_N22
\CPU1|DPath|ALU1|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux6~2_combout\ = (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|ALU1|subt|add2|seven|y~combout\))) # (!\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|addr|seven|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|addr|seven|vOut~0_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|seven|y~combout\,
	combout => \CPU1|DPath|ALU1|Mux6~2_combout\);

-- Location: LCCOMB_X80_Y44_N6
\CPU1|DPath|ALU1|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux6~8_combout\ = (\CPU1|DPath|ALU1|Mux6~2_combout\) # ((\CPU1|DPath|ALU1|Mux6~7_combout\ & ((!\CPU1|CU|CurrIR\(10)) # (!\CPU1|CU|Selector78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~0_combout\,
	datab => \CPU1|CU|CurrIR\(10),
	datac => \CPU1|DPath|ALU1|Mux6~7_combout\,
	datad => \CPU1|DPath|ALU1|Mux6~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux6~8_combout\);

-- Location: LCCOMB_X82_Y41_N0
\CPU1|DPath|MD|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector9~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & ((\Data_bus[6]~11_combout\))) # (!\CPU1|CU|Selector70~1_combout\ & (\CPU1|DPath|ALU1|Mux6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Selector70~1_combout\,
	datac => \CPU1|DPath|ALU1|Mux6~8_combout\,
	datad => \Data_bus[6]~11_combout\,
	combout => \CPU1|DPath|MD|Selector9~0_combout\);

-- Location: FF_X82_Y39_N23
\CPU1|DPath|regF|R7|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector9~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(6));

-- Location: LCCOMB_X79_Y42_N10
\CPU1|DPath|regF|muxA|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux9~0_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|R6|data\(6)) # ((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|R4|data\(6) & !\CPU1|CU|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(6),
	datab => \CPU1|DPath|regF|R4|data\(6),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux9~0_combout\);

-- Location: LCCOMB_X79_Y42_N4
\CPU1|DPath|regF|muxA|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux9~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux9~0_combout\ & (\CPU1|DPath|regF|R7|data\(6))) # (!\CPU1|DPath|regF|muxA|Mux9~0_combout\ & ((\CPU1|DPath|regF|R5|data\(6)))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector81~1_combout\,
	datab => \CPU1|DPath|regF|R7|data\(6),
	datac => \CPU1|DPath|regF|R5|data\(6),
	datad => \CPU1|DPath|regF|muxA|Mux9~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux9~1_combout\);

-- Location: LCCOMB_X81_Y41_N28
\CPU1|DPath|regF|R3|data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R3|data[6]~feeder_combout\ = \CPU1|DPath|MD|Selector9~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DPath|MD|Selector9~0_combout\,
	combout => \CPU1|DPath|regF|R3|data[6]~feeder_combout\);

-- Location: FF_X81_Y41_N29
\CPU1|DPath|regF|R3|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R3|data[6]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(6));

-- Location: LCCOMB_X82_Y41_N26
\CPU1|DPath|regF|muxA|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux9~2_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|R1|data\(6)) # (\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & (\CPU1|DPath|regF|R0|data\(6) & ((!\CPU1|CU|Selector80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(6),
	datab => \CPU1|CU|Selector81~1_combout\,
	datac => \CPU1|DPath|regF|R1|data\(6),
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux9~2_combout\);

-- Location: LCCOMB_X82_Y41_N8
\CPU1|DPath|regF|muxA|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux9~3_combout\ = (\CPU1|DPath|regF|muxA|Mux9~2_combout\ & (((\CPU1|DPath|regF|R3|data\(6)) # (!\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|DPath|regF|muxA|Mux9~2_combout\ & (\CPU1|DPath|regF|R2|data\(6) & 
-- ((\CPU1|CU|Selector80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(6),
	datab => \CPU1|DPath|regF|R3|data\(6),
	datac => \CPU1|DPath|regF|muxA|Mux9~2_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux9~3_combout\);

-- Location: LCCOMB_X79_Y42_N30
\CPU1|DPath|regF|muxA|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux9~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux9~1_combout\)) # (!\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux9~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux9~3_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux9~4_combout\);

-- Location: LCCOMB_X74_Y41_N12
\CPU1|CU|CurrSP[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[6]~30_combout\ = (\CPU1|CU|CurrSP\(6) & (!\CPU1|CU|CurrSP[5]~29\)) # (!\CPU1|CU|CurrSP\(6) & ((\CPU1|CU|CurrSP[5]~29\) # (GND)))
-- \CPU1|CU|CurrSP[6]~31\ = CARRY((!\CPU1|CU|CurrSP[5]~29\) # (!\CPU1|CU|CurrSP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(6),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[5]~29\,
	combout => \CPU1|CU|CurrSP[6]~30_combout\,
	cout => \CPU1|CU|CurrSP[6]~31\);

-- Location: LCCOMB_X73_Y42_N8
\CPU1|CU|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~8_combout\ = (\CPU1|CU|CurrSP\(4) & (!\CPU1|CU|Add1~7\ & VCC)) # (!\CPU1|CU|CurrSP\(4) & (\CPU1|CU|Add1~7\ $ (GND)))
-- \CPU1|CU|Add1~9\ = CARRY((!\CPU1|CU|CurrSP\(4) & !\CPU1|CU|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(4),
	datad => VCC,
	cin => \CPU1|CU|Add1~7\,
	combout => \CPU1|CU|Add1~8_combout\,
	cout => \CPU1|CU|Add1~9\);

-- Location: LCCOMB_X73_Y42_N12
\CPU1|CU|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~12_combout\ = (\CPU1|CU|CurrSP\(6) & (!\CPU1|CU|Add1~11\ & VCC)) # (!\CPU1|CU|CurrSP\(6) & (\CPU1|CU|Add1~11\ $ (GND)))
-- \CPU1|CU|Add1~13\ = CARRY((!\CPU1|CU|CurrSP\(6) & !\CPU1|CU|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(6),
	datad => VCC,
	cin => \CPU1|CU|Add1~11\,
	combout => \CPU1|CU|Add1~12_combout\,
	cout => \CPU1|CU|Add1~13\);

-- Location: LCCOMB_X73_Y41_N26
\CPU1|CU|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~42_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Add1~12_combout\,
	combout => \CPU1|CU|Add1~42_combout\);

-- Location: FF_X74_Y41_N13
\CPU1|CU|CurrSP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[6]~30_combout\,
	asdata => \CPU1|CU|Add1~42_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(6));

-- Location: LCCOMB_X74_Y44_N16
\CPU1|address[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[6]~17_combout\ = (\CPU1|CU|WideOr3~combout\ & ((\CPU1|CU|CurrPC\(6)))) # (!\CPU1|CU|WideOr3~combout\ & (!\CPU1|CU|CurrSP\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(6),
	datac => \CPU1|CU|CurrPC\(6),
	datad => \CPU1|CU|WideOr3~combout\,
	combout => \CPU1|address[6]~17_combout\);

-- Location: LCCOMB_X74_Y44_N6
\CPU1|address[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[6]~18_combout\ = (\CPU1|CU|Mux16~1_combout\ & ((\CPU1|address[6]~17_combout\))) # (!\CPU1|CU|Mux16~1_combout\ & (\CPU1|DPath|regF|muxA|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mux16~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux9~4_combout\,
	datad => \CPU1|address[6]~17_combout\,
	combout => \CPU1|address[6]~18_combout\);

-- Location: M9K_X78_Y32_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y26_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N4
\RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a37~portadataout\))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (\RAM1|altsyncram_component|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a37~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout\);

-- Location: M9K_X64_Y25_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N22
\RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout\ = (\RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout\ & (((\RAM1|altsyncram_component|auto_generated|ram_block1a53~portadataout\) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout\ & (\RAM1|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & 
-- (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datab => \RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~2_combout\,
	datac => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a53~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout\);

-- Location: LCCOMB_X76_Y40_N20
\Data_bus[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[5]~6_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(5))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(5),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout\,
	combout => \Data_bus[5]~6_combout\);

-- Location: LCCOMB_X79_Y40_N20
\Data_bus[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[5]~8_combout\ = ((\Data_bus[5]~7_combout\ & \Data_bus[5]~6_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[5]~7_combout\,
	datab => \Data_bus[0]~4_combout\,
	datad => \Data_bus[5]~6_combout\,
	combout => \Data_bus[5]~8_combout\);

-- Location: LCCOMB_X80_Y45_N24
\CPU1|DPath|ALU1|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux5~1_combout\ = \CPU1|DPath|MB|Selector10~1_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|ALU1|addr|five|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|ALU1|addr|five|vOut~0_combout\,
	datad => \CPU1|DPath|MB|Selector10~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux5~1_combout\);

-- Location: LCCOMB_X80_Y45_N10
\CPU1|DPath|ALU1|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux5~2_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux5~1_combout\ & ((\CPU1|CU|Selector77~0_combout\) # (\CPU1|DPath|regF|muxA|Mux10~4_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux10~4_combout\ $ (((\CPU1|DPath|ALU1|Mux5~1_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|CU|Selector77~0_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux10~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux5~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux5~2_combout\);

-- Location: LCCOMB_X80_Y45_N16
\CPU1|DPath|ALU1|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux5~3_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & (((\CPU1|DPath|ALU1|Mux3~3_combout\) # (\CPU1|DPath|ALU1|Mux5~2_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (\CPU1|DPath|regF|muxA|Mux10~4_combout\ & 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux10~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux5~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux5~3_combout\);

-- Location: LCCOMB_X80_Y45_N30
\CPU1|DPath|ALU1|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux5~4_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux5~3_combout\ & (\CPU1|DPath|regF|muxA|Mux9~4_combout\)) # (!\CPU1|DPath|ALU1|Mux5~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux11~4_combout\))))) # 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (((\CPU1|DPath|ALU1|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux9~4_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux11~4_combout\,
	datac => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux5~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux5~4_combout\);

-- Location: LCCOMB_X81_Y45_N12
\CPU1|DPath|ALU1|subt|add2|six|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|six|y~combout\ = \CPU1|DPath|regF|muxA|Mux10~4_combout\ $ (\CPU1|DPath|MB|Selector10~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|five|vOut~2_combout\ $ (\CPU1|DPath|ALU1|subt|add2|five|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux10~4_combout\,
	datab => \CPU1|DPath|MB|Selector10~1_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|five|vOut~2_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|five|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|six|y~combout\);

-- Location: LCCOMB_X81_Y45_N30
\CPU1|DPath|ALU1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux5~0_combout\ = (\CPU1|CU|Selector78~3_combout\ & (((\CPU1|DPath|ALU1|subt|add2|six|y~combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|MB|Selector10~1_combout\) # ((\CPU1|DPath|regF|muxA|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|DPath|MB|Selector10~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux10~4_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|six|y~combout\,
	combout => \CPU1|DPath|ALU1|Mux5~0_combout\);

-- Location: LCCOMB_X80_Y44_N14
\CPU1|DPath|ALU1|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux5~5_combout\ = (\CPU1|CU|Selector75~0_combout\ & (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|DPath|ALU1|Mux5~0_combout\)))) # (!\CPU1|CU|Selector75~0_combout\ & ((\CPU1|DPath|ALU1|Mux5~4_combout\) # ((\CPU1|DPath|ALU1|Mux15~2_combout\ 
-- & \CPU1|DPath|ALU1|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector75~0_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux5~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux5~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux5~5_combout\);

-- Location: LCCOMB_X84_Y40_N12
\CPU1|DPath|MD|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector10~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\Data_bus[5]~8_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & ((\CPU1|DPath|ALU1|Mux5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Selector70~1_combout\,
	datac => \Data_bus[5]~8_combout\,
	datad => \CPU1|DPath|ALU1|Mux5~5_combout\,
	combout => \CPU1|DPath|MD|Selector10~0_combout\);

-- Location: LCCOMB_X84_Y39_N0
\CPU1|DPath|regF|R7|data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R7|data[5]~feeder_combout\ = \CPU1|DPath|MD|Selector10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DPath|MD|Selector10~0_combout\,
	combout => \CPU1|DPath|regF|R7|data[5]~feeder_combout\);

-- Location: FF_X84_Y39_N1
\CPU1|DPath|regF|R7|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R7|data[5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(5));

-- Location: LCCOMB_X84_Y40_N20
\CPU1|DPath|regF|R6|data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R6|data[5]~feeder_combout\ = \CPU1|DPath|MD|Selector10~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector10~0_combout\,
	combout => \CPU1|DPath|regF|R6|data[5]~feeder_combout\);

-- Location: FF_X84_Y40_N21
\CPU1|DPath|regF|R6|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R6|data[5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(5));

-- Location: LCCOMB_X84_Y40_N24
\CPU1|DPath|regF|muxA|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux10~0_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|R6|data\(5)) # (\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & (\CPU1|DPath|regF|R4|data\(5) & ((!\CPU1|CU|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(5),
	datab => \CPU1|DPath|regF|R6|data\(5),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux10~0_combout\);

-- Location: LCCOMB_X84_Y40_N30
\CPU1|DPath|regF|muxA|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux10~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux10~0_combout\ & ((\CPU1|DPath|regF|R7|data\(5)))) # (!\CPU1|DPath|regF|muxA|Mux10~0_combout\ & (\CPU1|DPath|regF|R5|data\(5))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(5),
	datab => \CPU1|CU|Selector81~1_combout\,
	datac => \CPU1|DPath|regF|R7|data\(5),
	datad => \CPU1|DPath|regF|muxA|Mux10~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux10~1_combout\);

-- Location: LCCOMB_X83_Y39_N28
\CPU1|DPath|regF|muxA|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux10~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux10~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux10~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux10~3_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux10~1_combout\,
	datad => \CPU1|CU|Selector79~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux10~4_combout\);

-- Location: LCCOMB_X75_Y42_N8
\CPU1|address[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[5]~16_combout\ = (\CPU1|CU|Mux16~1_combout\ & (\CPU1|address[5]~15_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux10~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|address[5]~15_combout\,
	datac => \CPU1|CU|Mux16~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux10~4_combout\,
	combout => \CPU1|address[5]~16_combout\);

-- Location: M9K_X37_Y39_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y41_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X67_Y40_N28
\RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a20~portadataout\) # 
-- ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (((\RAM1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & 
-- !\RAM1|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout\);

-- Location: LCCOMB_X67_Y40_N14
\RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~1_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout\ & 
-- ((\RAM1|altsyncram_component|auto_generated|ram_block1a52~portadataout\))) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout\ & (\RAM1|altsyncram_component|auto_generated|ram_block1a36~portadataout\)))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \RAM1|altsyncram_component|auto_generated|ram_block1a36~portadataout\,
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a52~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~0_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~1_combout\);

-- Location: LCCOMB_X76_Y40_N18
\Data_bus[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[4]~2_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(4))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~1_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(4),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~1_combout\,
	combout => \Data_bus[4]~2_combout\);

-- Location: LCCOMB_X77_Y41_N12
\Data_bus[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[4]~5_combout\ = ((\Data_bus[4]~3_combout\ & \Data_bus[4]~2_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[4]~3_combout\,
	datac => \Data_bus[0]~4_combout\,
	datad => \Data_bus[4]~2_combout\,
	combout => \Data_bus[4]~5_combout\);

-- Location: LCCOMB_X81_Y38_N28
\CPU1|DPath|ALU1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux4~0_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|subt|add2|five|y~combout\)) # (!\CPU1|CU|Selector78~3_combout\ & (((\CPU1|DPath|regF|muxA|Mux11~4_combout\) # (\CPU1|DPath|MB|Selector11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add2|five|y~combout\,
	datab => \CPU1|DPath|regF|muxA|Mux11~4_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|MB|Selector11~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux4~0_combout\);

-- Location: LCCOMB_X81_Y38_N6
\CPU1|DPath|ALU1|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux4~1_combout\ = \CPU1|DPath|MB|Selector11~1_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|ALU1|addr|four|vOut~0_combout\) # (\CPU1|DPath|ALU1|addr|four|vOut~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|addr|four|vOut~0_combout\,
	datab => \CPU1|DPath|MB|Selector11~1_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|addr|four|vOut~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux4~1_combout\);

-- Location: LCCOMB_X81_Y38_N8
\CPU1|DPath|ALU1|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux4~2_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux4~1_combout\ & ((\CPU1|CU|Selector77~0_combout\) # (\CPU1|DPath|regF|muxA|Mux11~4_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux11~4_combout\ $ (((\CPU1|DPath|ALU1|Mux4~1_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux11~4_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux4~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux4~2_combout\);

-- Location: LCCOMB_X80_Y42_N16
\CPU1|DPath|ALU1|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux4~3_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & (((\CPU1|DPath|ALU1|Mux3~3_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux12~4_combout\))) # 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (\CPU1|DPath|regF|muxA|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux11~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux12~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux4~3_combout\);

-- Location: LCCOMB_X81_Y38_N18
\CPU1|DPath|ALU1|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux4~4_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux4~3_combout\ & (\CPU1|DPath|regF|muxA|Mux10~4_combout\)) # (!\CPU1|DPath|ALU1|Mux4~3_combout\ & ((\CPU1|DPath|ALU1|Mux4~2_combout\))))) # 
-- (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (((\CPU1|DPath|ALU1|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux10~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux4~2_combout\,
	datad => \CPU1|DPath|ALU1|Mux4~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux4~4_combout\);

-- Location: LCCOMB_X81_Y38_N12
\CPU1|DPath|ALU1|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux4~5_combout\ = (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|DPath|ALU1|Mux4~0_combout\) # ((!\CPU1|CU|Selector75~0_combout\ & \CPU1|DPath|ALU1|Mux4~4_combout\)))) # (!\CPU1|DPath|ALU1|Mux15~2_combout\ & 
-- (((!\CPU1|CU|Selector75~0_combout\ & \CPU1|DPath|ALU1|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datab => \CPU1|DPath|ALU1|Mux4~0_combout\,
	datac => \CPU1|CU|Selector75~0_combout\,
	datad => \CPU1|DPath|ALU1|Mux4~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux4~5_combout\);

-- Location: LCCOMB_X81_Y38_N24
\CPU1|DPath|MD|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector11~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\Data_bus[4]~5_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & ((\CPU1|DPath|ALU1|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector70~1_combout\,
	datab => \Data_bus[4]~5_combout\,
	datad => \CPU1|DPath|ALU1|Mux4~5_combout\,
	combout => \CPU1|DPath|MD|Selector11~0_combout\);

-- Location: FF_X81_Y41_N19
\CPU1|DPath|regF|R2|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector11~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(4));

-- Location: FF_X81_Y41_N13
\CPU1|DPath|regF|R3|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector11~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(4));

-- Location: LCCOMB_X81_Y41_N10
\CPU1|DPath|regF|muxA|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux11~2_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & ((\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|R1|data\(4)))) # (!\CPU1|CU|Selector81~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(4),
	datab => \CPU1|DPath|regF|R1|data\(4),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux11~2_combout\);

-- Location: LCCOMB_X81_Y41_N12
\CPU1|DPath|regF|muxA|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux11~3_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux11~2_combout\ & ((\CPU1|DPath|regF|R3|data\(4)))) # (!\CPU1|DPath|regF|muxA|Mux11~2_combout\ & (\CPU1|DPath|regF|R2|data\(4))))) # 
-- (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|muxA|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector80~2_combout\,
	datab => \CPU1|DPath|regF|R2|data\(4),
	datac => \CPU1|DPath|regF|R3|data\(4),
	datad => \CPU1|DPath|regF|muxA|Mux11~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux11~3_combout\);

-- Location: LCCOMB_X79_Y39_N4
\CPU1|DPath|regF|R6|data[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R6|data[4]~feeder_combout\ = \CPU1|DPath|MD|Selector11~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector11~0_combout\,
	combout => \CPU1|DPath|regF|R6|data[4]~feeder_combout\);

-- Location: FF_X79_Y39_N5
\CPU1|DPath|regF|R6|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R6|data[4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(4));

-- Location: LCCOMB_X81_Y40_N16
\CPU1|DPath|regF|muxA|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux11~0_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|CU|Selector81~1_combout\) # (\CPU1|DPath|regF|R6|data\(4))))) # (!\CPU1|CU|Selector80~2_combout\ & (\CPU1|DPath|regF|R4|data\(4) & (!\CPU1|CU|Selector81~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(4),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|DPath|regF|R6|data\(4),
	combout => \CPU1|DPath|regF|muxA|Mux11~0_combout\);

-- Location: LCCOMB_X81_Y40_N10
\CPU1|DPath|regF|muxA|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux11~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux11~0_combout\ & ((\CPU1|DPath|regF|R7|data\(4)))) # (!\CPU1|DPath|regF|muxA|Mux11~0_combout\ & (\CPU1|DPath|regF|R5|data\(4))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(4),
	datab => \CPU1|DPath|regF|R7|data\(4),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux11~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux11~1_combout\);

-- Location: LCCOMB_X80_Y42_N10
\CPU1|DPath|regF|muxA|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux11~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux11~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux11~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux11~3_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux11~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux11~4_combout\);

-- Location: LCCOMB_X74_Y44_N18
\CPU1|address[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[4]~14_combout\ = (\CPU1|CU|Mux16~1_combout\ & (\CPU1|address[4]~13_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux11~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mux16~1_combout\,
	datab => \CPU1|address[4]~13_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux11~4_combout\,
	combout => \CPU1|address[4]~14_combout\);

-- Location: M9K_X78_Y30_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y38_N8
\RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (\RAM1|altsyncram_component|auto_generated|ram_block1a33~portadataout\)) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a33~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\);

-- Location: M9K_X78_Y31_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y38_N6
\RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\ & 
-- ((\RAM1|altsyncram_component|auto_generated|ram_block1a49~portadataout\))) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\ & (\RAM1|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~10_combout\,
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a49~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout\);

-- Location: LCCOMB_X76_Y40_N8
\Data_bus[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[1]~18_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(1))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(1),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~11_combout\,
	combout => \Data_bus[1]~18_combout\);

-- Location: LCCOMB_X76_Y40_N26
\Data_bus[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[1]~20_combout\ = ((\Data_bus[1]~19_combout\ & \Data_bus[1]~18_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_bus[1]~19_combout\,
	datac => \Data_bus[1]~18_combout\,
	datad => \Data_bus[0]~4_combout\,
	combout => \Data_bus[1]~20_combout\);

-- Location: LCCOMB_X77_Y44_N18
\CPU1|CU|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector14~1_combout\ = (\CPU1|CU|Selector14~0_combout\ & ((\CPU1|CU|Add3~2_combout\) # ((!\CPU1|CU|CurrPC[14]~7_combout\)))) # (!\CPU1|CU|Selector14~0_combout\ & (((\CPU1|CU|CurrPC[14]~7_combout\ & \Data_bus[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Add3~2_combout\,
	datab => \CPU1|CU|Selector14~0_combout\,
	datac => \CPU1|CU|CurrPC[14]~7_combout\,
	datad => \Data_bus[1]~20_combout\,
	combout => \CPU1|CU|Selector14~1_combout\);

-- Location: LCCOMB_X77_Y44_N22
\CPU1|CU|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector14~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrIR\(1))))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrState.Reset~q\ & ((\CPU1|CU|Selector14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Reset~q\,
	datab => \CPU1|CU|CurrPC[14]~8_combout\,
	datac => \CPU1|CU|CurrIR\(1),
	datad => \CPU1|CU|Selector14~1_combout\,
	combout => \CPU1|CU|Selector14~2_combout\);

-- Location: FF_X77_Y44_N23
\CPU1|CU|CurrPC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector14~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(1));

-- Location: LCCOMB_X76_Y44_N0
\CPU1|CU|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~0_combout\ = (\CPU1|CU|CurrPC\(0) & (\CPU1|CU|CurrOffset\(0) $ (VCC))) # (!\CPU1|CU|CurrPC\(0) & (\CPU1|CU|CurrOffset\(0) & VCC))
-- \CPU1|CU|Add3~1\ = CARRY((\CPU1|CU|CurrPC\(0) & \CPU1|CU|CurrOffset\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(0),
	datab => \CPU1|CU|CurrOffset\(0),
	datad => VCC,
	combout => \CPU1|CU|Add3~0_combout\,
	cout => \CPU1|CU|Add3~1\);

-- Location: LCCOMB_X76_Y44_N4
\CPU1|CU|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~4_combout\ = ((\CPU1|CU|CurrOffset\(2) $ (\CPU1|CU|CurrPC\(2) $ (!\CPU1|CU|Add3~3\)))) # (GND)
-- \CPU1|CU|Add3~5\ = CARRY((\CPU1|CU|CurrOffset\(2) & ((\CPU1|CU|CurrPC\(2)) # (!\CPU1|CU|Add3~3\))) # (!\CPU1|CU|CurrOffset\(2) & (\CPU1|CU|CurrPC\(2) & !\CPU1|CU|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(2),
	datab => \CPU1|CU|CurrPC\(2),
	datad => VCC,
	cin => \CPU1|CU|Add3~3\,
	combout => \CPU1|CU|Add3~4_combout\,
	cout => \CPU1|CU|Add3~5\);

-- Location: LCCOMB_X75_Y44_N4
\CPU1|CU|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add0~4_combout\ = (\CPU1|CU|CurrPC\(2) & (\CPU1|CU|Add0~3\ $ (GND))) # (!\CPU1|CU|CurrPC\(2) & (!\CPU1|CU|Add0~3\ & VCC))
-- \CPU1|CU|Add0~5\ = CARRY((\CPU1|CU|CurrPC\(2) & !\CPU1|CU|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC\(2),
	datad => VCC,
	cin => \CPU1|CU|Add0~3\,
	combout => \CPU1|CU|Add0~4_combout\,
	cout => \CPU1|CU|Add0~5\);

-- Location: LCCOMB_X76_Y41_N28
\CPU1|CU|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector13~0_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & (((\CPU1|CU|CurrPC[14]~4_combout\) # (\Data_bus[2]~23_combout\)))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & (\CPU1|CU|CurrPC\(2) & (!\CPU1|CU|CurrPC[14]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~7_combout\,
	datab => \CPU1|CU|CurrPC\(2),
	datac => \CPU1|CU|CurrPC[14]~4_combout\,
	datad => \Data_bus[2]~23_combout\,
	combout => \CPU1|CU|Selector13~0_combout\);

-- Location: LCCOMB_X76_Y41_N2
\CPU1|CU|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector13~1_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|Selector13~0_combout\ & (\CPU1|CU|Add3~4_combout\)) # (!\CPU1|CU|Selector13~0_combout\ & ((\CPU1|CU|Add0~4_combout\))))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- (((\CPU1|CU|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~4_combout\,
	datab => \CPU1|CU|Add3~4_combout\,
	datac => \CPU1|CU|Add0~4_combout\,
	datad => \CPU1|CU|Selector13~0_combout\,
	combout => \CPU1|CU|Selector13~1_combout\);

-- Location: LCCOMB_X76_Y41_N0
\CPU1|CU|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector13~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrIR\(2))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrState.Reset~q\ & \CPU1|CU|Selector13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~8_combout\,
	datab => \CPU1|CU|CurrIR\(2),
	datac => \CPU1|CU|CurrState.Reset~q\,
	datad => \CPU1|CU|Selector13~1_combout\,
	combout => \CPU1|CU|Selector13~2_combout\);

-- Location: FF_X76_Y41_N1
\CPU1|CU|CurrPC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector13~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(2));

-- Location: LCCOMB_X76_Y44_N8
\CPU1|CU|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~8_combout\ = ((\CPU1|CU|CurrOffset\(4) $ (\CPU1|CU|CurrPC\(4) $ (!\CPU1|CU|Add3~7\)))) # (GND)
-- \CPU1|CU|Add3~9\ = CARRY((\CPU1|CU|CurrOffset\(4) & ((\CPU1|CU|CurrPC\(4)) # (!\CPU1|CU|Add3~7\))) # (!\CPU1|CU|CurrOffset\(4) & (\CPU1|CU|CurrPC\(4) & !\CPU1|CU|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(4),
	datab => \CPU1|CU|CurrPC\(4),
	datad => VCC,
	cin => \CPU1|CU|Add3~7\,
	combout => \CPU1|CU|Add3~8_combout\,
	cout => \CPU1|CU|Add3~9\);

-- Location: LCCOMB_X77_Y41_N22
\CPU1|CU|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector11~0_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & (((\CPU1|CU|CurrPC[14]~4_combout\) # (\Data_bus[4]~5_combout\)))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & (\CPU1|CU|CurrPC\(4) & (!\CPU1|CU|CurrPC[14]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~7_combout\,
	datab => \CPU1|CU|CurrPC\(4),
	datac => \CPU1|CU|CurrPC[14]~4_combout\,
	datad => \Data_bus[4]~5_combout\,
	combout => \CPU1|CU|Selector11~0_combout\);

-- Location: LCCOMB_X76_Y41_N26
\CPU1|CU|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector11~1_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|Selector11~0_combout\ & ((\CPU1|CU|Add3~8_combout\))) # (!\CPU1|CU|Selector11~0_combout\ & (\CPU1|CU|Add0~8_combout\)))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- (((\CPU1|CU|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~4_combout\,
	datab => \CPU1|CU|Add0~8_combout\,
	datac => \CPU1|CU|Add3~8_combout\,
	datad => \CPU1|CU|Selector11~0_combout\,
	combout => \CPU1|CU|Selector11~1_combout\);

-- Location: LCCOMB_X76_Y41_N18
\CPU1|CU|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector11~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrIR\(4))))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrState.Reset~q\ & (\CPU1|CU|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~8_combout\,
	datab => \CPU1|CU|CurrState.Reset~q\,
	datac => \CPU1|CU|Selector11~1_combout\,
	datad => \CPU1|CU|CurrIR\(4),
	combout => \CPU1|CU|Selector11~2_combout\);

-- Location: FF_X76_Y41_N19
\CPU1|CU|CurrPC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector11~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(4));

-- Location: LCCOMB_X76_Y41_N4
\CPU1|CU|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector10~0_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & (((\CPU1|CU|CurrPC[14]~4_combout\)))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & ((\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|Add0~10_combout\))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- (\CPU1|CU|CurrPC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~7_combout\,
	datab => \CPU1|CU|CurrPC\(5),
	datac => \CPU1|CU|CurrPC[14]~4_combout\,
	datad => \CPU1|CU|Add0~10_combout\,
	combout => \CPU1|CU|Selector10~0_combout\);

-- Location: LCCOMB_X76_Y41_N10
\CPU1|CU|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector10~1_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & ((\CPU1|CU|Selector10~0_combout\ & (\CPU1|CU|Add3~10_combout\)) # (!\CPU1|CU|Selector10~0_combout\ & ((\Data_bus[5]~8_combout\))))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & 
-- (((\CPU1|CU|Selector10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~7_combout\,
	datab => \CPU1|CU|Add3~10_combout\,
	datac => \CPU1|CU|Selector10~0_combout\,
	datad => \Data_bus[5]~8_combout\,
	combout => \CPU1|CU|Selector10~1_combout\);

-- Location: LCCOMB_X76_Y41_N8
\CPU1|CU|Selector10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector10~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrIR\(5))))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrState.Reset~q\ & ((\CPU1|CU|Selector10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~8_combout\,
	datab => \CPU1|CU|CurrState.Reset~q\,
	datac => \CPU1|CU|CurrIR\(5),
	datad => \CPU1|CU|Selector10~1_combout\,
	combout => \CPU1|CU|Selector10~2_combout\);

-- Location: FF_X76_Y41_N9
\CPU1|CU|CurrPC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector10~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(5));

-- Location: LCCOMB_X79_Y40_N10
\Data_bus[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[5]~7_combout\ = (\CPU1|CU|st_op~3_combout\ & (\CPU1|DPath|MB|Selector10~1_combout\ & ((\CPU1|CU|CurrPC\(5)) # (!\CPU1|CU|PCd_EN~0_combout\)))) # (!\CPU1|CU|st_op~3_combout\ & (((\CPU1|CU|CurrPC\(5))) # (!\CPU1|CU|PCd_EN~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|st_op~3_combout\,
	datab => \CPU1|CU|PCd_EN~0_combout\,
	datac => \CPU1|CU|CurrPC\(5),
	datad => \CPU1|DPath|MB|Selector10~1_combout\,
	combout => \Data_bus[5]~7_combout\);

-- Location: LCCOMB_X81_Y40_N28
\CPU1|CU|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector42~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[5]~7_combout\ & \Data_bus[5]~6_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Fetch~q\,
	datab => \Data_bus[0]~4_combout\,
	datac => \Data_bus[5]~7_combout\,
	datad => \Data_bus[5]~6_combout\,
	combout => \CPU1|CU|Selector42~0_combout\);

-- Location: FF_X81_Y40_N29
\CPU1|CU|CurrIR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector42~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(5));

-- Location: LCCOMB_X81_Y40_N24
\CPU1|CU|Selector80~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector80~1_combout\ = (\CPU1|CU|CurrIR\(12) & ((\CPU1|CU|Selector80~0_combout\) # ((\CPU1|CU|CurrIR\(5) & \CPU1|CU|Selector78~0_combout\)))) # (!\CPU1|CU|CurrIR\(12) & (\CPU1|CU|CurrIR\(5) & ((\CPU1|CU|Selector78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(12),
	datab => \CPU1|CU|CurrIR\(5),
	datac => \CPU1|CU|Selector80~0_combout\,
	datad => \CPU1|CU|Selector78~0_combout\,
	combout => \CPU1|CU|Selector80~1_combout\);

-- Location: LCCOMB_X81_Y40_N2
\CPU1|CU|Selector80~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector80~2_combout\ = (\CPU1|CU|Selector80~1_combout\) # ((\CPU1|CU|CurrState.Decode~q\ & (\CPU1|CU|CurrIR\(12) & \CPU1|CU|NextOp~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Decode~q\,
	datab => \CPU1|CU|CurrIR\(12),
	datac => \CPU1|CU|NextOp~5_combout\,
	datad => \CPU1|CU|Selector80~1_combout\,
	combout => \CPU1|CU|Selector80~2_combout\);

-- Location: LCCOMB_X81_Y39_N10
\CPU1|DPath|regF|muxA|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux13~0_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & ((\CPU1|CU|Selector80~2_combout\ & (\CPU1|DPath|regF|R6|data\(2))) # (!\CPU1|CU|Selector80~2_combout\ & 
-- ((\CPU1|DPath|regF|R4|data\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(2),
	datab => \CPU1|DPath|regF|R4|data\(2),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux13~0_combout\);

-- Location: LCCOMB_X81_Y39_N4
\CPU1|DPath|regF|muxA|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux13~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux13~0_combout\ & ((\CPU1|DPath|regF|R7|data\(2)))) # (!\CPU1|DPath|regF|muxA|Mux13~0_combout\ & (\CPU1|DPath|regF|R5|data\(2))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector81~1_combout\,
	datab => \CPU1|DPath|regF|R5|data\(2),
	datac => \CPU1|DPath|regF|R7|data\(2),
	datad => \CPU1|DPath|regF|muxA|Mux13~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux13~1_combout\);

-- Location: LCCOMB_X83_Y43_N18
\CPU1|DPath|regF|R3|data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R3|data[2]~feeder_combout\ = \CPU1|DPath|MD|Selector13~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector13~0_combout\,
	combout => \CPU1|DPath|regF|R3|data[2]~feeder_combout\);

-- Location: FF_X83_Y43_N19
\CPU1|DPath|regF|R3|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R3|data[2]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(2));

-- Location: FF_X82_Y39_N25
\CPU1|DPath|regF|R1|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector13~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(2));

-- Location: LCCOMB_X81_Y39_N14
\CPU1|DPath|regF|muxA|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux13~2_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|R1|data\(2)) # (\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & (\CPU1|DPath|regF|R0|data\(2) & ((!\CPU1|CU|Selector80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(2),
	datab => \CPU1|DPath|regF|R1|data\(2),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux13~2_combout\);

-- Location: LCCOMB_X81_Y39_N24
\CPU1|DPath|regF|muxA|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux13~3_combout\ = (\CPU1|DPath|regF|muxA|Mux13~2_combout\ & (((\CPU1|DPath|regF|R3|data\(2)) # (!\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|DPath|regF|muxA|Mux13~2_combout\ & (\CPU1|DPath|regF|R2|data\(2) & 
-- ((\CPU1|CU|Selector80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(2),
	datab => \CPU1|DPath|regF|R3|data\(2),
	datac => \CPU1|DPath|regF|muxA|Mux13~2_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux13~3_combout\);

-- Location: LCCOMB_X81_Y39_N30
\CPU1|DPath|regF|muxA|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux13~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux13~1_combout\)) # (!\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|regF|muxA|Mux13~1_combout\,
	datac => \CPU1|CU|Selector79~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux13~3_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux13~4_combout\);

-- Location: LCCOMB_X74_Y44_N26
\CPU1|address[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[2]~10_combout\ = (\CPU1|CU|Mux16~1_combout\ & (\CPU1|address[2]~9_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mux16~1_combout\,
	datab => \CPU1|address[2]~9_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux13~4_combout\,
	combout => \CPU1|address[2]~10_combout\);

-- Location: M9K_X64_Y27_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y30_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N12
\RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a45~portadataout\) # 
-- ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \RAM1|altsyncram_component|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout\);

-- Location: LCCOMB_X63_Y32_N10
\RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout\ & 
-- (\RAM1|altsyncram_component|auto_generated|ram_block1a61~portadataout\)) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout\ & ((\RAM1|altsyncram_component|auto_generated|ram_block1a29~portadataout\))))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|ram_block1a61~portadataout\,
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~26_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout\);

-- Location: LCCOMB_X75_Y41_N6
\Data_bus[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[13]~42_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(13))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector66~3_combout\,
	datab => \Data_bus~1_combout\,
	datac => \ROM1|altsyncram_component|auto_generated|q_a\(13),
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~27_combout\,
	combout => \Data_bus[13]~42_combout\);

-- Location: LCCOMB_X75_Y41_N12
\CPU1|CU|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector34~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[13]~43_combout\ & \Data_bus[13]~42_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Fetch~q\,
	datab => \Data_bus[0]~4_combout\,
	datac => \Data_bus[13]~43_combout\,
	datad => \Data_bus[13]~42_combout\,
	combout => \CPU1|CU|Selector34~0_combout\);

-- Location: FF_X75_Y41_N13
\CPU1|CU|CurrIR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector34~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(13));

-- Location: LCCOMB_X81_Y40_N0
\CPU1|CU|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector79~0_combout\ = (!\CPU1|CU|CurrIR\(15) & (\CPU1|CU|CurrIR\(14) & \CPU1|CU|CurrIR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrIR\(15),
	datac => \CPU1|CU|CurrIR\(14),
	datad => \CPU1|CU|CurrIR\(13),
	combout => \CPU1|CU|Selector79~0_combout\);

-- Location: LCCOMB_X80_Y42_N8
\CPU1|CU|Selector79~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector79~1_combout\ = (\CPU1|CU|CurrIR\(6) & ((\CPU1|CU|Selector78~0_combout\) # ((\CPU1|DPath|MB|Selector14~2_combout\ & \CPU1|CU|Selector79~0_combout\)))) # (!\CPU1|CU|CurrIR\(6) & (((\CPU1|DPath|MB|Selector14~2_combout\ & 
-- \CPU1|CU|Selector79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(6),
	datab => \CPU1|CU|Selector78~0_combout\,
	datac => \CPU1|DPath|MB|Selector14~2_combout\,
	datad => \CPU1|CU|Selector79~0_combout\,
	combout => \CPU1|CU|Selector79~1_combout\);

-- Location: FF_X82_Y43_N3
\CPU1|DPath|regF|R5|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector1~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(14));

-- Location: FF_X81_Y43_N15
\CPU1|DPath|regF|R6|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|MD|Selector1~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(14));

-- Location: LCCOMB_X82_Y39_N4
\CPU1|DPath|regF|muxA|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux1~0_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & ((\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|R6|data\(14)))) # (!\CPU1|CU|Selector80~2_combout\ & 
-- (\CPU1|DPath|regF|R4|data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(14),
	datab => \CPU1|DPath|regF|R6|data\(14),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux1~0_combout\);

-- Location: FF_X81_Y43_N25
\CPU1|DPath|regF|R7|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector1~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(14));

-- Location: LCCOMB_X82_Y39_N18
\CPU1|DPath|regF|muxA|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux1~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux1~0_combout\ & ((\CPU1|DPath|regF|R7|data\(14)))) # (!\CPU1|DPath|regF|muxA|Mux1~0_combout\ & (\CPU1|DPath|regF|R5|data\(14))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector81~1_combout\,
	datab => \CPU1|DPath|regF|R5|data\(14),
	datac => \CPU1|DPath|regF|muxA|Mux1~0_combout\,
	datad => \CPU1|DPath|regF|R7|data\(14),
	combout => \CPU1|DPath|regF|muxA|Mux1~1_combout\);

-- Location: LCCOMB_X81_Y39_N28
\CPU1|DPath|regF|muxA|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux1~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux1~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux1~3_combout\,
	datab => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux1~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux1~4_combout\);

-- Location: LCCOMB_X77_Y38_N16
\CPU1|address[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[14]~29_combout\ = (\CPU1|CU|Mux16~1_combout\ & (\CPU1|address[14]~0_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|address[14]~0_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux1~4_combout\,
	datad => \CPU1|CU|Mux16~1_combout\,
	combout => \CPU1|address[14]~29_combout\);

-- Location: LCCOMB_X77_Y38_N20
\RAM1|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = \CPU1|address[14]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|address[14]~29_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X77_Y38_N21
\RAM1|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RAM1|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: M9K_X78_Y26_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y36_N28
\RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~12_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\RAM1|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) # (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\RAM1|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~12_combout\);

-- Location: LCCOMB_X76_Y40_N28
\RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~13_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~12_combout\ & 
-- (\RAM1|altsyncram_component|auto_generated|ram_block1a50~portadataout\)) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~12_combout\ & ((\RAM1|altsyncram_component|auto_generated|ram_block1a34~portadataout\))))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|ram_block1a50~portadataout\,
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a34~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~12_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~13_combout\);

-- Location: LCCOMB_X76_Y40_N22
\Data_bus[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[2]~21_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(2))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~13_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(2),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~13_combout\,
	combout => \Data_bus[2]~21_combout\);

-- Location: LCCOMB_X76_Y40_N0
\Data_bus[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[2]~23_combout\ = ((\Data_bus[2]~22_combout\ & \Data_bus[2]~21_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_bus[2]~22_combout\,
	datac => \Data_bus[2]~21_combout\,
	datad => \Data_bus[0]~4_combout\,
	combout => \Data_bus[2]~23_combout\);

-- Location: LCCOMB_X84_Y42_N26
\CPU1|DPath|ALU1|subt|add2|three|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|three|y~combout\ = \CPU1|DPath|regF|muxA|Mux13~4_combout\ $ (\CPU1|DPath|ALU1|subt|add1|three|y~combout\ $ (((\CPU1|DPath|ALU1|subt|add2|two|vOut~0_combout\) # (!\CPU1|DPath|ALU1|subt|add2|two|vOut~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add2|two|vOut~2_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux13~4_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|three|y~combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|two|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|three|y~combout\);

-- Location: LCCOMB_X84_Y42_N8
\CPU1|DPath|ALU1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux2~0_combout\ = (\CPU1|CU|Selector78~3_combout\ & (((\CPU1|DPath|ALU1|subt|add2|three|y~combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux13~4_combout\) # ((\CPU1|DPath|MB|Selector13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux13~4_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|ALU1|subt|add2|three|y~combout\,
	datad => \CPU1|DPath|MB|Selector13~7_combout\,
	combout => \CPU1|DPath|ALU1|Mux2~0_combout\);

-- Location: LCCOMB_X84_Y42_N18
\CPU1|DPath|ALU1|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux2~1_combout\ = \CPU1|DPath|MB|Selector13~7_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|ALU1|addr|two|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|MB|Selector13~7_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|addr|two|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux2~1_combout\);

-- Location: LCCOMB_X84_Y42_N24
\CPU1|DPath|ALU1|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux2~2_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux2~1_combout\ & ((\CPU1|CU|Selector77~0_combout\) # (\CPU1|DPath|regF|muxA|Mux13~4_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux13~4_combout\ $ (((\CPU1|DPath|ALU1|Mux2~1_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|DPath|ALU1|Mux2~1_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux13~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux2~2_combout\);

-- Location: LCCOMB_X84_Y42_N2
\CPU1|DPath|ALU1|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux2~3_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & (\CPU1|DPath|ALU1|Mux3~2_combout\)) # (!\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux2~2_combout\))) # 
-- (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (\CPU1|DPath|regF|muxA|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux13~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux2~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux2~3_combout\);

-- Location: LCCOMB_X84_Y42_N28
\CPU1|DPath|ALU1|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux2~4_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux2~3_combout\ & (\CPU1|DPath|regF|muxA|Mux12~4_combout\)) # (!\CPU1|DPath|ALU1|Mux2~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux14~4_combout\))))) # 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (((\CPU1|DPath|ALU1|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux12~4_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux14~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux2~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux2~4_combout\);

-- Location: LCCOMB_X84_Y42_N10
\CPU1|DPath|ALU1|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux2~5_combout\ = (\CPU1|CU|Selector75~0_combout\ & (\CPU1|DPath|ALU1|Mux15~2_combout\ & (\CPU1|DPath|ALU1|Mux2~0_combout\))) # (!\CPU1|CU|Selector75~0_combout\ & ((\CPU1|DPath|ALU1|Mux2~4_combout\) # ((\CPU1|DPath|ALU1|Mux15~2_combout\ & 
-- \CPU1|DPath|ALU1|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector75~0_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux2~0_combout\,
	datad => \CPU1|DPath|ALU1|Mux2~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux2~5_combout\);

-- Location: LCCOMB_X81_Y38_N16
\CPU1|DPath|MD|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector13~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\Data_bus[2]~23_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & ((\CPU1|DPath|ALU1|Mux2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector70~1_combout\,
	datac => \Data_bus[2]~23_combout\,
	datad => \CPU1|DPath|ALU1|Mux2~5_combout\,
	combout => \CPU1|DPath|MD|Selector13~0_combout\);

-- Location: FF_X82_Y43_N23
\CPU1|DPath|regF|R5|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector13~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(2));

-- Location: LCCOMB_X82_Y43_N22
\CPU1|DPath|MB|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector13~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R7|data\(2))) # (!\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R5|data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R7|data\(2),
	datac => \CPU1|DPath|regF|R5|data\(2),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|MB|Selector13~3_combout\);

-- Location: LCCOMB_X82_Y43_N4
\CPU1|DPath|MB|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector13~5_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|MB|Selector13~3_combout\))) # (!\CPU1|CU|Selector84~1_combout\ & (\CPU1|DPath|MB|Selector13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector13~4_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|DPath|MB|Selector13~3_combout\,
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|MB|Selector13~5_combout\);

-- Location: FF_X81_Y39_N19
\CPU1|DPath|regF|R0|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector13~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(2));

-- Location: LCCOMB_X82_Y43_N8
\CPU1|DPath|MB|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector13~0_combout\ = (\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R2|data\(2))) # (!\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R0|data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(2),
	datab => \CPU1|DPath|regF|R0|data\(2),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|MB|Selector13~0_combout\);

-- Location: LCCOMB_X83_Y43_N16
\CPU1|DPath|MB|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector13~1_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R3|data\(2)))) # (!\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R1|data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R1|data\(2),
	datab => \CPU1|DPath|regF|R3|data\(2),
	datac => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|MB|Selector13~1_combout\);

-- Location: LCCOMB_X82_Y43_N12
\CPU1|DPath|MB|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector13~2_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|MB|Selector13~1_combout\))) # (!\CPU1|CU|Selector84~1_combout\ & (\CPU1|DPath|MB|Selector13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector84~1_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|DPath|MB|Selector13~0_combout\,
	datad => \CPU1|DPath|MB|Selector13~1_combout\,
	combout => \CPU1|DPath|MB|Selector13~2_combout\);

-- Location: LCCOMB_X82_Y43_N6
\CPU1|DPath|MB|Selector13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector13~7_combout\ = (\CPU1|DPath|MB|Selector13~6_combout\) # ((\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|MB|Selector13~5_combout\)) # (!\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|MB|Selector13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector82~0_combout\,
	datab => \CPU1|DPath|MB|Selector13~6_combout\,
	datac => \CPU1|DPath|MB|Selector13~5_combout\,
	datad => \CPU1|DPath|MB|Selector13~2_combout\,
	combout => \CPU1|DPath|MB|Selector13~7_combout\);

-- Location: LCCOMB_X77_Y42_N2
\Data_bus[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[2]~22_combout\ = (\CPU1|CU|CurrPC\(2) & (((\CPU1|DPath|MB|Selector13~7_combout\) # (!\CPU1|CU|st_op~3_combout\)))) # (!\CPU1|CU|CurrPC\(2) & (!\CPU1|CU|PCd_EN~0_combout\ & ((\CPU1|DPath|MB|Selector13~7_combout\) # (!\CPU1|CU|st_op~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(2),
	datab => \CPU1|CU|PCd_EN~0_combout\,
	datac => \CPU1|CU|st_op~3_combout\,
	datad => \CPU1|DPath|MB|Selector13~7_combout\,
	combout => \Data_bus[2]~22_combout\);

-- Location: LCCOMB_X82_Y40_N4
\CPU1|CU|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector45~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[2]~22_combout\ & \Data_bus[2]~21_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[0]~4_combout\,
	datab => \Data_bus[2]~22_combout\,
	datac => \CPU1|CU|CurrState.Fetch~q\,
	datad => \Data_bus[2]~21_combout\,
	combout => \CPU1|CU|Selector45~0_combout\);

-- Location: FF_X82_Y40_N5
\CPU1|CU|CurrIR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector45~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(2));

-- Location: LCCOMB_X82_Y40_N2
\CPU1|CU|Selector83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector83~0_combout\ = (\CPU1|CU|CurrIR\(9) & ((\CPU1|CU|Selector80~0_combout\) # ((\CPU1|CU|CurrIR\(2) & \CPU1|CU|Selector78~0_combout\)))) # (!\CPU1|CU|CurrIR\(9) & (\CPU1|CU|CurrIR\(2) & ((\CPU1|CU|Selector78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(9),
	datab => \CPU1|CU|CurrIR\(2),
	datac => \CPU1|CU|Selector80~0_combout\,
	datad => \CPU1|CU|Selector78~0_combout\,
	combout => \CPU1|CU|Selector83~0_combout\);

-- Location: LCCOMB_X82_Y40_N0
\CPU1|CU|Selector83~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector83~1_combout\ = (\CPU1|CU|Selector83~0_combout\) # ((\CPU1|CU|CurrState.Decode~q\ & \CPU1|CU|NextOp~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Decode~q\,
	datac => \CPU1|CU|NextOp~5_combout\,
	datad => \CPU1|CU|Selector83~0_combout\,
	combout => \CPU1|CU|Selector83~1_combout\);

-- Location: LCCOMB_X79_Y41_N22
\CPU1|DPath|regF|muxB|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux2~2_combout\ = (\CPU1|CU|Selector83~1_combout\ & (((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & ((\CPU1|CU|Selector84~1_combout\ & (\CPU1|DPath|regF|R1|data\(13))) # (!\CPU1|CU|Selector84~1_combout\ & 
-- ((\CPU1|DPath|regF|R0|data\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R1|data\(13),
	datab => \CPU1|DPath|regF|R0|data\(13),
	datac => \CPU1|CU|Selector83~1_combout\,
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux2~2_combout\);

-- Location: LCCOMB_X80_Y41_N14
\CPU1|DPath|regF|muxB|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux2~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux2~2_combout\ & ((\CPU1|DPath|regF|R3|data\(13)))) # (!\CPU1|DPath|regF|muxB|Mux2~2_combout\ & (\CPU1|DPath|regF|R2|data\(13))))) # 
-- (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector83~1_combout\,
	datab => \CPU1|DPath|regF|R2|data\(13),
	datac => \CPU1|DPath|regF|R3|data\(13),
	datad => \CPU1|DPath|regF|muxB|Mux2~2_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux2~3_combout\);

-- Location: LCCOMB_X84_Y41_N14
\CPU1|DPath|regF|R4|data[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R4|data[13]~feeder_combout\ = \CPU1|DPath|MD|Selector2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector2~0_combout\,
	combout => \CPU1|DPath|regF|R4|data[13]~feeder_combout\);

-- Location: FF_X84_Y41_N15
\CPU1|DPath|regF|R4|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R4|data[13]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(13));

-- Location: LCCOMB_X84_Y41_N20
\CPU1|DPath|regF|muxB|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux2~0_combout\ = (\CPU1|CU|Selector84~1_combout\ & (((\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & ((\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R6|data\(13))) # (!\CPU1|CU|Selector83~1_combout\ & 
-- ((\CPU1|DPath|regF|R4|data\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(13),
	datab => \CPU1|DPath|regF|R4|data\(13),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux2~0_combout\);

-- Location: LCCOMB_X84_Y41_N26
\CPU1|DPath|regF|muxB|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux2~1_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux2~0_combout\ & (\CPU1|DPath|regF|R7|data\(13))) # (!\CPU1|DPath|regF|muxB|Mux2~0_combout\ & ((\CPU1|DPath|regF|R5|data\(13)))))) # 
-- (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R7|data\(13),
	datab => \CPU1|DPath|regF|R5|data\(13),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux2~0_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux2~1_combout\);

-- Location: LCCOMB_X84_Y43_N28
\CPU1|DPath|MB|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector2~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux2~1_combout\))) # (!\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector82~0_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|DPath|regF|muxB|Mux2~3_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux2~1_combout\,
	combout => \CPU1|DPath|MB|Selector2~0_combout\);

-- Location: LCCOMB_X84_Y43_N6
\CPU1|DPath|MB|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector2~3_combout\ = (\CPU1|DPath|MB|Selector2~0_combout\) # ((\CPU1|CU|Selector71~0_combout\ & ((\CPU1|DPath|MB|Selector2~1_combout\) # (\CPU1|DPath|MB|Selector2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector2~1_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|DPath|MB|Selector2~2_combout\,
	datad => \CPU1|DPath|MB|Selector2~0_combout\,
	combout => \CPU1|DPath|MB|Selector2~3_combout\);

-- Location: LCCOMB_X75_Y41_N4
\Data_bus[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[13]~43_combout\ = (\CPU1|CU|CurrPC\(13) & (((\CPU1|DPath|MB|Selector2~3_combout\)) # (!\CPU1|CU|st_op~3_combout\))) # (!\CPU1|CU|CurrPC\(13) & (!\CPU1|CU|PCd_EN~0_combout\ & ((\CPU1|DPath|MB|Selector2~3_combout\) # 
-- (!\CPU1|CU|st_op~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(13),
	datab => \CPU1|CU|st_op~3_combout\,
	datac => \CPU1|DPath|MB|Selector2~3_combout\,
	datad => \CPU1|CU|PCd_EN~0_combout\,
	combout => \Data_bus[13]~43_combout\);

-- Location: LCCOMB_X75_Y41_N14
\Data_bus[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[13]~44_combout\ = ((\Data_bus[13]~43_combout\ & \Data_bus[13]~42_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_bus[0]~4_combout\,
	datac => \Data_bus[13]~43_combout\,
	datad => \Data_bus[13]~42_combout\,
	combout => \Data_bus[13]~44_combout\);

-- Location: LCCOMB_X79_Y41_N12
\CPU1|DPath|ALU1|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux13~6_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & (((\CPU1|DPath|ALU1|Mux3~3_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux3~4_combout\))) # 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (\CPU1|DPath|regF|muxA|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux2~4_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux3~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux3~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux13~6_combout\);

-- Location: LCCOMB_X80_Y41_N24
\CPU1|DPath|ALU1|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux13~3_combout\ = (\CPU1|DPath|regF|muxA|Mux3~4_combout\ & ((\CPU1|DPath|MB|Selector3~3_combout\) # (\CPU1|DPath|ALU1|addr|twelve|vOut~0_combout\))) # (!\CPU1|DPath|regF|muxA|Mux3~4_combout\ & (\CPU1|DPath|MB|Selector3~3_combout\ & 
-- \CPU1|DPath|ALU1|addr|twelve|vOut~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux3~4_combout\,
	datab => \CPU1|DPath|MB|Selector3~3_combout\,
	datad => \CPU1|DPath|ALU1|addr|twelve|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux13~3_combout\);

-- Location: LCCOMB_X80_Y41_N10
\CPU1|DPath|ALU1|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux13~4_combout\ = \CPU1|DPath|MB|Selector2~3_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|ALU1|Mux13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|DPath|MB|Selector2~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux13~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux13~4_combout\);

-- Location: LCCOMB_X80_Y41_N28
\CPU1|DPath|ALU1|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux13~5_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux13~4_combout\ & ((\CPU1|CU|Selector77~0_combout\) # (\CPU1|DPath|regF|muxA|Mux2~4_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux2~4_combout\ $ (((\CPU1|DPath|ALU1|Mux13~4_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux2~4_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux13~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux13~5_combout\);

-- Location: LCCOMB_X80_Y41_N30
\CPU1|DPath|ALU1|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux13~7_combout\ = (\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux13~6_combout\ & (\CPU1|DPath|regF|muxA|Mux1~4_combout\)) # (!\CPU1|DPath|ALU1|Mux13~6_combout\ & ((\CPU1|DPath|ALU1|Mux13~5_combout\))))) # 
-- (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (((\CPU1|DPath|ALU1|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux1~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux13~6_combout\,
	datad => \CPU1|DPath|ALU1|Mux13~5_combout\,
	combout => \CPU1|DPath|ALU1|Mux13~7_combout\);

-- Location: LCCOMB_X80_Y41_N20
\CPU1|DPath|ALU1|addr|fourteen|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|fourteen|vOut~0_combout\ = (\CPU1|DPath|MB|Selector2~3_combout\) # ((\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux2~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux2~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux2~1_combout\,
	datac => \CPU1|CU|Selector79~1_combout\,
	datad => \CPU1|DPath|MB|Selector2~3_combout\,
	combout => \CPU1|DPath|ALU1|addr|fourteen|vOut~0_combout\);

-- Location: LCCOMB_X82_Y43_N2
\CPU1|DPath|ALU1|subt|add1|twelve|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|twelve|vOut~0_combout\ = (\CPU1|DPath|MB|Selector4~3_combout\) # ((\CPU1|DPath|MB|Selector5~3_combout\) # (\CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector4~3_combout\,
	datab => \CPU1|DPath|MB|Selector5~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|twelve|vOut~0_combout\);

-- Location: LCCOMB_X81_Y44_N30
\CPU1|DPath|ALU1|subt|add2|thirteen|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|thirteen|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux3~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|twelve|vOut~0_combout\) # (\CPU1|DPath|ALU1|subt|add1|twelve|vOut~0_combout\ $ (\CPU1|DPath|MB|Selector3~3_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux3~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|twelve|vOut~0_combout\ & (\CPU1|DPath|ALU1|subt|add1|twelve|vOut~0_combout\ $ (\CPU1|DPath|MB|Selector3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux3~4_combout\,
	datab => \CPU1|DPath|ALU1|subt|add1|twelve|vOut~0_combout\,
	datac => \CPU1|DPath|MB|Selector3~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|twelve|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|thirteen|vOut~0_combout\);

-- Location: LCCOMB_X80_Y41_N18
\CPU1|DPath|ALU1|subt|add2|fourteen|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|fourteen|y~combout\ = \CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0_combout\ $ (\CPU1|DPath|MB|Selector2~3_combout\ $ (\CPU1|DPath|ALU1|subt|add2|thirteen|vOut~0_combout\ $ (\CPU1|DPath|regF|muxA|Mux2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0_combout\,
	datab => \CPU1|DPath|MB|Selector2~3_combout\,
	datac => \CPU1|DPath|ALU1|subt|add2|thirteen|vOut~0_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux2~4_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|fourteen|y~combout\);

-- Location: LCCOMB_X80_Y41_N2
\CPU1|DPath|ALU1|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux13~2_combout\ = (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|ALU1|subt|add2|fourteen|y~combout\))) # (!\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|addr|fourteen|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|DPath|ALU1|addr|fourteen|vOut~0_combout\,
	datac => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|fourteen|y~combout\,
	combout => \CPU1|DPath|ALU1|Mux13~2_combout\);

-- Location: LCCOMB_X80_Y41_N6
\CPU1|DPath|ALU1|Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux13~8_combout\ = (\CPU1|DPath|ALU1|Mux13~2_combout\) # ((\CPU1|DPath|ALU1|Mux13~7_combout\ & ((!\CPU1|CU|CurrIR\(10)) # (!\CPU1|CU|Selector78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~0_combout\,
	datab => \CPU1|CU|CurrIR\(10),
	datac => \CPU1|DPath|ALU1|Mux13~7_combout\,
	datad => \CPU1|DPath|ALU1|Mux13~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux13~8_combout\);

-- Location: LCCOMB_X80_Y41_N0
\CPU1|DPath|MD|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector2~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\Data_bus[13]~44_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & ((\CPU1|DPath|ALU1|Mux13~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector70~1_combout\,
	datac => \Data_bus[13]~44_combout\,
	datad => \CPU1|DPath|ALU1|Mux13~8_combout\,
	combout => \CPU1|DPath|MD|Selector2~0_combout\);

-- Location: LCCOMB_X84_Y41_N24
\CPU1|DPath|regF|R5|data[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R5|data[13]~feeder_combout\ = \CPU1|DPath|MD|Selector2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector2~0_combout\,
	combout => \CPU1|DPath|regF|R5|data[13]~feeder_combout\);

-- Location: FF_X84_Y41_N25
\CPU1|DPath|regF|R5|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R5|data[13]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(13));

-- Location: FF_X79_Y41_N17
\CPU1|DPath|regF|R6|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector2~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(13));

-- Location: LCCOMB_X80_Y41_N26
\CPU1|DPath|regF|muxA|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux2~0_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|R6|data\(13)) # (\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & (\CPU1|DPath|regF|R4|data\(13) & ((!\CPU1|CU|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(13),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|R6|data\(13),
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux2~0_combout\);

-- Location: LCCOMB_X80_Y41_N8
\CPU1|DPath|regF|muxA|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux2~1_combout\ = (\CPU1|DPath|regF|muxA|Mux2~0_combout\ & ((\CPU1|DPath|regF|R7|data\(13)) # ((!\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|DPath|regF|muxA|Mux2~0_combout\ & (((\CPU1|DPath|regF|R5|data\(13) & 
-- \CPU1|CU|Selector81~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R7|data\(13),
	datab => \CPU1|DPath|regF|R5|data\(13),
	datac => \CPU1|DPath|regF|muxA|Mux2~0_combout\,
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux2~1_combout\);

-- Location: LCCOMB_X80_Y41_N16
\CPU1|DPath|regF|muxA|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux2~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux2~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux2~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux2~1_combout\,
	datad => \CPU1|CU|Selector79~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux2~4_combout\);

-- Location: LCCOMB_X77_Y38_N28
\CPU1|address[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[13]~2_combout\ = (\CPU1|CU|Mux16~1_combout\ & ((\CPU1|address[13]~1_combout\))) # (!\CPU1|CU|Mux16~1_combout\ & (\CPU1|DPath|regF|muxA|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mux16~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux2~4_combout\,
	datad => \CPU1|address[13]~1_combout\,
	combout => \CPU1|address[13]~2_combout\);

-- Location: LCCOMB_X77_Y38_N14
\RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\ = (\CPU1|address[13]~2_combout\ & ((\CPU1|CU|Mux16~1_combout\ & ((\CPU1|address[14]~0_combout\))) # (!\CPU1|CU|Mux16~1_combout\ & (\CPU1|DPath|regF|muxA|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mux16~1_combout\,
	datab => \CPU1|address[13]~2_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux1~4_combout\,
	datad => \CPU1|address[14]~0_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\);

-- Location: M9K_X51_Y26_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y28_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y32_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N20
\RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (\RAM1|altsyncram_component|auto_generated|ram_block1a43~portadataout\)) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a43~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout\);

-- Location: LCCOMB_X63_Y32_N18
\RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout\ & 
-- (\RAM1|altsyncram_component|auto_generated|ram_block1a59~portadataout\)) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout\ & ((\RAM1|altsyncram_component|auto_generated|ram_block1a27~portadataout\))))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|ram_block1a59~portadataout\,
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~22_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout\);

-- Location: LCCOMB_X79_Y44_N12
\Data_bus[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[11]~36_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(11))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(11),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~23_combout\,
	combout => \Data_bus[11]~36_combout\);

-- Location: LCCOMB_X79_Y44_N0
\Data_bus[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[11]~38_combout\ = ((\Data_bus[11]~37_combout\ & \Data_bus[11]~36_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_bus[0]~4_combout\,
	datac => \Data_bus[11]~37_combout\,
	datad => \Data_bus[11]~36_combout\,
	combout => \Data_bus[11]~38_combout\);

-- Location: LCCOMB_X81_Y44_N24
\CPU1|DPath|ALU1|subt|add2|twelve|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|twelve|y~combout\ = \CPU1|DPath|MB|Selector4~3_combout\ $ (\CPU1|DPath|ALU1|subt|add1|eleven|vOut~0_combout\ $ (\CPU1|DPath|regF|muxA|Mux4~4_combout\ $ (\CPU1|DPath|ALU1|subt|add2|eleven|vOut~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector4~3_combout\,
	datab => \CPU1|DPath|ALU1|subt|add1|eleven|vOut~0_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux4~4_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|eleven|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|twelve|y~combout\);

-- Location: LCCOMB_X81_Y44_N14
\CPU1|DPath|ALU1|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux11~0_combout\ = (\CPU1|CU|Selector78~3_combout\ & (((\CPU1|DPath|ALU1|subt|add2|twelve|y~combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|MB|Selector4~3_combout\) # ((\CPU1|DPath|regF|muxA|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector4~3_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux4~4_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|twelve|y~combout\,
	combout => \CPU1|DPath|ALU1|Mux11~0_combout\);

-- Location: LCCOMB_X79_Y43_N18
\CPU1|DPath|ALU1|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux11~1_combout\ = \CPU1|DPath|MB|Selector4~3_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|ALU1|addr|eleven|vOut~1_combout\) # (\CPU1|DPath|ALU1|addr|eleven|vOut~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector4~3_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|ALU1|addr|eleven|vOut~1_combout\,
	datad => \CPU1|DPath|ALU1|addr|eleven|vOut~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux11~1_combout\);

-- Location: LCCOMB_X80_Y43_N24
\CPU1|DPath|ALU1|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux11~2_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux11~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux4~4_combout\) # (\CPU1|CU|Selector77~0_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux4~4_combout\ $ (((\CPU1|DPath|ALU1|Mux11~1_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux4~4_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|CU|Selector77~0_combout\,
	datad => \CPU1|DPath|ALU1|Mux11~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux11~2_combout\);

-- Location: LCCOMB_X80_Y43_N6
\CPU1|DPath|ALU1|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux11~3_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & (((\CPU1|DPath|ALU1|Mux3~2_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux11~2_combout\))) # 
-- (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (\CPU1|DPath|regF|muxA|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux4~4_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datac => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datad => \CPU1|DPath|ALU1|Mux11~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux11~3_combout\);

-- Location: LCCOMB_X80_Y43_N0
\CPU1|DPath|ALU1|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux11~4_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux11~3_combout\ & (\CPU1|DPath|regF|muxA|Mux3~4_combout\)) # (!\CPU1|DPath|ALU1|Mux11~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux5~4_combout\))))) # 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (((\CPU1|DPath|ALU1|Mux11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux3~4_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux5~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux11~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux11~4_combout\);

-- Location: LCCOMB_X80_Y44_N16
\CPU1|DPath|ALU1|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux11~5_combout\ = (\CPU1|CU|Selector75~0_combout\ & (\CPU1|DPath|ALU1|Mux15~2_combout\ & (\CPU1|DPath|ALU1|Mux11~0_combout\))) # (!\CPU1|CU|Selector75~0_combout\ & ((\CPU1|DPath|ALU1|Mux11~4_combout\) # 
-- ((\CPU1|DPath|ALU1|Mux15~2_combout\ & \CPU1|DPath|ALU1|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector75~0_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux11~0_combout\,
	datad => \CPU1|DPath|ALU1|Mux11~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux11~5_combout\);

-- Location: LCCOMB_X79_Y44_N14
\CPU1|DPath|MD|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector4~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\Data_bus[11]~38_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & ((\CPU1|DPath|ALU1|Mux11~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector70~1_combout\,
	datab => \Data_bus[11]~38_combout\,
	datad => \CPU1|DPath|ALU1|Mux11~5_combout\,
	combout => \CPU1|DPath|MD|Selector4~0_combout\);

-- Location: FF_X79_Y44_N9
\CPU1|DPath|regF|R5|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector4~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(11));

-- Location: LCCOMB_X79_Y43_N16
\CPU1|DPath|regF|muxB|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux4~1_combout\ = (\CPU1|DPath|regF|muxB|Mux4~0_combout\ & (((\CPU1|DPath|regF|R7|data\(11)) # (!\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|DPath|regF|muxB|Mux4~0_combout\ & (\CPU1|DPath|regF|R5|data\(11) & 
-- (\CPU1|CU|Selector84~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxB|Mux4~0_combout\,
	datab => \CPU1|DPath|regF|R5|data\(11),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|DPath|regF|R7|data\(11),
	combout => \CPU1|DPath|regF|muxB|Mux4~1_combout\);

-- Location: FF_X80_Y41_N17
\CPU1|DPath|regF|R3|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector4~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(11));

-- Location: FF_X79_Y40_N21
\CPU1|DPath|regF|R0|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector4~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(11));

-- Location: LCCOMB_X82_Y41_N12
\CPU1|DPath|regF|muxB|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux4~2_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|R1|data\(11)) # ((\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|R0|data\(11) & !\CPU1|CU|Selector83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R1|data\(11),
	datab => \CPU1|DPath|regF|R0|data\(11),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux4~2_combout\);

-- Location: LCCOMB_X82_Y41_N14
\CPU1|DPath|regF|muxB|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux4~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux4~2_combout\ & ((\CPU1|DPath|regF|R3|data\(11)))) # (!\CPU1|DPath|regF|muxB|Mux4~2_combout\ & (\CPU1|DPath|regF|R2|data\(11))))) # 
-- (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(11),
	datab => \CPU1|CU|Selector83~1_combout\,
	datac => \CPU1|DPath|regF|R3|data\(11),
	datad => \CPU1|DPath|regF|muxB|Mux4~2_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux4~3_combout\);

-- Location: LCCOMB_X83_Y43_N6
\CPU1|DPath|MB|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector4~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux4~1_combout\)) # (!\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux4~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector82~0_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|DPath|regF|muxB|Mux4~1_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux4~3_combout\,
	combout => \CPU1|DPath|MB|Selector4~0_combout\);

-- Location: LCCOMB_X83_Y43_N8
\CPU1|DPath|MB|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector4~3_combout\ = (\CPU1|DPath|MB|Selector4~0_combout\) # ((\CPU1|CU|Selector71~0_combout\ & ((\CPU1|DPath|MB|Selector4~1_combout\) # (\CPU1|DPath|MB|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector4~1_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|DPath|MB|Selector4~2_combout\,
	datad => \CPU1|DPath|MB|Selector4~0_combout\,
	combout => \CPU1|DPath|MB|Selector4~3_combout\);

-- Location: LCCOMB_X79_Y44_N22
\Data_bus[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[11]~37_combout\ = (\CPU1|CU|PCd_EN~0_combout\ & (\CPU1|CU|CurrPC\(11) & ((\CPU1|DPath|MB|Selector4~3_combout\) # (!\CPU1|CU|st_op~3_combout\)))) # (!\CPU1|CU|PCd_EN~0_combout\ & (((\CPU1|DPath|MB|Selector4~3_combout\)) # 
-- (!\CPU1|CU|st_op~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|PCd_EN~0_combout\,
	datab => \CPU1|CU|st_op~3_combout\,
	datac => \CPU1|CU|CurrPC\(11),
	datad => \CPU1|DPath|MB|Selector4~3_combout\,
	combout => \Data_bus[11]~37_combout\);

-- Location: LCCOMB_X81_Y40_N4
\CPU1|CU|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector36~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[11]~37_combout\ & \Data_bus[11]~36_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Fetch~q\,
	datab => \Data_bus[11]~37_combout\,
	datac => \Data_bus[11]~36_combout\,
	datad => \Data_bus[0]~4_combout\,
	combout => \CPU1|CU|Selector36~0_combout\);

-- Location: FF_X81_Y40_N5
\CPU1|CU|CurrIR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector36~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(11));

-- Location: LCCOMB_X75_Y41_N0
\CPU1|CU|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector4~0_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & (((\CPU1|CU|CurrPC[14]~4_combout\)))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & ((\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|Add0~22_combout\))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- (\CPU1|CU|CurrPC\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~7_combout\,
	datab => \CPU1|CU|CurrPC\(11),
	datac => \CPU1|CU|CurrPC[14]~4_combout\,
	datad => \CPU1|CU|Add0~22_combout\,
	combout => \CPU1|CU|Selector4~0_combout\);

-- Location: LCCOMB_X76_Y44_N16
\CPU1|CU|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~16_combout\ = ((\CPU1|CU|CurrOffset\(10) $ (\CPU1|CU|CurrPC\(8) $ (!\CPU1|CU|Add3~15\)))) # (GND)
-- \CPU1|CU|Add3~17\ = CARRY((\CPU1|CU|CurrOffset\(10) & ((\CPU1|CU|CurrPC\(8)) # (!\CPU1|CU|Add3~15\))) # (!\CPU1|CU|CurrOffset\(10) & (\CPU1|CU|CurrPC\(8) & !\CPU1|CU|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(10),
	datab => \CPU1|CU|CurrPC\(8),
	datad => VCC,
	cin => \CPU1|CU|Add3~15\,
	combout => \CPU1|CU|Add3~16_combout\,
	cout => \CPU1|CU|Add3~17\);

-- Location: LCCOMB_X76_Y44_N22
\CPU1|CU|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add3~22_combout\ = (\CPU1|CU|CurrOffset\(10) & ((\CPU1|CU|CurrPC\(11) & (\CPU1|CU|Add3~21\ & VCC)) # (!\CPU1|CU|CurrPC\(11) & (!\CPU1|CU|Add3~21\)))) # (!\CPU1|CU|CurrOffset\(10) & ((\CPU1|CU|CurrPC\(11) & (!\CPU1|CU|Add3~21\)) # 
-- (!\CPU1|CU|CurrPC\(11) & ((\CPU1|CU|Add3~21\) # (GND)))))
-- \CPU1|CU|Add3~23\ = CARRY((\CPU1|CU|CurrOffset\(10) & (!\CPU1|CU|CurrPC\(11) & !\CPU1|CU|Add3~21\)) # (!\CPU1|CU|CurrOffset\(10) & ((!\CPU1|CU|Add3~21\) # (!\CPU1|CU|CurrPC\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOffset\(10),
	datab => \CPU1|CU|CurrPC\(11),
	datad => VCC,
	cin => \CPU1|CU|Add3~21\,
	combout => \CPU1|CU|Add3~22_combout\,
	cout => \CPU1|CU|Add3~23\);

-- Location: LCCOMB_X75_Y41_N10
\CPU1|CU|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector4~1_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & ((\CPU1|CU|Selector4~0_combout\ & (\CPU1|CU|Add3~22_combout\)) # (!\CPU1|CU|Selector4~0_combout\ & ((\Data_bus[11]~38_combout\))))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & 
-- (\CPU1|CU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~7_combout\,
	datab => \CPU1|CU|Selector4~0_combout\,
	datac => \CPU1|CU|Add3~22_combout\,
	datad => \Data_bus[11]~38_combout\,
	combout => \CPU1|CU|Selector4~1_combout\);

-- Location: LCCOMB_X75_Y41_N20
\CPU1|CU|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector4~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrIR\(11))))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrState.Reset~q\ & ((\CPU1|CU|Selector4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Reset~q\,
	datab => \CPU1|CU|CurrIR\(11),
	datac => \CPU1|CU|CurrPC[14]~8_combout\,
	datad => \CPU1|CU|Selector4~1_combout\,
	combout => \CPU1|CU|Selector4~2_combout\);

-- Location: FF_X75_Y41_N21
\CPU1|CU|CurrPC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector4~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(11));

-- Location: LCCOMB_X76_Y41_N30
\CPU1|CU|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector3~0_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & (((\CPU1|CU|Add0~24_combout\) # (\CPU1|CU|CurrPC[14]~7_combout\)))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & (\CPU1|CU|CurrPC\(12) & ((!\CPU1|CU|CurrPC[14]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~4_combout\,
	datab => \CPU1|CU|CurrPC\(12),
	datac => \CPU1|CU|Add0~24_combout\,
	datad => \CPU1|CU|CurrPC[14]~7_combout\,
	combout => \CPU1|CU|Selector3~0_combout\);

-- Location: M9K_X37_Y36_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y34_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y37_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X72_Y40_N28
\RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a12~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout\);

-- Location: LCCOMB_X72_Y40_N18
\RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout\ & 
-- ((\RAM1|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout\ & (\RAM1|altsyncram_component|auto_generated|ram_block1a44~portadataout\)))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a60~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~24_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout\);

-- Location: LCCOMB_X76_Y40_N14
\Data_bus[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[12]~39_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(12))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(12),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~25_combout\,
	combout => \Data_bus[12]~39_combout\);

-- Location: LCCOMB_X79_Y40_N4
\Data_bus[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[12]~41_combout\ = ((\Data_bus[12]~40_combout\ & \Data_bus[12]~39_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[12]~40_combout\,
	datab => \Data_bus[0]~4_combout\,
	datad => \Data_bus[12]~39_combout\,
	combout => \Data_bus[12]~41_combout\);

-- Location: LCCOMB_X76_Y41_N20
\CPU1|CU|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector3~1_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & ((\CPU1|CU|Selector3~0_combout\ & (\CPU1|CU|Add3~24_combout\)) # (!\CPU1|CU|Selector3~0_combout\ & ((\Data_bus[12]~41_combout\))))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & 
-- (((\CPU1|CU|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~7_combout\,
	datab => \CPU1|CU|Add3~24_combout\,
	datac => \CPU1|CU|Selector3~0_combout\,
	datad => \Data_bus[12]~41_combout\,
	combout => \CPU1|CU|Selector3~1_combout\);

-- Location: LCCOMB_X76_Y41_N24
\CPU1|CU|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector3~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrIR\(12))))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrState.Reset~q\ & ((\CPU1|CU|Selector3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~8_combout\,
	datab => \CPU1|CU|CurrState.Reset~q\,
	datac => \CPU1|CU|CurrIR\(12),
	datad => \CPU1|CU|Selector3~1_combout\,
	combout => \CPU1|CU|Selector3~2_combout\);

-- Location: FF_X76_Y41_N25
\CPU1|CU|CurrPC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector3~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(12));

-- Location: LCCOMB_X79_Y40_N6
\Data_bus[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[12]~40_combout\ = (\CPU1|CU|st_op~3_combout\ & (\CPU1|DPath|MB|Selector3~3_combout\ & ((\CPU1|CU|CurrPC\(12)) # (!\CPU1|CU|PCd_EN~0_combout\)))) # (!\CPU1|CU|st_op~3_combout\ & (((\CPU1|CU|CurrPC\(12))) # (!\CPU1|CU|PCd_EN~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|st_op~3_combout\,
	datab => \CPU1|CU|PCd_EN~0_combout\,
	datac => \CPU1|CU|CurrPC\(12),
	datad => \CPU1|DPath|MB|Selector3~3_combout\,
	combout => \Data_bus[12]~40_combout\);

-- Location: LCCOMB_X81_Y40_N6
\CPU1|CU|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector35~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[12]~40_combout\ & \Data_bus[12]~39_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Fetch~q\,
	datab => \Data_bus[0]~4_combout\,
	datac => \Data_bus[12]~40_combout\,
	datad => \Data_bus[12]~39_combout\,
	combout => \CPU1|CU|Selector35~0_combout\);

-- Location: FF_X81_Y40_N7
\CPU1|CU|CurrIR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector35~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(12));

-- Location: LCCOMB_X77_Y40_N2
\CPU1|CU|Selector73~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector73~1_combout\ = (\CPU1|CU|CurrIR\(12) & \CPU1|CU|Selector73~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrIR\(12),
	datad => \CPU1|CU|Selector73~0_combout\,
	combout => \CPU1|CU|Selector73~1_combout\);

-- Location: LCCOMB_X77_Y40_N6
\CPU1|DPath|regF|WrDec|Equal7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|WrDec|Equal7~4_combout\ = (!\CPU1|CU|Selector72~0_combout\ & (\CPU1|CU|Selector73~1_combout\ & (\CPU1|CU|Selector68~2_combout\ & !\CPU1|CU|Selector74~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector72~0_combout\,
	datab => \CPU1|CU|Selector73~1_combout\,
	datac => \CPU1|CU|Selector68~2_combout\,
	datad => \CPU1|CU|Selector74~4_combout\,
	combout => \CPU1|DPath|regF|WrDec|Equal7~4_combout\);

-- Location: FF_X84_Y40_N23
\CPU1|DPath|regF|R2|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R2|data[1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(1));

-- Location: FF_X84_Y42_N17
\CPU1|DPath|regF|R1|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector14~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(1));

-- Location: LCCOMB_X81_Y42_N10
\CPU1|DPath|regF|muxB|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux14~2_combout\ = (\CPU1|CU|Selector83~1_combout\ & (((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & ((\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|R1|data\(1)))) # (!\CPU1|CU|Selector84~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(1),
	datab => \CPU1|DPath|regF|R1|data\(1),
	datac => \CPU1|CU|Selector83~1_combout\,
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux14~2_combout\);

-- Location: LCCOMB_X81_Y42_N8
\CPU1|DPath|regF|muxB|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux14~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux14~2_combout\ & (\CPU1|DPath|regF|R3|data\(1))) # (!\CPU1|DPath|regF|muxB|Mux14~2_combout\ & ((\CPU1|DPath|regF|R2|data\(1)))))) # 
-- (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(1),
	datab => \CPU1|DPath|regF|R2|data\(1),
	datac => \CPU1|CU|Selector83~1_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux14~2_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux14~3_combout\);

-- Location: FF_X81_Y42_N3
\CPU1|DPath|regF|R7|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector14~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(1));

-- Location: FF_X80_Y40_N23
\CPU1|DPath|regF|R4|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector14~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(1));

-- Location: LCCOMB_X80_Y40_N22
\CPU1|DPath|regF|muxB|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux14~0_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R6|data\(1)) # ((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|R4|data\(1) & !\CPU1|CU|Selector84~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(1),
	datab => \CPU1|CU|Selector83~1_combout\,
	datac => \CPU1|DPath|regF|R4|data\(1),
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux14~0_combout\);

-- Location: LCCOMB_X81_Y42_N2
\CPU1|DPath|regF|muxB|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux14~1_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux14~0_combout\ & ((\CPU1|DPath|regF|R7|data\(1)))) # (!\CPU1|DPath|regF|muxB|Mux14~0_combout\ & (\CPU1|DPath|regF|R5|data\(1))))) # 
-- (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(1),
	datab => \CPU1|CU|Selector84~1_combout\,
	datac => \CPU1|DPath|regF|R7|data\(1),
	datad => \CPU1|DPath|regF|muxB|Mux14~0_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux14~1_combout\);

-- Location: LCCOMB_X81_Y42_N18
\CPU1|DPath|MB|Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector14~3_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux14~1_combout\))) # (!\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector82~0_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|DPath|regF|muxB|Mux14~3_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux14~1_combout\,
	combout => \CPU1|DPath|MB|Selector14~3_combout\);

-- Location: LCCOMB_X81_Y42_N12
\CPU1|DPath|MB|Selector14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector14~4_combout\ = (\CPU1|DPath|MB|Selector14~3_combout\) # ((\CPU1|DPath|MB|Selector14~5_combout\ & \CPU1|CU|CurrIR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector14~5_combout\,
	datab => \CPU1|CU|CurrIR\(1),
	datad => \CPU1|DPath|MB|Selector14~3_combout\,
	combout => \CPU1|DPath|MB|Selector14~4_combout\);

-- Location: LCCOMB_X77_Y42_N12
\Data_bus[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[1]~19_combout\ = (\CPU1|CU|CurrPC\(1) & (((\CPU1|DPath|MB|Selector14~4_combout\) # (!\CPU1|CU|st_op~3_combout\)))) # (!\CPU1|CU|CurrPC\(1) & (!\CPU1|CU|PCd_EN~0_combout\ & ((\CPU1|DPath|MB|Selector14~4_combout\) # (!\CPU1|CU|st_op~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(1),
	datab => \CPU1|CU|PCd_EN~0_combout\,
	datac => \CPU1|CU|st_op~3_combout\,
	datad => \CPU1|DPath|MB|Selector14~4_combout\,
	combout => \Data_bus[1]~19_combout\);

-- Location: LCCOMB_X82_Y40_N18
\CPU1|CU|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector46~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[1]~19_combout\ & \Data_bus[1]~18_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Fetch~q\,
	datab => \Data_bus[0]~4_combout\,
	datac => \Data_bus[1]~19_combout\,
	datad => \Data_bus[1]~18_combout\,
	combout => \CPU1|CU|Selector46~0_combout\);

-- Location: FF_X82_Y40_N19
\CPU1|CU|CurrIR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector46~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(1));

-- Location: LCCOMB_X83_Y42_N30
\CPU1|DPath|ALU1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux1~0_combout\ = (\CPU1|DPath|MB|Selector14~3_combout\) # ((\CPU1|DPath|regF|muxA|Mux14~4_combout\) # ((\CPU1|DPath|MB|Selector14~5_combout\ & \CPU1|CU|CurrIR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector14~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux14~4_combout\,
	datac => \CPU1|DPath|MB|Selector14~5_combout\,
	datad => \CPU1|CU|CurrIR\(1),
	combout => \CPU1|DPath|ALU1|Mux1~0_combout\);

-- Location: LCCOMB_X84_Y42_N22
\CPU1|DPath|ALU1|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux1~1_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|subt|add2|two|y~0_combout\ $ ((\CPU1|DPath|MB|Selector15~7_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & (((\CPU1|DPath|ALU1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|subt|add2|two|y~0_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|MB|Selector15~7_combout\,
	datad => \CPU1|DPath|ALU1|Mux1~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux1~1_combout\);

-- Location: LCCOMB_X84_Y42_N20
\CPU1|DPath|ALU1|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux1~2_combout\ = \CPU1|DPath|regF|muxA|Mux14~4_combout\ $ (((\CPU1|CU|Selector77~0_combout\ & (\CPU1|DPath|MB|Selector15~7_combout\ & \CPU1|DPath|regF|muxA|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|DPath|MB|Selector15~7_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux14~4_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux15~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux1~2_combout\);

-- Location: LCCOMB_X84_Y42_N14
\CPU1|DPath|ALU1|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux1~3_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|MB|Selector14~4_combout\ & ((\CPU1|CU|Selector77~0_combout\) # (\CPU1|DPath|ALU1|Mux1~2_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux1~2_combout\ $ 
-- (((\CPU1|DPath|MB|Selector14~4_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|MB|Selector14~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux1~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux1~3_combout\);

-- Location: LCCOMB_X84_Y42_N6
\CPU1|DPath|ALU1|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux1~5_combout\ = (\CPU1|DPath|ALU1|Mux1~4_combout\ & ((\CPU1|DPath|regF|muxA|Mux13~4_combout\) # ((!\CPU1|DPath|ALU1|Mux3~2_combout\)))) # (!\CPU1|DPath|ALU1|Mux1~4_combout\ & (((\CPU1|DPath|ALU1|Mux1~3_combout\ & 
-- \CPU1|DPath|ALU1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux1~4_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux13~4_combout\,
	datac => \CPU1|DPath|ALU1|Mux1~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux3~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux1~5_combout\);

-- Location: LCCOMB_X84_Y42_N0
\CPU1|DPath|ALU1|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux1~6_combout\ = (\CPU1|CU|Selector75~0_combout\ & (\CPU1|DPath|ALU1|Mux15~2_combout\ & (\CPU1|DPath|ALU1|Mux1~1_combout\))) # (!\CPU1|CU|Selector75~0_combout\ & ((\CPU1|DPath|ALU1|Mux1~5_combout\) # ((\CPU1|DPath|ALU1|Mux15~2_combout\ & 
-- \CPU1|DPath|ALU1|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector75~0_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux1~1_combout\,
	datad => \CPU1|DPath|ALU1|Mux1~5_combout\,
	combout => \CPU1|DPath|ALU1|Mux1~6_combout\);

-- Location: LCCOMB_X83_Y42_N14
\CPU1|DPath|MD|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector14~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & ((\Data_bus[1]~20_combout\))) # (!\CPU1|CU|Selector70~1_combout\ & (\CPU1|DPath|ALU1|Mux1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector70~1_combout\,
	datac => \CPU1|DPath|ALU1|Mux1~6_combout\,
	datad => \Data_bus[1]~20_combout\,
	combout => \CPU1|DPath|MD|Selector14~0_combout\);

-- Location: FF_X83_Y42_N15
\CPU1|DPath|regF|R5|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|MD|Selector14~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(1));

-- Location: LCCOMB_X80_Y40_N18
\CPU1|DPath|regF|muxA|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux14~0_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & ((\CPU1|CU|Selector80~2_combout\ & (\CPU1|DPath|regF|R6|data\(1))) # (!\CPU1|CU|Selector80~2_combout\ & 
-- ((\CPU1|DPath|regF|R4|data\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(1),
	datab => \CPU1|DPath|regF|R4|data\(1),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux14~0_combout\);

-- Location: LCCOMB_X80_Y40_N20
\CPU1|DPath|regF|muxA|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux14~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux14~0_combout\ & (\CPU1|DPath|regF|R7|data\(1))) # (!\CPU1|DPath|regF|muxA|Mux14~0_combout\ & ((\CPU1|DPath|regF|R5|data\(1)))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R7|data\(1),
	datab => \CPU1|DPath|regF|R5|data\(1),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux14~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux14~1_combout\);

-- Location: FF_X81_Y42_N13
\CPU1|DPath|regF|R3|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector14~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(1));

-- Location: LCCOMB_X84_Y40_N28
\CPU1|DPath|regF|muxA|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux14~2_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & ((\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|R1|data\(1)))) # (!\CPU1|CU|Selector81~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(1),
	datab => \CPU1|DPath|regF|R1|data\(1),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux14~2_combout\);

-- Location: LCCOMB_X84_Y40_N14
\CPU1|DPath|regF|muxA|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux14~3_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux14~2_combout\ & ((\CPU1|DPath|regF|R3|data\(1)))) # (!\CPU1|DPath|regF|muxA|Mux14~2_combout\ & (\CPU1|DPath|regF|R2|data\(1))))) # 
-- (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|muxA|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(1),
	datab => \CPU1|DPath|regF|R3|data\(1),
	datac => \CPU1|CU|Selector80~2_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux14~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux14~3_combout\);

-- Location: LCCOMB_X81_Y42_N28
\CPU1|DPath|regF|muxA|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux14~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux14~1_combout\)) # (!\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux14~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux14~3_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux14~4_combout\);

-- Location: LCCOMB_X75_Y42_N4
\CPU1|address[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[1]~8_combout\ = (\CPU1|CU|Mux16~1_combout\ & (\CPU1|address[1]~7_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|address[1]~7_combout\,
	datac => \CPU1|CU|Mux16~1_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux14~4_combout\,
	combout => \CPU1|address[1]~8_combout\);

-- Location: M9K_X51_Y34_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y33_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y38_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y34_N0
\RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (\RAM1|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a9~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a41~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout\);

-- Location: LCCOMB_X38_Y34_N14
\RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout\ & 
-- ((\RAM1|altsyncram_component|auto_generated|ram_block1a57~portadataout\))) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout\ & (\RAM1|altsyncram_component|auto_generated|ram_block1a25~portadataout\)))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a57~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~18_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout\);

-- Location: LCCOMB_X77_Y40_N18
\Data_bus[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[9]~30_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(9))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector66~3_combout\,
	datab => \ROM1|altsyncram_component|auto_generated|q_a\(9),
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~19_combout\,
	combout => \Data_bus[9]~30_combout\);

-- Location: LCCOMB_X82_Y40_N20
\CPU1|CU|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector38~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[9]~31_combout\ & \Data_bus[9]~30_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[9]~31_combout\,
	datab => \CPU1|CU|CurrState.Fetch~q\,
	datac => \Data_bus[0]~4_combout\,
	datad => \Data_bus[9]~30_combout\,
	combout => \CPU1|CU|Selector38~0_combout\);

-- Location: FF_X82_Y40_N21
\CPU1|CU|CurrIR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector38~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(9));

-- Location: LCCOMB_X83_Y40_N14
\CPU1|CU|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector76~0_combout\ = (\CPU1|CU|CurrState.Decode~q\ & (\CPU1|CU|CurrIR\(8) & \CPU1|CU|CurrIR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Decode~q\,
	datac => \CPU1|CU|CurrIR\(8),
	datad => \CPU1|CU|CurrIR\(9),
	combout => \CPU1|CU|Selector76~0_combout\);

-- Location: LCCOMB_X83_Y40_N8
\CPU1|CU|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector71~0_combout\ = (\CPU1|CU|NextSP~0_combout\ & ((\CPU1|CU|Selector76~0_combout\) # ((\CPU1|CU|CurrState.Execute~q\ & !\CPU1|CU|Mem_rd~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|NextSP~0_combout\,
	datab => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|CU|Selector76~0_combout\,
	datad => \CPU1|CU|Mem_rd~5_combout\,
	combout => \CPU1|CU|Selector71~0_combout\);

-- Location: LCCOMB_X83_Y40_N18
\CPU1|DPath|MB|Selector14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector14~5_combout\ = (\CPU1|DPath|MB|Selector14~2_combout\ & (!\CPU1|CU|CurrIR\(15) & (\CPU1|CU|Selector71~0_combout\ & \CPU1|CU|CurrIR\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector14~2_combout\,
	datab => \CPU1|CU|CurrIR\(15),
	datac => \CPU1|CU|Selector71~0_combout\,
	datad => \CPU1|CU|CurrIR\(14),
	combout => \CPU1|DPath|MB|Selector14~5_combout\);

-- Location: LCCOMB_X82_Y42_N14
\CPU1|DPath|MB|Selector15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector15~6_combout\ = (\CPU1|DPath|MB|Selector14~5_combout\ & \CPU1|CU|CurrIR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DPath|MB|Selector14~5_combout\,
	datad => \CPU1|CU|CurrIR\(0),
	combout => \CPU1|DPath|MB|Selector15~6_combout\);

-- Location: LCCOMB_X81_Y38_N2
\CPU1|DPath|regF|R5|data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R5|data[0]~feeder_combout\ = \CPU1|DPath|MD|Selector15~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DPath|MD|Selector15~0_combout\,
	combout => \CPU1|DPath|regF|R5|data[0]~feeder_combout\);

-- Location: FF_X81_Y38_N3
\CPU1|DPath|regF|R5|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R5|data[0]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(0));

-- Location: LCCOMB_X82_Y43_N14
\CPU1|DPath|MB|Selector15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector15~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R7|data\(0)))) # (!\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R5|data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|regF|R5|data\(0),
	datac => \CPU1|DPath|regF|R7|data\(0),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|MB|Selector15~3_combout\);

-- Location: LCCOMB_X82_Y43_N0
\CPU1|DPath|MB|Selector15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector15~4_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R6|data\(0)))) # (!\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R4|data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(0),
	datac => \CPU1|DPath|regF|R6|data\(0),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|MB|Selector15~4_combout\);

-- Location: LCCOMB_X82_Y43_N18
\CPU1|DPath|MB|Selector15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector15~5_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector84~1_combout\ & (\CPU1|DPath|MB|Selector15~3_combout\)) # (!\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|MB|Selector15~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector84~1_combout\,
	datab => \CPU1|CU|Selector71~0_combout\,
	datac => \CPU1|DPath|MB|Selector15~3_combout\,
	datad => \CPU1|DPath|MB|Selector15~4_combout\,
	combout => \CPU1|DPath|MB|Selector15~5_combout\);

-- Location: FF_X82_Y44_N13
\CPU1|DPath|regF|R0|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector15~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(0));

-- Location: LCCOMB_X82_Y41_N16
\CPU1|DPath|MB|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector15~0_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R2|data\(0)))) # (!\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R0|data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|regF|R0|data\(0),
	datac => \CPU1|DPath|regF|R2|data\(0),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|MB|Selector15~0_combout\);

-- Location: LCCOMB_X81_Y41_N14
\CPU1|DPath|MB|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector15~1_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|R3|data\(0)))) # (!\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|R1|data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R1|data\(0),
	datab => \CPU1|DPath|regF|R3|data\(0),
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|MB|Selector15~1_combout\);

-- Location: LCCOMB_X82_Y41_N30
\CPU1|DPath|MB|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector15~2_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|MB|Selector15~1_combout\))) # (!\CPU1|CU|Selector84~1_combout\ & (\CPU1|DPath|MB|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector71~0_combout\,
	datab => \CPU1|DPath|MB|Selector15~0_combout\,
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|DPath|MB|Selector15~1_combout\,
	combout => \CPU1|DPath|MB|Selector15~2_combout\);

-- Location: LCCOMB_X81_Y42_N4
\CPU1|DPath|MB|Selector15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector15~7_combout\ = (\CPU1|DPath|MB|Selector15~6_combout\) # ((\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|MB|Selector15~5_combout\)) # (!\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|MB|Selector15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector82~0_combout\,
	datab => \CPU1|DPath|MB|Selector15~6_combout\,
	datac => \CPU1|DPath|MB|Selector15~5_combout\,
	datad => \CPU1|DPath|MB|Selector15~2_combout\,
	combout => \CPU1|DPath|MB|Selector15~7_combout\);

-- Location: LCCOMB_X76_Y42_N18
\Data_bus[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[0]~16_combout\ = (\CPU1|CU|PCd_EN~0_combout\ & (\CPU1|CU|CurrPC\(0) & ((\CPU1|DPath|MB|Selector15~7_combout\) # (!\CPU1|CU|st_op~3_combout\)))) # (!\CPU1|CU|PCd_EN~0_combout\ & (((\CPU1|DPath|MB|Selector15~7_combout\)) # 
-- (!\CPU1|CU|st_op~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|PCd_EN~0_combout\,
	datab => \CPU1|CU|st_op~3_combout\,
	datac => \CPU1|CU|CurrPC\(0),
	datad => \CPU1|DPath|MB|Selector15~7_combout\,
	combout => \Data_bus[0]~16_combout\);

-- Location: LCCOMB_X76_Y42_N14
\CPU1|CU|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector47~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[0]~15_combout\ & \Data_bus[0]~16_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[0]~15_combout\,
	datab => \CPU1|CU|CurrState.Fetch~q\,
	datac => \Data_bus[0]~4_combout\,
	datad => \Data_bus[0]~16_combout\,
	combout => \CPU1|CU|Selector47~0_combout\);

-- Location: FF_X76_Y42_N15
\CPU1|CU|CurrIR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector47~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(0));

-- Location: LCCOMB_X76_Y42_N6
\CPU1|CU|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector63~0_combout\ = (\CPU1|CU|Selector56~3_combout\ & ((\CPU1|CU|CurrOffset\(0)) # ((\CPU1|CU|CurrIR\(0) & \CPU1|CU|Selector56~5_combout\)))) # (!\CPU1|CU|Selector56~3_combout\ & (\CPU1|CU|CurrIR\(0) & ((\CPU1|CU|Selector56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector56~3_combout\,
	datab => \CPU1|CU|CurrIR\(0),
	datac => \CPU1|CU|CurrOffset\(0),
	datad => \CPU1|CU|Selector56~5_combout\,
	combout => \CPU1|CU|Selector63~0_combout\);

-- Location: FF_X76_Y42_N7
\CPU1|CU|CurrOffset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector63~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOffset\(0));

-- Location: M9K_X37_Y40_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y39_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X67_Y40_N4
\RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (((\RAM1|altsyncram_component|auto_generated|ram_block1a16~portadataout\) # 
-- (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & 
-- ((!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\);

-- Location: M9K_X37_Y42_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X67_Y40_N22
\RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\ & 
-- ((\RAM1|altsyncram_component|auto_generated|ram_block1a48~portadataout\))) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\ & (\RAM1|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \RAM1|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	datac => \RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\);

-- Location: LCCOMB_X76_Y40_N30
\Data_bus[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[0]~15_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(0))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(0),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout\,
	combout => \Data_bus[0]~15_combout\);

-- Location: LCCOMB_X77_Y42_N14
\Data_bus[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[0]~17_combout\ = ((\Data_bus[0]~16_combout\ & \Data_bus[0]~15_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_bus[0]~16_combout\,
	datac => \Data_bus[0]~4_combout\,
	datad => \Data_bus[0]~15_combout\,
	combout => \Data_bus[0]~17_combout\);

-- Location: LCCOMB_X76_Y42_N16
\CPU1|CU|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector15~0_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & (\CPU1|CU|CurrPC[14]~7_combout\)) # (!\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|CurrPC[14]~7_combout\ & (\Data_bus[0]~17_combout\)) # (!\CPU1|CU|CurrPC[14]~7_combout\ & 
-- ((\CPU1|CU|CurrPC\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~4_combout\,
	datab => \CPU1|CU|CurrPC[14]~7_combout\,
	datac => \Data_bus[0]~17_combout\,
	datad => \CPU1|CU|CurrPC\(0),
	combout => \CPU1|CU|Selector15~0_combout\);

-- Location: LCCOMB_X76_Y42_N2
\CPU1|CU|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector15~1_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|Selector15~0_combout\ & ((\CPU1|CU|Add3~0_combout\))) # (!\CPU1|CU|Selector15~0_combout\ & (\CPU1|CU|Add0~0_combout\)))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- (((\CPU1|CU|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~4_combout\,
	datab => \CPU1|CU|Add0~0_combout\,
	datac => \CPU1|CU|Add3~0_combout\,
	datad => \CPU1|CU|Selector15~0_combout\,
	combout => \CPU1|CU|Selector15~1_combout\);

-- Location: LCCOMB_X76_Y42_N0
\CPU1|CU|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector15~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrIR\(0))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrState.Reset~q\ & \CPU1|CU|Selector15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(0),
	datab => \CPU1|CU|CurrState.Reset~q\,
	datac => \CPU1|CU|CurrPC[14]~8_combout\,
	datad => \CPU1|CU|Selector15~1_combout\,
	combout => \CPU1|CU|Selector15~2_combout\);

-- Location: FF_X76_Y42_N1
\CPU1|CU|CurrPC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector15~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(0));

-- Location: LCCOMB_X74_Y42_N4
\CPU1|address[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[0]~5_combout\ = (\CPU1|CU|WideOr3~combout\ & ((\CPU1|CU|CurrPC\(0)))) # (!\CPU1|CU|WideOr3~combout\ & (\CPU1|CU|CurrSP\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(0),
	datac => \CPU1|CU|CurrPC\(0),
	datad => \CPU1|CU|WideOr3~combout\,
	combout => \CPU1|address[0]~5_combout\);

-- Location: LCCOMB_X77_Y42_N20
\CPU1|address[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[0]~6_combout\ = (\CPU1|CU|Mux16~1_combout\ & ((\CPU1|address[0]~5_combout\))) # (!\CPU1|CU|Mux16~1_combout\ & (\CPU1|DPath|regF|muxA|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux15~4_combout\,
	datab => \CPU1|address[0]~5_combout\,
	datac => \CPU1|CU|Mux16~1_combout\,
	combout => \CPU1|address[0]~6_combout\);

-- Location: M9K_X78_Y36_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y37_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X72_Y40_N20
\RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a30~portadataout\) # 
-- ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \RAM1|altsyncram_component|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\);

-- Location: LCCOMB_X72_Y40_N6
\RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\ & 
-- (\RAM1|altsyncram_component|auto_generated|ram_block1a62~portadataout\)) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\ & ((\RAM1|altsyncram_component|auto_generated|ram_block1a46~portadataout\))))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|ram_block1a62~portadataout\,
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~28_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\);

-- Location: LCCOMB_X75_Y41_N28
\Data_bus[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[14]~45_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(14))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector66~3_combout\,
	datab => \ROM1|altsyncram_component|auto_generated|q_a\(14),
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~29_combout\,
	combout => \Data_bus[14]~45_combout\);

-- Location: LCCOMB_X75_Y41_N16
\Data_bus[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[14]~47_combout\ = ((\Data_bus[14]~46_combout\ & \Data_bus[14]~45_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[14]~46_combout\,
	datab => \Data_bus[0]~4_combout\,
	datad => \Data_bus[14]~45_combout\,
	combout => \Data_bus[14]~47_combout\);

-- Location: LCCOMB_X82_Y41_N24
\CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0_combout\ = (\CPU1|DPath|MB|Selector5~3_combout\) # ((\CPU1|DPath|MB|Selector3~3_combout\) # ((\CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\) # (\CPU1|DPath|MB|Selector4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector5~3_combout\,
	datab => \CPU1|DPath|MB|Selector3~3_combout\,
	datac => \CPU1|DPath|ALU1|subt|add1|ten|vOut~0_combout\,
	datad => \CPU1|DPath|MB|Selector4~3_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0_combout\);

-- Location: LCCOMB_X82_Y41_N22
\CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0_combout\ = (\CPU1|DPath|MB|Selector2~3_combout\) # (\CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|MB|Selector2~3_combout\,
	datad => \CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0_combout\);

-- Location: LCCOMB_X81_Y39_N20
\CPU1|DPath|ALU1|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux14~6_combout\ = \CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0_combout\ $ (((\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux1~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux1~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux1~1_combout\,
	datac => \CPU1|CU|Selector79~1_combout\,
	datad => \CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux14~6_combout\);

-- Location: LCCOMB_X81_Y39_N26
\CPU1|DPath|ALU1|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux14~7_combout\ = (\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|MB|Selector1~3_combout\ $ (!\CPU1|DPath|ALU1|Mux14~6_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux1~4_combout\) # 
-- ((\CPU1|DPath|MB|Selector1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux1~4_combout\,
	datac => \CPU1|DPath|MB|Selector1~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux14~6_combout\,
	combout => \CPU1|DPath|ALU1|Mux14~7_combout\);

-- Location: LCCOMB_X81_Y43_N12
\CPU1|DPath|ALU1|subt|add2|fourteen|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|fourteen|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux2~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|thirteen|vOut~0_combout\) # (\CPU1|DPath|MB|Selector2~3_combout\ $ (\CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux2~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|thirteen|vOut~0_combout\ & (\CPU1|DPath|MB|Selector2~3_combout\ $ (\CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector2~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux2~4_combout\,
	datac => \CPU1|DPath|ALU1|subt|add2|thirteen|vOut~0_combout\,
	datad => \CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|fourteen|vOut~0_combout\);

-- Location: LCCOMB_X81_Y43_N30
\CPU1|DPath|ALU1|Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux14~8_combout\ = (\CPU1|DPath|ALU1|Mux15~2_combout\ & (\CPU1|DPath|ALU1|Mux14~7_combout\ $ (((\CPU1|CU|Selector78~3_combout\ & !\CPU1|DPath|ALU1|subt|add2|fourteen|vOut~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|ALU1|Mux14~7_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|fourteen|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux14~8_combout\);

-- Location: LCCOMB_X80_Y43_N30
\CPU1|DPath|ALU1|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux15~3_combout\ = (!\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|DPath|MB|Selector0~2_combout\) # (\CPU1|DPath|regF|muxA|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector0~2_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux0~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux15~3_combout\);

-- Location: FF_X77_Y41_N9
\CPU1|DPath|regF|R5|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector0~1_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R5|data\(15));

-- Location: FF_X79_Y41_N5
\CPU1|DPath|regF|R6|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector0~1_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(15));

-- Location: FF_X80_Y40_N1
\CPU1|DPath|regF|R4|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector0~1_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(15));

-- Location: LCCOMB_X80_Y40_N0
\CPU1|DPath|regF|muxA|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux0~0_combout\ = (\CPU1|CU|Selector81~1_combout\ & (((\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & ((\CPU1|CU|Selector80~2_combout\ & (\CPU1|DPath|regF|R6|data\(15))) # (!\CPU1|CU|Selector80~2_combout\ & 
-- ((\CPU1|DPath|regF|R4|data\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector81~1_combout\,
	datab => \CPU1|DPath|regF|R6|data\(15),
	datac => \CPU1|DPath|regF|R4|data\(15),
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux0~0_combout\);

-- Location: LCCOMB_X77_Y41_N24
\CPU1|DPath|regF|muxA|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux0~1_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux0~0_combout\ & (\CPU1|DPath|regF|R7|data\(15))) # (!\CPU1|DPath|regF|muxA|Mux0~0_combout\ & ((\CPU1|DPath|regF|R5|data\(15)))))) # 
-- (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|muxA|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R7|data\(15),
	datab => \CPU1|CU|Selector81~1_combout\,
	datac => \CPU1|DPath|regF|R5|data\(15),
	datad => \CPU1|DPath|regF|muxA|Mux0~0_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux0~1_combout\);

-- Location: LCCOMB_X77_Y41_N2
\CPU1|DPath|ALU1|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux15~6_combout\ = (\CPU1|CU|Selector78~3_combout\ & ((\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux0~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector78~3_combout\,
	datab => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux0~3_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux0~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux15~6_combout\);

-- Location: FF_X81_Y39_N7
\CPU1|DPath|regF|R2|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector1~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(14));

-- Location: LCCOMB_X80_Y42_N28
\CPU1|DPath|regF|muxA|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux1~2_combout\ = (\CPU1|CU|Selector81~1_combout\ & ((\CPU1|DPath|regF|R1|data\(14)) # ((\CPU1|CU|Selector80~2_combout\)))) # (!\CPU1|CU|Selector81~1_combout\ & (((\CPU1|DPath|regF|R0|data\(14) & !\CPU1|CU|Selector80~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R1|data\(14),
	datab => \CPU1|DPath|regF|R0|data\(14),
	datac => \CPU1|CU|Selector81~1_combout\,
	datad => \CPU1|CU|Selector80~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux1~2_combout\);

-- Location: LCCOMB_X80_Y42_N26
\CPU1|DPath|regF|muxA|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux1~3_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux1~2_combout\ & (\CPU1|DPath|regF|R3|data\(14))) # (!\CPU1|DPath|regF|muxA|Mux1~2_combout\ & ((\CPU1|DPath|regF|R2|data\(14)))))) # 
-- (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|muxA|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(14),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|R2|data\(14),
	datad => \CPU1|DPath|regF|muxA|Mux1~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux1~3_combout\);

-- Location: LCCOMB_X80_Y39_N24
\CPU1|DPath|ALU1|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux15~5_combout\ = (!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux1~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector79~1_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux1~3_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux1~1_combout\,
	combout => \CPU1|DPath|ALU1|Mux15~5_combout\);

-- Location: LCCOMB_X79_Y39_N28
\CPU1|DPath|ALU1|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux15~7_combout\ = (\CPU1|CU|Selector77~0_combout\ & ((\CPU1|CU|Selector76~2_combout\) # ((\CPU1|DPath|ALU1|Mux15~5_combout\)))) # (!\CPU1|CU|Selector77~0_combout\ & (!\CPU1|CU|Selector76~2_combout\ & (\CPU1|DPath|ALU1|Mux15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector77~0_combout\,
	datab => \CPU1|CU|Selector76~2_combout\,
	datac => \CPU1|DPath|ALU1|Mux15~6_combout\,
	datad => \CPU1|DPath|ALU1|Mux15~5_combout\,
	combout => \CPU1|DPath|ALU1|Mux15~7_combout\);

-- Location: LCCOMB_X80_Y41_N4
\CPU1|DPath|ALU1|addr|fourteen|vOut~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|fourteen|vOut~1_combout\ = (\CPU1|DPath|MB|Selector2~3_combout\ & ((\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux2~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux2~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux2~1_combout\,
	datac => \CPU1|CU|Selector79~1_combout\,
	datad => \CPU1|DPath|MB|Selector2~3_combout\,
	combout => \CPU1|DPath|ALU1|addr|fourteen|vOut~1_combout\);

-- Location: LCCOMB_X81_Y43_N10
\CPU1|DPath|ALU1|addr|fourteen|vOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|fourteen|vOut~2_combout\ = (\CPU1|DPath|ALU1|addr|fourteen|vOut~0_combout\ & ((\CPU1|DPath|MB|Selector3~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux3~4_combout\) # (\CPU1|DPath|ALU1|addr|twelve|vOut~0_combout\))) # 
-- (!\CPU1|DPath|MB|Selector3~3_combout\ & (\CPU1|DPath|regF|muxA|Mux3~4_combout\ & \CPU1|DPath|ALU1|addr|twelve|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector3~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux3~4_combout\,
	datac => \CPU1|DPath|ALU1|addr|fourteen|vOut~0_combout\,
	datad => \CPU1|DPath|ALU1|addr|twelve|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|addr|fourteen|vOut~2_combout\);

-- Location: LCCOMB_X81_Y43_N28
\CPU1|DPath|ALU1|addr|fifteen|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|addr|fifteen|vOut~0_combout\ = (\CPU1|DPath|MB|Selector1~3_combout\ & ((\CPU1|DPath|regF|muxA|Mux1~4_combout\) # ((\CPU1|DPath|ALU1|addr|fourteen|vOut~1_combout\) # (\CPU1|DPath|ALU1|addr|fourteen|vOut~2_combout\)))) # 
-- (!\CPU1|DPath|MB|Selector1~3_combout\ & (\CPU1|DPath|regF|muxA|Mux1~4_combout\ & ((\CPU1|DPath|ALU1|addr|fourteen|vOut~1_combout\) # (\CPU1|DPath|ALU1|addr|fourteen|vOut~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector1~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux1~4_combout\,
	datac => \CPU1|DPath|ALU1|addr|fourteen|vOut~1_combout\,
	datad => \CPU1|DPath|ALU1|addr|fourteen|vOut~2_combout\,
	combout => \CPU1|DPath|ALU1|addr|fifteen|vOut~0_combout\);

-- Location: LCCOMB_X81_Y43_N22
\CPU1|DPath|ALU1|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux15~8_combout\ = \CPU1|DPath|MB|Selector0~2_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|regF|muxA|Mux0~4_combout\ $ (\CPU1|DPath|ALU1|addr|fifteen|vOut~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector0~2_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux0~4_combout\,
	datac => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|ALU1|addr|fifteen|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux15~8_combout\);

-- Location: LCCOMB_X77_Y41_N26
\CPU1|DPath|ALU1|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux15~4_combout\ = (\CPU1|DPath|regF|muxA|Mux0~4_combout\ & (\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|MB|Selector0~2_combout\)) # (!\CPU1|DPath|regF|muxA|Mux0~4_combout\ & (!\CPU1|CU|Selector78~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux0~4_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datad => \CPU1|DPath|MB|Selector0~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux15~4_combout\);

-- Location: LCCOMB_X81_Y43_N8
\CPU1|DPath|ALU1|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux15~9_combout\ = (\CPU1|CU|Selector76~2_combout\ & ((\CPU1|DPath|ALU1|Mux15~7_combout\ & (\CPU1|DPath|ALU1|Mux15~8_combout\)) # (!\CPU1|DPath|ALU1|Mux15~7_combout\ & ((\CPU1|DPath|ALU1|Mux15~4_combout\))))) # 
-- (!\CPU1|CU|Selector76~2_combout\ & (\CPU1|DPath|ALU1|Mux15~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector76~2_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~7_combout\,
	datac => \CPU1|DPath|ALU1|Mux15~8_combout\,
	datad => \CPU1|DPath|ALU1|Mux15~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux15~9_combout\);

-- Location: LCCOMB_X81_Y43_N26
\CPU1|DPath|ALU1|Mux15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux15~11_combout\ = (\CPU1|DPath|ALU1|Mux15~3_combout\) # ((\CPU1|DPath|ALU1|Mux15~9_combout\ & ((!\CPU1|CU|Selector78~0_combout\) # (!\CPU1|CU|CurrIR\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(10),
	datab => \CPU1|DPath|ALU1|Mux15~3_combout\,
	datac => \CPU1|DPath|ALU1|Mux15~9_combout\,
	datad => \CPU1|CU|Selector78~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux15~11_combout\);

-- Location: LCCOMB_X79_Y39_N10
\CPU1|DPath|MB|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector0~1_combout\ = (\CPU1|CU|CurrIR\(7) & ((\CPU1|CU|Selector76~0_combout\) # ((!\CPU1|CU|Mem_rd~5_combout\ & \CPU1|CU|CurrState.Execute~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mem_rd~5_combout\,
	datab => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|CU|CurrIR\(7),
	datad => \CPU1|CU|Selector76~0_combout\,
	combout => \CPU1|DPath|MB|Selector0~1_combout\);

-- Location: LCCOMB_X77_Y41_N4
\CPU1|DPath|ALU1|subt|add2|sixteen|y~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|sixteen|y~0_combout\ = \CPU1|DPath|regF|muxA|Mux0~4_combout\ $ (((\CPU1|DPath|MB|Selector0~0_combout\) # ((\CPU1|CU|Selector71~0_combout\ & \CPU1|DPath|MB|Selector0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector71~0_combout\,
	datab => \CPU1|DPath|MB|Selector0~0_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux0~4_combout\,
	datad => \CPU1|DPath|MB|Selector0~1_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|sixteen|y~0_combout\);

-- Location: LCCOMB_X81_Y43_N18
\CPU1|DPath|ALU1|subt|add2|fifteen|vOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|fifteen|vOut~0_combout\ = (\CPU1|DPath|regF|muxA|Mux1~4_combout\ & ((\CPU1|DPath|ALU1|subt|add2|fourteen|vOut~0_combout\) # (\CPU1|DPath|MB|Selector1~3_combout\ $ (\CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0_combout\)))) # 
-- (!\CPU1|DPath|regF|muxA|Mux1~4_combout\ & (\CPU1|DPath|ALU1|subt|add2|fourteen|vOut~0_combout\ & (\CPU1|DPath|MB|Selector1~3_combout\ $ (\CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector1~3_combout\,
	datab => \CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux1~4_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|fourteen|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|fifteen|vOut~0_combout\);

-- Location: LCCOMB_X81_Y43_N20
\CPU1|DPath|ALU1|subt|add2|sixteen|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|sixteen|y~combout\ = \CPU1|DPath|ALU1|subt|add2|sixteen|y~0_combout\ $ (\CPU1|DPath|ALU1|subt|add2|fifteen|vOut~0_combout\ $ (((\CPU1|DPath|MB|Selector1~3_combout\) # (\CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector1~3_combout\,
	datab => \CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0_combout\,
	datac => \CPU1|DPath|ALU1|subt|add2|sixteen|y~0_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|fifteen|vOut~0_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|sixteen|y~combout\);

-- Location: LCCOMB_X81_Y43_N16
\CPU1|DPath|MD|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector0~1_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\CPU1|DPath|MD|Selector0~0_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & ((\CPU1|DPath|ALU1|Mux15~11_combout\) # ((\CPU1|DPath|MD|Selector0~0_combout\ & 
-- \CPU1|DPath|ALU1|subt|add2|sixteen|y~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MD|Selector0~0_combout\,
	datab => \CPU1|CU|Selector70~1_combout\,
	datac => \CPU1|DPath|ALU1|Mux15~11_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|sixteen|y~combout\,
	combout => \CPU1|DPath|MD|Selector0~1_combout\);

-- Location: FF_X81_Y41_N27
\CPU1|DPath|regF|R2|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector0~1_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(15));

-- Location: LCCOMB_X79_Y41_N24
\CPU1|DPath|regF|R0|data[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R0|data[15]~feeder_combout\ = \CPU1|DPath|MD|Selector0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector0~1_combout\,
	combout => \CPU1|DPath|regF|R0|data[15]~feeder_combout\);

-- Location: FF_X79_Y41_N25
\CPU1|DPath|regF|R0|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R0|data[15]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(15));

-- Location: LCCOMB_X82_Y41_N4
\CPU1|DPath|regF|muxA|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux0~2_combout\ = (\CPU1|CU|Selector80~2_combout\ & (((\CPU1|CU|Selector81~1_combout\)))) # (!\CPU1|CU|Selector80~2_combout\ & ((\CPU1|CU|Selector81~1_combout\ & (\CPU1|DPath|regF|R1|data\(15))) # (!\CPU1|CU|Selector81~1_combout\ & 
-- ((\CPU1|DPath|regF|R0|data\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R1|data\(15),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|R0|data\(15),
	datad => \CPU1|CU|Selector81~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux0~2_combout\);

-- Location: LCCOMB_X81_Y41_N26
\CPU1|DPath|regF|muxA|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux0~3_combout\ = (\CPU1|CU|Selector80~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux0~2_combout\ & (\CPU1|DPath|regF|R3|data\(15))) # (!\CPU1|DPath|regF|muxA|Mux0~2_combout\ & ((\CPU1|DPath|regF|R2|data\(15)))))) # 
-- (!\CPU1|CU|Selector80~2_combout\ & (((\CPU1|DPath|regF|muxA|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R3|data\(15),
	datab => \CPU1|CU|Selector80~2_combout\,
	datac => \CPU1|DPath|regF|R2|data\(15),
	datad => \CPU1|DPath|regF|muxA|Mux0~2_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux0~3_combout\);

-- Location: LCCOMB_X77_Y41_N30
\CPU1|DPath|regF|muxA|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxA|Mux0~4_combout\ = (\CPU1|CU|Selector79~1_combout\ & ((\CPU1|DPath|regF|muxA|Mux0~1_combout\))) # (!\CPU1|CU|Selector79~1_combout\ & (\CPU1|DPath|regF|muxA|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Selector79~1_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux0~3_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux0~1_combout\,
	combout => \CPU1|DPath|regF|muxA|Mux0~4_combout\);

-- Location: LCCOMB_X81_Y43_N0
\CPU1|DPath|ALU1|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux14~2_combout\ = \CPU1|DPath|MB|Selector1~3_combout\ $ (((!\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|ALU1|addr|fourteen|vOut~1_combout\) # (\CPU1|DPath|ALU1|addr|fourteen|vOut~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector1~3_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|ALU1|addr|fourteen|vOut~1_combout\,
	datad => \CPU1|DPath|ALU1|addr|fourteen|vOut~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux14~2_combout\);

-- Location: LCCOMB_X81_Y43_N2
\CPU1|DPath|ALU1|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux14~3_combout\ = (\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|Mux14~2_combout\ & ((\CPU1|DPath|regF|muxA|Mux1~4_combout\) # (\CPU1|CU|Selector77~0_combout\)))) # (!\CPU1|CU|Selector78~3_combout\ & 
-- (\CPU1|DPath|regF|muxA|Mux1~4_combout\ $ (((\CPU1|DPath|ALU1|Mux14~2_combout\) # (!\CPU1|CU|Selector77~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxA|Mux1~4_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|CU|Selector77~0_combout\,
	datad => \CPU1|DPath|ALU1|Mux14~2_combout\,
	combout => \CPU1|DPath|ALU1|Mux14~3_combout\);

-- Location: LCCOMB_X80_Y43_N10
\CPU1|DPath|ALU1|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux14~4_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & (((\CPU1|DPath|ALU1|Mux3~2_combout\)))) # (!\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux3~2_combout\ & ((\CPU1|DPath|ALU1|Mux14~3_combout\))) # 
-- (!\CPU1|DPath|ALU1|Mux3~2_combout\ & (\CPU1|DPath|regF|muxA|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux1~4_combout\,
	datac => \CPU1|DPath|ALU1|Mux3~2_combout\,
	datad => \CPU1|DPath|ALU1|Mux14~3_combout\,
	combout => \CPU1|DPath|ALU1|Mux14~4_combout\);

-- Location: LCCOMB_X80_Y43_N8
\CPU1|DPath|ALU1|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux14~5_combout\ = (\CPU1|DPath|ALU1|Mux3~3_combout\ & ((\CPU1|DPath|ALU1|Mux14~4_combout\ & (\CPU1|DPath|regF|muxA|Mux0~4_combout\)) # (!\CPU1|DPath|ALU1|Mux14~4_combout\ & ((\CPU1|DPath|regF|muxA|Mux2~4_combout\))))) # 
-- (!\CPU1|DPath|ALU1|Mux3~3_combout\ & (((\CPU1|DPath|ALU1|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux0~4_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux2~4_combout\,
	datad => \CPU1|DPath|ALU1|Mux14~4_combout\,
	combout => \CPU1|DPath|ALU1|Mux14~5_combout\);

-- Location: LCCOMB_X81_Y43_N24
\CPU1|DPath|ALU1|Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux14~9_combout\ = (\CPU1|DPath|ALU1|Mux14~5_combout\ & ((!\CPU1|CU|Selector78~0_combout\) # (!\CPU1|CU|CurrIR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(10),
	datab => \CPU1|CU|Selector78~0_combout\,
	datad => \CPU1|DPath|ALU1|Mux14~5_combout\,
	combout => \CPU1|DPath|ALU1|Mux14~9_combout\);

-- Location: LCCOMB_X81_Y43_N14
\CPU1|DPath|MD|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector1~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & (\Data_bus[14]~47_combout\)) # (!\CPU1|CU|Selector70~1_combout\ & (((\CPU1|DPath|ALU1|Mux14~8_combout\) # (\CPU1|DPath|ALU1|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector70~1_combout\,
	datab => \Data_bus[14]~47_combout\,
	datac => \CPU1|DPath|ALU1|Mux14~8_combout\,
	datad => \CPU1|DPath|ALU1|Mux14~9_combout\,
	combout => \CPU1|DPath|MD|Selector1~0_combout\);

-- Location: FF_X81_Y39_N17
\CPU1|DPath|regF|R0|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector1~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(14));

-- Location: LCCOMB_X83_Y43_N0
\CPU1|DPath|regF|muxB|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux1~2_combout\ = (\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|R1|data\(14)) # ((\CPU1|CU|Selector83~1_combout\)))) # (!\CPU1|CU|Selector84~1_combout\ & (((\CPU1|DPath|regF|R0|data\(14) & !\CPU1|CU|Selector83~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R1|data\(14),
	datab => \CPU1|DPath|regF|R0|data\(14),
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|CU|Selector83~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux1~2_combout\);

-- Location: FF_X81_Y41_N15
\CPU1|DPath|regF|R3|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector1~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(14));

-- Location: LCCOMB_X83_Y43_N2
\CPU1|DPath|regF|muxB|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux1~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux1~2_combout\ & ((\CPU1|DPath|regF|R3|data\(14)))) # (!\CPU1|DPath|regF|muxB|Mux1~2_combout\ & (\CPU1|DPath|regF|R2|data\(14))))) # 
-- (!\CPU1|CU|Selector83~1_combout\ & (\CPU1|DPath|regF|muxB|Mux1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector83~1_combout\,
	datab => \CPU1|DPath|regF|muxB|Mux1~2_combout\,
	datac => \CPU1|DPath|regF|R2|data\(14),
	datad => \CPU1|DPath|regF|R3|data\(14),
	combout => \CPU1|DPath|regF|muxB|Mux1~3_combout\);

-- Location: LCCOMB_X83_Y43_N28
\CPU1|DPath|MB|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector1~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux1~1_combout\)) # (!\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxB|Mux1~1_combout\,
	datab => \CPU1|DPath|regF|muxB|Mux1~3_combout\,
	datac => \CPU1|CU|Selector71~0_combout\,
	datad => \CPU1|CU|Selector82~0_combout\,
	combout => \CPU1|DPath|MB|Selector1~0_combout\);

-- Location: LCCOMB_X84_Y43_N22
\CPU1|DPath|MB|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector1~2_combout\ = (\CPU1|CU|CurrState.Execute~q\ & ((\CPU1|DPath|MB|Selector7~2_combout\) # ((\CPU1|CU|CurrIR\(6) & \CPU1|DPath|MB|Selector7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(6),
	datab => \CPU1|DPath|MB|Selector7~3_combout\,
	datac => \CPU1|CU|CurrState.Execute~q\,
	datad => \CPU1|DPath|MB|Selector7~2_combout\,
	combout => \CPU1|DPath|MB|Selector1~2_combout\);

-- Location: LCCOMB_X83_Y43_N14
\CPU1|DPath|MB|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector1~3_combout\ = (\CPU1|DPath|MB|Selector1~0_combout\) # ((\CPU1|CU|Selector71~0_combout\ & ((\CPU1|DPath|MB|Selector1~1_combout\) # (\CPU1|DPath|MB|Selector1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector1~1_combout\,
	datab => \CPU1|DPath|MB|Selector1~0_combout\,
	datac => \CPU1|CU|Selector71~0_combout\,
	datad => \CPU1|DPath|MB|Selector1~2_combout\,
	combout => \CPU1|DPath|MB|Selector1~3_combout\);

-- Location: LCCOMB_X75_Y41_N22
\CPU1|CU|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector1~0_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & (((\CPU1|CU|CurrPC[14]~7_combout\)))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|CurrPC[14]~7_combout\ & (\Data_bus[14]~47_combout\)) # (!\CPU1|CU|CurrPC[14]~7_combout\ & 
-- ((\CPU1|CU|CurrPC\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~4_combout\,
	datab => \Data_bus[14]~47_combout\,
	datac => \CPU1|CU|CurrPC\(14),
	datad => \CPU1|CU|CurrPC[14]~7_combout\,
	combout => \CPU1|CU|Selector1~0_combout\);

-- Location: LCCOMB_X75_Y41_N24
\CPU1|CU|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector1~1_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|Selector1~0_combout\ & ((\CPU1|CU|Add3~28_combout\))) # (!\CPU1|CU|Selector1~0_combout\ & (\CPU1|CU|Add0~28_combout\)))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- (((\CPU1|CU|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~4_combout\,
	datab => \CPU1|CU|Add0~28_combout\,
	datac => \CPU1|CU|Selector1~0_combout\,
	datad => \CPU1|CU|Add3~28_combout\,
	combout => \CPU1|CU|Selector1~1_combout\);

-- Location: LCCOMB_X75_Y41_N26
\CPU1|CU|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector1~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrIR\(14))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrState.Reset~q\ & \CPU1|CU|Selector1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(14),
	datab => \CPU1|CU|CurrPC[14]~8_combout\,
	datac => \CPU1|CU|CurrState.Reset~q\,
	datad => \CPU1|CU|Selector1~1_combout\,
	combout => \CPU1|CU|Selector1~2_combout\);

-- Location: FF_X75_Y41_N27
\CPU1|CU|CurrPC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector1~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(14));

-- Location: LCCOMB_X75_Y41_N30
\Data_bus[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[14]~46_combout\ = (\CPU1|CU|PCd_EN~0_combout\ & (\CPU1|CU|CurrPC\(14) & ((\CPU1|DPath|MB|Selector1~3_combout\) # (!\CPU1|CU|st_op~3_combout\)))) # (!\CPU1|CU|PCd_EN~0_combout\ & ((\CPU1|DPath|MB|Selector1~3_combout\) # 
-- ((!\CPU1|CU|st_op~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|PCd_EN~0_combout\,
	datab => \CPU1|DPath|MB|Selector1~3_combout\,
	datac => \CPU1|CU|CurrPC\(14),
	datad => \CPU1|CU|st_op~3_combout\,
	combout => \Data_bus[14]~46_combout\);

-- Location: LCCOMB_X82_Y40_N14
\CPU1|CU|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector33~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[14]~46_combout\ & \Data_bus[14]~45_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Fetch~q\,
	datab => \Data_bus[14]~46_combout\,
	datac => \Data_bus[0]~4_combout\,
	datad => \Data_bus[14]~45_combout\,
	combout => \CPU1|CU|Selector33~0_combout\);

-- Location: FF_X82_Y40_N15
\CPU1|CU|CurrIR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector33~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(14));

-- Location: LCCOMB_X76_Y43_N18
\CPU1|CU|NextOp~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextOp~7_combout\ = (\CPU1|CU|NextSP~0_combout\ & (\CPU1|CU|CurrIR\(8) & (\CPU1|CU|CurrIR\(10) & !\CPU1|CU|CurrIR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|NextSP~0_combout\,
	datab => \CPU1|CU|CurrIR\(8),
	datac => \CPU1|CU|CurrIR\(10),
	datad => \CPU1|CU|CurrIR\(9),
	combout => \CPU1|CU|NextOp~7_combout\);

-- Location: FF_X76_Y43_N19
\CPU1|CU|CurrOp.bn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|NextOp~7_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|CurrState.Decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOp.bn~q\);

-- Location: LCCOMB_X81_Y43_N4
\CPU1|DPath|ALU1|Mux15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux15~10_combout\ = (\CPU1|DPath|ALU1|Mux15~11_combout\) # ((\CPU1|DPath|ALU1|Mux15~2_combout\ & (\CPU1|CU|Selector78~3_combout\ & \CPU1|DPath|ALU1|subt|add2|sixteen|y~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|ALU1|Mux15~11_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|sixteen|y~combout\,
	combout => \CPU1|DPath|ALU1|Mux15~10_combout\);

-- Location: LCCOMB_X84_Y44_N6
\CPU1|DPath|ALU1|subt|add2|four|y\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|subt|add2|four|y~combout\ = \CPU1|DPath|MB|Selector12~1_combout\ $ (\CPU1|DPath|ALU1|subt|add1|three|vOut~0_combout\ $ (\CPU1|DPath|ALU1|subt|add2|three|vOut~0_combout\ $ (\CPU1|DPath|regF|muxA|Mux12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|MB|Selector12~1_combout\,
	datab => \CPU1|DPath|ALU1|subt|add1|three|vOut~0_combout\,
	datac => \CPU1|DPath|ALU1|subt|add2|three|vOut~0_combout\,
	datad => \CPU1|DPath|regF|muxA|Mux12~4_combout\,
	combout => \CPU1|DPath|ALU1|subt|add2|four|y~combout\);

-- Location: LCCOMB_X84_Y44_N0
\CPU1|DPath|ALU1|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux3~4_combout\ = (\CPU1|DPath|ALU1|Mux15~2_combout\ & ((\CPU1|CU|Selector78~3_combout\ & ((\CPU1|DPath|ALU1|subt|add2|four|y~combout\))) # (!\CPU1|CU|Selector78~3_combout\ & (\CPU1|DPath|ALU1|addr|four|vOut~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|addr|four|vOut~1_combout\,
	datab => \CPU1|CU|Selector78~3_combout\,
	datac => \CPU1|DPath|ALU1|Mux15~2_combout\,
	datad => \CPU1|DPath|ALU1|subt|add2|four|y~combout\,
	combout => \CPU1|DPath|ALU1|Mux3~4_combout\);

-- Location: LCCOMB_X84_Y44_N4
\CPU1|DPath|ALU1|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|ALU1|Mux3~10_combout\ = (\CPU1|DPath|ALU1|Mux3~4_combout\) # ((\CPU1|DPath|ALU1|Mux3~9_combout\ & ((!\CPU1|CU|Selector78~0_combout\) # (!\CPU1|CU|CurrIR\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux3~9_combout\,
	datab => \CPU1|DPath|ALU1|Mux3~4_combout\,
	datac => \CPU1|CU|CurrIR\(10),
	datad => \CPU1|CU|Selector78~0_combout\,
	combout => \CPU1|DPath|ALU1|Mux3~10_combout\);

-- Location: LCCOMB_X80_Y44_N4
\CPU1|CU|Selector65~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector65~2_combout\ = (!\CPU1|DPath|ALU1|Mux2~5_combout\ & (!\CPU1|DPath|ALU1|Mux1~6_combout\ & (!\CPU1|DPath|ALU1|Mux5~5_combout\ & !\CPU1|DPath|ALU1|Mux3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux2~5_combout\,
	datab => \CPU1|DPath|ALU1|Mux1~6_combout\,
	datac => \CPU1|DPath|ALU1|Mux5~5_combout\,
	datad => \CPU1|DPath|ALU1|Mux3~10_combout\,
	combout => \CPU1|CU|Selector65~2_combout\);

-- Location: LCCOMB_X80_Y44_N26
\CPU1|CU|Selector65~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector65~3_combout\ = (!\CPU1|DPath|ALU1|Mux6~8_combout\ & (!\CPU1|DPath|ALU1|Mux8~5_combout\ & (\CPU1|CU|Selector65~2_combout\ & !\CPU1|DPath|ALU1|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux6~8_combout\,
	datab => \CPU1|DPath|ALU1|Mux8~5_combout\,
	datac => \CPU1|CU|Selector65~2_combout\,
	datad => \CPU1|DPath|ALU1|Mux7~5_combout\,
	combout => \CPU1|CU|Selector65~3_combout\);

-- Location: LCCOMB_X80_Y44_N12
\CPU1|CU|Selector65~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector65~4_combout\ = (\CPU1|CU|Selector65~1_combout\ & (!\CPU1|DPath|ALU1|Mux4~5_combout\ & (\CPU1|CU|Selector65~3_combout\ & !\CPU1|DPath|ALU1|Mux10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector65~1_combout\,
	datab => \CPU1|DPath|ALU1|Mux4~5_combout\,
	datac => \CPU1|CU|Selector65~3_combout\,
	datad => \CPU1|DPath|ALU1|Mux10~8_combout\,
	combout => \CPU1|CU|Selector65~4_combout\);

-- Location: LCCOMB_X80_Y44_N22
\CPU1|CU|Selector65~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector65~5_combout\ = (!\CPU1|DPath|ALU1|Mux11~5_combout\ & (!\CPU1|DPath|ALU1|Mux9~5_combout\ & \CPU1|CU|Selector65~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DPath|ALU1|Mux11~5_combout\,
	datac => \CPU1|DPath|ALU1|Mux9~5_combout\,
	datad => \CPU1|CU|Selector65~4_combout\,
	combout => \CPU1|CU|Selector65~5_combout\);

-- Location: LCCOMB_X80_Y44_N0
\CPU1|CU|Selector65~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector65~6_combout\ = (!\CPU1|DPath|ALU1|Mux14~8_combout\ & (!\CPU1|DPath|ALU1|Mux12~5_combout\ & (\CPU1|CU|Selector65~5_combout\ & !\CPU1|DPath|ALU1|Mux14~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux14~8_combout\,
	datab => \CPU1|DPath|ALU1|Mux12~5_combout\,
	datac => \CPU1|CU|Selector65~5_combout\,
	datad => \CPU1|DPath|ALU1|Mux14~9_combout\,
	combout => \CPU1|CU|Selector65~6_combout\);

-- Location: LCCOMB_X80_Y44_N30
\CPU1|CU|Selector65~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector65~7_combout\ = (\CPU1|CU|Selector65~0_combout\) # ((!\CPU1|DPath|ALU1|Mux15~10_combout\ & (!\CPU1|DPath|ALU1|Mux13~8_combout\ & \CPU1|CU|Selector65~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector65~0_combout\,
	datab => \CPU1|DPath|ALU1|Mux15~10_combout\,
	datac => \CPU1|DPath|ALU1|Mux13~8_combout\,
	datad => \CPU1|CU|Selector65~6_combout\,
	combout => \CPU1|CU|Selector65~7_combout\);

-- Location: FF_X80_Y44_N31
\CPU1|CU|CurrStatus[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector65~7_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrStatus\(0));

-- Location: LCCOMB_X76_Y43_N12
\CPU1|CU|NextOp~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextOp~6_combout\ = (\CPU1|CU|NextSP~0_combout\ & (!\CPU1|CU|CurrIR\(8) & (\CPU1|CU|CurrIR\(10) & \CPU1|CU|CurrIR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|NextSP~0_combout\,
	datab => \CPU1|CU|CurrIR\(8),
	datac => \CPU1|CU|CurrIR\(10),
	datad => \CPU1|CU|CurrIR\(9),
	combout => \CPU1|CU|NextOp~6_combout\);

-- Location: FF_X76_Y43_N13
\CPU1|CU|CurrOp.bz\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|NextOp~6_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|CurrState.Decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOp.bz~q\);

-- Location: LCCOMB_X76_Y43_N22
\CPU1|CU|CurrPC[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrPC[14]~2_combout\ = (\CPU1|CU|CurrStatus\(1) & ((\CPU1|CU|CurrOp.bn~q\) # ((\CPU1|CU|CurrStatus\(0) & \CPU1|CU|CurrOp.bz~q\)))) # (!\CPU1|CU|CurrStatus\(1) & (((\CPU1|CU|CurrStatus\(0) & \CPU1|CU|CurrOp.bz~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrStatus\(1),
	datab => \CPU1|CU|CurrOp.bn~q\,
	datac => \CPU1|CU|CurrStatus\(0),
	datad => \CPU1|CU|CurrOp.bz~q\,
	combout => \CPU1|CU|CurrPC[14]~2_combout\);

-- Location: LCCOMB_X76_Y43_N20
\CPU1|CU|NextOp~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextOp~10_combout\ = (\CPU1|CU|NextSP~0_combout\ & (!\CPU1|CU|CurrIR\(8) & (\CPU1|CU|CurrIR\(10) & !\CPU1|CU|CurrIR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|NextSP~0_combout\,
	datab => \CPU1|CU|CurrIR\(8),
	datac => \CPU1|CU|CurrIR\(10),
	datad => \CPU1|CU|CurrIR\(9),
	combout => \CPU1|CU|NextOp~10_combout\);

-- Location: FF_X76_Y43_N29
\CPU1|CU|CurrOp.ba\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|CU|NextOp~10_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|CU|CurrState.Decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOp.ba~q\);

-- Location: LCCOMB_X76_Y43_N14
\CPU1|CU|CurrPC[14]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrPC[14]~9_combout\ = (\CPU1|CU|CurrIR\(15)) # ((\CPU1|CU|CurrIR\(14) & ((\CPU1|CU|CurrPC[14]~2_combout\) # (\CPU1|CU|CurrOp.ba~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(15),
	datab => \CPU1|CU|CurrIR\(14),
	datac => \CPU1|CU|CurrPC[14]~2_combout\,
	datad => \CPU1|CU|CurrOp.ba~q\,
	combout => \CPU1|CU|CurrPC[14]~9_combout\);

-- Location: LCCOMB_X77_Y43_N22
\CPU1|CU|CurrPC[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrPC[14]~5_combout\ = (!\CPU1|CU|CurrPC[14]~3_combout\ & (\CPU1|CU|CurrState.Execute~q\ & \CPU1|CU|CurrPC[14]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrPC[14]~3_combout\,
	datac => \CPU1|CU|CurrState.Execute~q\,
	datad => \CPU1|CU|CurrPC[14]~9_combout\,
	combout => \CPU1|CU|CurrPC[14]~5_combout\);

-- Location: LCCOMB_X77_Y43_N20
\CPU1|CU|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector0~0_combout\ = (\CPU1|CU|CurrState.Memory~q\ & \CPU1|CU|CurrOp.ret~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Memory~q\,
	datad => \CPU1|CU|CurrOp.ret~q\,
	combout => \CPU1|CU|Selector0~0_combout\);

-- Location: LCCOMB_X77_Y43_N12
\CPU1|CU|CurrPC[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrPC[14]~7_combout\ = (\CPU1|CU|CurrPC[14]~5_combout\) # ((!\CPU1|CU|CurrState.Fetch~q\ & ((\CPU1|CU|CurrPC[14]~6_combout\) # (\CPU1|CU|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC[14]~6_combout\,
	datab => \CPU1|CU|CurrState.Fetch~q\,
	datac => \CPU1|CU|CurrPC[14]~5_combout\,
	datad => \CPU1|CU|Selector0~0_combout\,
	combout => \CPU1|CU|CurrPC[14]~7_combout\);

-- Location: LCCOMB_X77_Y44_N8
\CPU1|CU|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector8~0_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|Add0~14_combout\) # ((\CPU1|CU|CurrPC[14]~7_combout\)))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & (((!\CPU1|CU|CurrPC[14]~7_combout\ & !\CPU1|CU|CurrPC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Add0~14_combout\,
	datab => \CPU1|CU|CurrPC[14]~4_combout\,
	datac => \CPU1|CU|CurrPC[14]~7_combout\,
	datad => \CPU1|CU|CurrPC\(7),
	combout => \CPU1|CU|Selector8~0_combout\);

-- Location: LCCOMB_X81_Y40_N26
\Data_bus[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[7]~14_combout\ = ((\Data_bus[7]~13_combout\ & \Data_bus[7]~12_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[7]~13_combout\,
	datab => \Data_bus[0]~4_combout\,
	datad => \Data_bus[7]~12_combout\,
	combout => \Data_bus[7]~14_combout\);

-- Location: LCCOMB_X77_Y44_N10
\CPU1|CU|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector8~1_combout\ = (\CPU1|CU|Selector8~0_combout\ & ((\CPU1|CU|Add3~14_combout\) # ((!\CPU1|CU|CurrPC[14]~7_combout\)))) # (!\CPU1|CU|Selector8~0_combout\ & (((\CPU1|CU|CurrPC[14]~7_combout\ & \Data_bus[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Add3~14_combout\,
	datab => \CPU1|CU|Selector8~0_combout\,
	datac => \CPU1|CU|CurrPC[14]~7_combout\,
	datad => \Data_bus[7]~14_combout\,
	combout => \CPU1|CU|Selector8~1_combout\);

-- Location: LCCOMB_X77_Y44_N16
\CPU1|CU|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector8~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (((!\CPU1|CU|CurrIR\(7))))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrState.Reset~q\ & ((!\CPU1|CU|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Reset~q\,
	datab => \CPU1|CU|CurrPC[14]~8_combout\,
	datac => \CPU1|CU|CurrIR\(7),
	datad => \CPU1|CU|Selector8~1_combout\,
	combout => \CPU1|CU|Selector8~2_combout\);

-- Location: FF_X77_Y44_N17
\CPU1|CU|CurrPC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector8~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(7));

-- Location: LCCOMB_X77_Y44_N24
\CPU1|CU|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector7~0_combout\ = (\CPU1|CU|CurrPC[14]~7_combout\ & (((\Data_bus[8]~29_combout\) # (\CPU1|CU|CurrPC[14]~4_combout\)))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & (\CPU1|CU|CurrPC\(8) & ((!\CPU1|CU|CurrPC[14]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(8),
	datab => \CPU1|CU|CurrPC[14]~7_combout\,
	datac => \Data_bus[8]~29_combout\,
	datad => \CPU1|CU|CurrPC[14]~4_combout\,
	combout => \CPU1|CU|Selector7~0_combout\);

-- Location: LCCOMB_X77_Y44_N6
\CPU1|CU|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector7~1_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|Selector7~0_combout\ & ((\CPU1|CU|Add3~16_combout\))) # (!\CPU1|CU|Selector7~0_combout\ & (\CPU1|CU|Add0~16_combout\)))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- (((\CPU1|CU|Selector7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Add0~16_combout\,
	datab => \CPU1|CU|CurrPC[14]~4_combout\,
	datac => \CPU1|CU|Add3~16_combout\,
	datad => \CPU1|CU|Selector7~0_combout\,
	combout => \CPU1|CU|Selector7~1_combout\);

-- Location: LCCOMB_X77_Y44_N0
\CPU1|CU|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector7~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrIR\(8))))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrState.Reset~q\ & ((\CPU1|CU|Selector7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Reset~q\,
	datab => \CPU1|CU|CurrPC[14]~8_combout\,
	datac => \CPU1|CU|CurrIR\(8),
	datad => \CPU1|CU|Selector7~1_combout\,
	combout => \CPU1|CU|Selector7~2_combout\);

-- Location: FF_X77_Y44_N1
\CPU1|CU|CurrPC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector7~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(8));

-- Location: LCCOMB_X79_Y44_N24
\CPU1|CU|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector5~0_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & (((\CPU1|CU|CurrPC[14]~7_combout\)))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|CurrPC[14]~7_combout\ & ((\Data_bus[10]~35_combout\))) # (!\CPU1|CU|CurrPC[14]~7_combout\ & 
-- (\CPU1|CU|CurrPC\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(10),
	datab => \CPU1|CU|CurrPC[14]~4_combout\,
	datac => \Data_bus[10]~35_combout\,
	datad => \CPU1|CU|CurrPC[14]~7_combout\,
	combout => \CPU1|CU|Selector5~0_combout\);

-- Location: LCCOMB_X79_Y44_N2
\CPU1|CU|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector5~1_combout\ = (\CPU1|CU|CurrPC[14]~4_combout\ & ((\CPU1|CU|Selector5~0_combout\ & (\CPU1|CU|Add3~20_combout\)) # (!\CPU1|CU|Selector5~0_combout\ & ((\CPU1|CU|Add0~20_combout\))))) # (!\CPU1|CU|CurrPC[14]~4_combout\ & 
-- (((\CPU1|CU|Selector5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Add3~20_combout\,
	datab => \CPU1|CU|CurrPC[14]~4_combout\,
	datac => \CPU1|CU|Add0~20_combout\,
	datad => \CPU1|CU|Selector5~0_combout\,
	combout => \CPU1|CU|Selector5~1_combout\);

-- Location: LCCOMB_X77_Y44_N14
\CPU1|CU|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector5~2_combout\ = (\CPU1|CU|CurrPC[14]~8_combout\ & (((\CPU1|CU|CurrIR\(10))))) # (!\CPU1|CU|CurrPC[14]~8_combout\ & (\CPU1|CU|CurrState.Reset~q\ & ((\CPU1|CU|Selector5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Reset~q\,
	datab => \CPU1|CU|CurrIR\(10),
	datac => \CPU1|CU|Selector5~1_combout\,
	datad => \CPU1|CU|CurrPC[14]~8_combout\,
	combout => \CPU1|CU|Selector5~2_combout\);

-- Location: FF_X77_Y44_N15
\CPU1|CU|CurrPC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector5~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrPC\(10));

-- Location: LCCOMB_X79_Y44_N10
\Data_bus[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[10]~34_combout\ = (\CPU1|CU|PCd_EN~0_combout\ & (\CPU1|CU|CurrPC\(10) & ((\CPU1|DPath|MB|Selector5~3_combout\) # (!\CPU1|CU|st_op~3_combout\)))) # (!\CPU1|CU|PCd_EN~0_combout\ & (((\CPU1|DPath|MB|Selector5~3_combout\)) # 
-- (!\CPU1|CU|st_op~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|PCd_EN~0_combout\,
	datab => \CPU1|CU|st_op~3_combout\,
	datac => \CPU1|CU|CurrPC\(10),
	datad => \CPU1|DPath|MB|Selector5~3_combout\,
	combout => \Data_bus[10]~34_combout\);

-- Location: LCCOMB_X82_Y40_N28
\CPU1|CU|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector37~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[10]~34_combout\ & \Data_bus[10]~33_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Fetch~q\,
	datab => \Data_bus[0]~4_combout\,
	datac => \Data_bus[10]~34_combout\,
	datad => \Data_bus[10]~33_combout\,
	combout => \CPU1|CU|Selector37~0_combout\);

-- Location: FF_X82_Y40_N29
\CPU1|CU|CurrIR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector37~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(10));

-- Location: LCCOMB_X76_Y43_N16
\CPU1|CU|CurrSP[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[3]~17_combout\ = (\CPU1|CU|NextSP~0_combout\ & (\CPU1|CU|CurrIR\(8) & (!\CPU1|CU|CurrIR\(10) & !\CPU1|CU|CurrIR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|NextSP~0_combout\,
	datab => \CPU1|CU|CurrIR\(8),
	datac => \CPU1|CU|CurrIR\(10),
	datad => \CPU1|CU|CurrIR\(9),
	combout => \CPU1|CU|CurrSP[3]~17_combout\);

-- Location: LCCOMB_X75_Y42_N24
\CPU1|CU|CurrSP[3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[3]~48_combout\ = (\CPU1|CU|CurrState.Fetch~q\) # ((\CPU1|CU|CurrState.WriteBack~q\) # ((\CPU1|CU|CurrState.Execute~q\ & !\CPU1|CU|CurrIR\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Execute~q\,
	datab => \CPU1|CU|CurrIR\(15),
	datac => \CPU1|CU|CurrState.Fetch~q\,
	datad => \CPU1|CU|CurrState.WriteBack~q\,
	combout => \CPU1|CU|CurrSP[3]~48_combout\);

-- Location: LCCOMB_X75_Y42_N30
\CPU1|CU|CurrSP[3]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[3]~49_combout\ = (!\CPU1|CU|CurrState.Memory~q\ & (!\CPU1|CU|CurrSP[3]~48_combout\ & ((\CPU1|CU|CurrSP[3]~17_combout\) # (!\CPU1|CU|CurrState.Decode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Decode~q\,
	datab => \CPU1|CU|CurrSP[3]~17_combout\,
	datac => \CPU1|CU|CurrState.Memory~q\,
	datad => \CPU1|CU|CurrSP[3]~48_combout\,
	combout => \CPU1|CU|CurrSP[3]~49_combout\);

-- Location: FF_X74_Y41_N1
\CPU1|CU|CurrSP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[0]~18_combout\,
	asdata => \CPU1|CU|Add1~36_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(0));

-- Location: LCCOMB_X74_Y41_N2
\CPU1|CU|CurrSP[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[1]~20_combout\ = (\CPU1|CU|CurrSP\(1) & (\CPU1|CU|CurrSP[0]~19\ $ (GND))) # (!\CPU1|CU|CurrSP\(1) & (!\CPU1|CU|CurrSP[0]~19\ & VCC))
-- \CPU1|CU|CurrSP[1]~21\ = CARRY((\CPU1|CU|CurrSP\(1) & !\CPU1|CU|CurrSP[0]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(1),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[0]~19\,
	combout => \CPU1|CU|CurrSP[1]~20_combout\,
	cout => \CPU1|CU|CurrSP[1]~21\);

-- Location: LCCOMB_X74_Y42_N0
\CPU1|CU|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~37_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Add1~2_combout\,
	combout => \CPU1|CU|Add1~37_combout\);

-- Location: FF_X74_Y41_N3
\CPU1|CU|CurrSP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[1]~20_combout\,
	asdata => \CPU1|CU|Add1~37_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(1));

-- Location: LCCOMB_X74_Y41_N4
\CPU1|CU|CurrSP[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[2]~22_combout\ = (\CPU1|CU|CurrSP\(2) & (!\CPU1|CU|CurrSP[1]~21\)) # (!\CPU1|CU|CurrSP\(2) & ((\CPU1|CU|CurrSP[1]~21\) # (GND)))
-- \CPU1|CU|CurrSP[2]~23\ = CARRY((!\CPU1|CU|CurrSP[1]~21\) # (!\CPU1|CU|CurrSP\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(2),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[1]~21\,
	combout => \CPU1|CU|CurrSP[2]~22_combout\,
	cout => \CPU1|CU|CurrSP[2]~23\);

-- Location: LCCOMB_X73_Y41_N16
\CPU1|CU|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~38_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Add1~4_combout\,
	combout => \CPU1|CU|Add1~38_combout\);

-- Location: FF_X74_Y41_N5
\CPU1|CU|CurrSP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[2]~22_combout\,
	asdata => \CPU1|CU|Add1~38_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(2));

-- Location: LCCOMB_X74_Y41_N8
\CPU1|CU|CurrSP[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[4]~26_combout\ = (\CPU1|CU|CurrSP\(4) & (!\CPU1|CU|CurrSP[3]~25\)) # (!\CPU1|CU|CurrSP\(4) & ((\CPU1|CU|CurrSP[3]~25\) # (GND)))
-- \CPU1|CU|CurrSP[4]~27\ = CARRY((!\CPU1|CU|CurrSP[3]~25\) # (!\CPU1|CU|CurrSP\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(4),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[3]~25\,
	combout => \CPU1|CU|CurrSP[4]~26_combout\,
	cout => \CPU1|CU|CurrSP[4]~27\);

-- Location: LCCOMB_X74_Y42_N28
\CPU1|CU|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~40_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Add1~8_combout\,
	combout => \CPU1|CU|Add1~40_combout\);

-- Location: FF_X74_Y41_N9
\CPU1|CU|CurrSP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[4]~26_combout\,
	asdata => \CPU1|CU|Add1~40_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(4));

-- Location: LCCOMB_X74_Y41_N14
\CPU1|CU|CurrSP[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[7]~32_combout\ = (\CPU1|CU|CurrSP\(7) & (\CPU1|CU|CurrSP[6]~31\ $ (GND))) # (!\CPU1|CU|CurrSP\(7) & (!\CPU1|CU|CurrSP[6]~31\ & VCC))
-- \CPU1|CU|CurrSP[7]~33\ = CARRY((\CPU1|CU|CurrSP\(7) & !\CPU1|CU|CurrSP[6]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(7),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[6]~31\,
	combout => \CPU1|CU|CurrSP[7]~32_combout\,
	cout => \CPU1|CU|CurrSP[7]~33\);

-- Location: LCCOMB_X73_Y42_N14
\CPU1|CU|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~14_combout\ = (\CPU1|CU|CurrSP\(7) & ((\CPU1|CU|Add1~13\) # (GND))) # (!\CPU1|CU|CurrSP\(7) & (!\CPU1|CU|Add1~13\))
-- \CPU1|CU|Add1~15\ = CARRY((\CPU1|CU|CurrSP\(7)) # (!\CPU1|CU|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(7),
	datad => VCC,
	cin => \CPU1|CU|Add1~13\,
	combout => \CPU1|CU|Add1~14_combout\,
	cout => \CPU1|CU|Add1~15\);

-- Location: LCCOMB_X74_Y42_N8
\CPU1|CU|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~43_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Add1~14_combout\,
	combout => \CPU1|CU|Add1~43_combout\);

-- Location: FF_X74_Y41_N15
\CPU1|CU|CurrSP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[7]~32_combout\,
	asdata => \CPU1|CU|Add1~43_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(7));

-- Location: LCCOMB_X74_Y41_N16
\CPU1|CU|CurrSP[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[8]~34_combout\ = (\CPU1|CU|CurrSP\(8) & (!\CPU1|CU|CurrSP[7]~33\)) # (!\CPU1|CU|CurrSP\(8) & ((\CPU1|CU|CurrSP[7]~33\) # (GND)))
-- \CPU1|CU|CurrSP[8]~35\ = CARRY((!\CPU1|CU|CurrSP[7]~33\) # (!\CPU1|CU|CurrSP\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(8),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[7]~33\,
	combout => \CPU1|CU|CurrSP[8]~34_combout\,
	cout => \CPU1|CU|CurrSP[8]~35\);

-- Location: LCCOMB_X73_Y42_N16
\CPU1|CU|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~16_combout\ = (\CPU1|CU|CurrSP\(8) & (!\CPU1|CU|Add1~15\ & VCC)) # (!\CPU1|CU|CurrSP\(8) & (\CPU1|CU|Add1~15\ $ (GND)))
-- \CPU1|CU|Add1~17\ = CARRY((!\CPU1|CU|CurrSP\(8) & !\CPU1|CU|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(8),
	datad => VCC,
	cin => \CPU1|CU|Add1~15\,
	combout => \CPU1|CU|Add1~16_combout\,
	cout => \CPU1|CU|Add1~17\);

-- Location: LCCOMB_X74_Y42_N22
\CPU1|CU|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~44_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Decode~q\,
	datac => \CPU1|CU|Add1~16_combout\,
	combout => \CPU1|CU|Add1~44_combout\);

-- Location: FF_X74_Y41_N17
\CPU1|CU|CurrSP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[8]~34_combout\,
	asdata => \CPU1|CU|Add1~44_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(8));

-- Location: LCCOMB_X74_Y41_N18
\CPU1|CU|CurrSP[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[9]~36_combout\ = (\CPU1|CU|CurrSP\(9) & (\CPU1|CU|CurrSP[8]~35\ $ (GND))) # (!\CPU1|CU|CurrSP\(9) & (!\CPU1|CU|CurrSP[8]~35\ & VCC))
-- \CPU1|CU|CurrSP[9]~37\ = CARRY((\CPU1|CU|CurrSP\(9) & !\CPU1|CU|CurrSP[8]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(9),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[8]~35\,
	combout => \CPU1|CU|CurrSP[9]~36_combout\,
	cout => \CPU1|CU|CurrSP[9]~37\);

-- Location: LCCOMB_X73_Y42_N18
\CPU1|CU|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~18_combout\ = (\CPU1|CU|CurrSP\(9) & ((\CPU1|CU|Add1~17\) # (GND))) # (!\CPU1|CU|CurrSP\(9) & (!\CPU1|CU|Add1~17\))
-- \CPU1|CU|Add1~19\ = CARRY((\CPU1|CU|CurrSP\(9)) # (!\CPU1|CU|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(9),
	datad => VCC,
	cin => \CPU1|CU|Add1~17\,
	combout => \CPU1|CU|Add1~18_combout\,
	cout => \CPU1|CU|Add1~19\);

-- Location: LCCOMB_X74_Y42_N20
\CPU1|CU|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~45_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Add1~18_combout\,
	combout => \CPU1|CU|Add1~45_combout\);

-- Location: FF_X74_Y41_N19
\CPU1|CU|CurrSP[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[9]~36_combout\,
	asdata => \CPU1|CU|Add1~45_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(9));

-- Location: LCCOMB_X74_Y41_N20
\CPU1|CU|CurrSP[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[10]~38_combout\ = (\CPU1|CU|CurrSP\(10) & (!\CPU1|CU|CurrSP[9]~37\)) # (!\CPU1|CU|CurrSP\(10) & ((\CPU1|CU|CurrSP[9]~37\) # (GND)))
-- \CPU1|CU|CurrSP[10]~39\ = CARRY((!\CPU1|CU|CurrSP[9]~37\) # (!\CPU1|CU|CurrSP\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(10),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[9]~37\,
	combout => \CPU1|CU|CurrSP[10]~38_combout\,
	cout => \CPU1|CU|CurrSP[10]~39\);

-- Location: LCCOMB_X73_Y42_N20
\CPU1|CU|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~20_combout\ = (\CPU1|CU|CurrSP\(10) & (!\CPU1|CU|Add1~19\ & VCC)) # (!\CPU1|CU|CurrSP\(10) & (\CPU1|CU|Add1~19\ $ (GND)))
-- \CPU1|CU|Add1~21\ = CARRY((!\CPU1|CU|CurrSP\(10) & !\CPU1|CU|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(10),
	datad => VCC,
	cin => \CPU1|CU|Add1~19\,
	combout => \CPU1|CU|Add1~20_combout\,
	cout => \CPU1|CU|Add1~21\);

-- Location: LCCOMB_X74_Y42_N18
\CPU1|CU|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~46_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Add1~20_combout\,
	combout => \CPU1|CU|Add1~46_combout\);

-- Location: FF_X74_Y41_N21
\CPU1|CU|CurrSP[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[10]~38_combout\,
	asdata => \CPU1|CU|Add1~46_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(10));

-- Location: LCCOMB_X74_Y41_N22
\CPU1|CU|CurrSP[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[11]~40_combout\ = (\CPU1|CU|CurrSP\(11) & (\CPU1|CU|CurrSP[10]~39\ $ (GND))) # (!\CPU1|CU|CurrSP\(11) & (!\CPU1|CU|CurrSP[10]~39\ & VCC))
-- \CPU1|CU|CurrSP[11]~41\ = CARRY((\CPU1|CU|CurrSP\(11) & !\CPU1|CU|CurrSP[10]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(11),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[10]~39\,
	combout => \CPU1|CU|CurrSP[11]~40_combout\,
	cout => \CPU1|CU|CurrSP[11]~41\);

-- Location: LCCOMB_X74_Y41_N24
\CPU1|CU|CurrSP[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[12]~42_combout\ = (\CPU1|CU|CurrSP\(12) & (!\CPU1|CU|CurrSP[11]~41\)) # (!\CPU1|CU|CurrSP\(12) & ((\CPU1|CU|CurrSP[11]~41\) # (GND)))
-- \CPU1|CU|CurrSP[12]~43\ = CARRY((!\CPU1|CU|CurrSP[11]~41\) # (!\CPU1|CU|CurrSP\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(12),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[11]~41\,
	combout => \CPU1|CU|CurrSP[12]~42_combout\,
	cout => \CPU1|CU|CurrSP[12]~43\);

-- Location: LCCOMB_X73_Y42_N22
\CPU1|CU|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~22_combout\ = (\CPU1|CU|CurrSP\(11) & ((\CPU1|CU|Add1~21\) # (GND))) # (!\CPU1|CU|CurrSP\(11) & (!\CPU1|CU|Add1~21\))
-- \CPU1|CU|Add1~23\ = CARRY((\CPU1|CU|CurrSP\(11)) # (!\CPU1|CU|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(11),
	datad => VCC,
	cin => \CPU1|CU|Add1~21\,
	combout => \CPU1|CU|Add1~22_combout\,
	cout => \CPU1|CU|Add1~23\);

-- Location: LCCOMB_X73_Y41_N12
\CPU1|CU|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~47_combout\ = (!\CPU1|CU|Add1~22_combout\ & \CPU1|CU|CurrState.Decode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|Add1~22_combout\,
	datad => \CPU1|CU|CurrState.Decode~q\,
	combout => \CPU1|CU|Add1~47_combout\);

-- Location: FF_X74_Y41_N23
\CPU1|CU|CurrSP[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[11]~40_combout\,
	asdata => \CPU1|CU|Add1~47_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(11));

-- Location: LCCOMB_X73_Y42_N24
\CPU1|CU|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~24_combout\ = (\CPU1|CU|CurrSP\(12) & (!\CPU1|CU|Add1~23\ & VCC)) # (!\CPU1|CU|CurrSP\(12) & (\CPU1|CU|Add1~23\ $ (GND)))
-- \CPU1|CU|Add1~25\ = CARRY((!\CPU1|CU|CurrSP\(12) & !\CPU1|CU|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(12),
	datad => VCC,
	cin => \CPU1|CU|Add1~23\,
	combout => \CPU1|CU|Add1~24_combout\,
	cout => \CPU1|CU|Add1~25\);

-- Location: LCCOMB_X74_Y42_N14
\CPU1|CU|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~32_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Add1~24_combout\,
	combout => \CPU1|CU|Add1~32_combout\);

-- Location: FF_X74_Y41_N25
\CPU1|CU|CurrSP[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[12]~42_combout\,
	asdata => \CPU1|CU|Add1~32_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(12));

-- Location: LCCOMB_X74_Y41_N26
\CPU1|CU|CurrSP[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[13]~44_combout\ = (\CPU1|CU|CurrSP\(13) & (\CPU1|CU|CurrSP[12]~43\ $ (GND))) # (!\CPU1|CU|CurrSP\(13) & (!\CPU1|CU|CurrSP[12]~43\ & VCC))
-- \CPU1|CU|CurrSP[13]~45\ = CARRY((\CPU1|CU|CurrSP\(13) & !\CPU1|CU|CurrSP[12]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrSP\(13),
	datad => VCC,
	cin => \CPU1|CU|CurrSP[12]~43\,
	combout => \CPU1|CU|CurrSP[13]~44_combout\,
	cout => \CPU1|CU|CurrSP[13]~45\);

-- Location: LCCOMB_X73_Y42_N26
\CPU1|CU|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~26_combout\ = (\CPU1|CU|CurrSP\(13) & ((\CPU1|CU|Add1~25\) # (GND))) # (!\CPU1|CU|CurrSP\(13) & (!\CPU1|CU|Add1~25\))
-- \CPU1|CU|Add1~27\ = CARRY((\CPU1|CU|CurrSP\(13)) # (!\CPU1|CU|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(13),
	datad => VCC,
	cin => \CPU1|CU|Add1~25\,
	combout => \CPU1|CU|Add1~26_combout\,
	cout => \CPU1|CU|Add1~27\);

-- Location: LCCOMB_X74_Y42_N24
\CPU1|CU|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~31_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Decode~q\,
	datac => \CPU1|CU|Add1~26_combout\,
	combout => \CPU1|CU|Add1~31_combout\);

-- Location: FF_X74_Y41_N27
\CPU1|CU|CurrSP[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[13]~44_combout\,
	asdata => \CPU1|CU|Add1~31_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(13));

-- Location: LCCOMB_X74_Y42_N26
\CPU1|CU|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Add1~30_combout\ = (\CPU1|CU|CurrState.Decode~q\ & !\CPU1|CU|Add1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Add1~28_combout\,
	combout => \CPU1|CU|Add1~30_combout\);

-- Location: FF_X74_Y41_N29
\CPU1|CU|CurrSP[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|CurrSP[14]~46_combout\,
	asdata => \CPU1|CU|Add1~30_combout\,
	clrn => \reset~input_o\,
	sload => \CPU1|CU|ALT_INV_CurrState.Execute~q\,
	ena => \CPU1|CU|CurrSP[3]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrSP\(14));

-- Location: LCCOMB_X75_Y41_N8
\CPU1|address[14]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|address[14]~0_combout\ = (\CPU1|CU|WideOr3~combout\ & ((\CPU1|CU|CurrPC\(14)))) # (!\CPU1|CU|WideOr3~combout\ & (!\CPU1|CU|CurrSP\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrSP\(14),
	datac => \CPU1|CU|CurrPC\(14),
	datad => \CPU1|CU|WideOr3~combout\,
	combout => \CPU1|address[14]~0_combout\);

-- Location: LCCOMB_X77_Y38_N10
\RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\ = (!\CPU1|address[13]~2_combout\ & ((\CPU1|CU|Mux16~1_combout\ & (!\CPU1|address[14]~0_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & ((!\CPU1|DPath|regF|muxA|Mux1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mux16~1_combout\,
	datab => \CPU1|address[14]~0_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux1~4_combout\,
	datad => \CPU1|address[13]~2_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\);

-- Location: LCCOMB_X77_Y41_N28
\Data_bus~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus~0_combout\ = (\CPU1|CU|Mux16~1_combout\ & (!\CPU1|address[12]~3_combout\)) # (!\CPU1|CU|Mux16~1_combout\ & (((!\CPU1|DPath|regF|muxA|Mux3~4_combout\ & !\CPU1|DPath|regF|muxA|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|address[12]~3_combout\,
	datab => \CPU1|DPath|regF|muxA|Mux3~4_combout\,
	datac => \CPU1|DPath|regF|muxA|Mux0~4_combout\,
	datad => \CPU1|CU|Mux16~1_combout\,
	combout => \Data_bus~0_combout\);

-- Location: LCCOMB_X76_Y40_N4
\Data_bus~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus~1_combout\ = (!\CPU1|address[15]~4_combout\ & (\CPU1|CU|Selector66~3_combout\ & (\RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\ & \Data_bus~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|address[15]~4_combout\,
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	datad => \Data_bus~0_combout\,
	combout => \Data_bus~1_combout\);

-- Location: M9K_X64_Y29_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y34_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N28
\RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (\RAM1|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a39~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\);

-- Location: M9K_X64_Y30_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N6
\RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ & 
-- ((\RAM1|altsyncram_component|auto_generated|ram_block1a55~portadataout\))) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\ & (\RAM1|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~6_combout\,
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a55~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\);

-- Location: LCCOMB_X76_Y40_N12
\Data_bus[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[7]~12_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(7))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(7),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout\,
	combout => \Data_bus[7]~12_combout\);

-- Location: LCCOMB_X81_Y40_N18
\CPU1|CU|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector40~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[7]~13_combout\ & \Data_bus[7]~12_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[7]~13_combout\,
	datab => \Data_bus[0]~4_combout\,
	datac => \CPU1|CU|CurrState.Fetch~q\,
	datad => \Data_bus[7]~12_combout\,
	combout => \CPU1|CU|Selector40~0_combout\);

-- Location: FF_X81_Y40_N19
\CPU1|CU|CurrIR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector40~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(7));

-- Location: LCCOMB_X76_Y43_N2
\CPU1|CU|NextOp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextOp~4_combout\ = (!\CPU1|CU|CurrIR\(8) & !\CPU1|CU|CurrIR\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrIR\(8),
	datad => \CPU1|CU|CurrIR\(9),
	combout => \CPU1|CU|NextOp~4_combout\);

-- Location: LCCOMB_X75_Y43_N20
\CPU1|CU|Mem_rd~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Mem_rd~7_combout\ = (!\CPU1|CU|CurrIR\(10) & (!\CPU1|CU|Equal0~0_combout\ & (\CPU1|CU|CurrIR\(7) & \CPU1|CU|NextOp~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(10),
	datab => \CPU1|CU|Equal0~0_combout\,
	datac => \CPU1|CU|CurrIR\(7),
	datad => \CPU1|CU|NextOp~4_combout\,
	combout => \CPU1|CU|Mem_rd~7_combout\);

-- Location: LCCOMB_X75_Y43_N2
\CPU1|CU|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector66~0_combout\ = ((!\CPU1|CU|CurrIR\(14) & (\CPU1|CU|CurrOp.ld~q\ & !\CPU1|CU|CurrIR\(15)))) # (!\CPU1|CU|CurrState.Execute~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(14),
	datab => \CPU1|CU|CurrOp.ld~q\,
	datac => \CPU1|CU|CurrIR\(15),
	datad => \CPU1|CU|CurrState.Execute~q\,
	combout => \CPU1|CU|Selector66~0_combout\);

-- Location: LCCOMB_X75_Y43_N4
\CPU1|CU|Selector66~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector66~1_combout\ = (\CPU1|CU|Selector66~0_combout\) # ((\CPU1|CU|Mem_rd~6_combout\ & (\CPU1|CU|NextSP~0_combout\ & \CPU1|CU|Mem_rd~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Mem_rd~6_combout\,
	datab => \CPU1|CU|NextSP~0_combout\,
	datac => \CPU1|CU|Mem_rd~5_combout\,
	datad => \CPU1|CU|Selector66~0_combout\,
	combout => \CPU1|CU|Selector66~1_combout\);

-- Location: LCCOMB_X75_Y43_N0
\CPU1|CU|Selector66~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector66~3_combout\ = (\CPU1|CU|Selector66~2_combout\ & (\CPU1|CU|Selector66~1_combout\ & ((\CPU1|CU|Mem_rd~7_combout\) # (!\CPU1|CU|CurrState.Decode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector66~2_combout\,
	datab => \CPU1|CU|Mem_rd~7_combout\,
	datac => \CPU1|CU|Selector66~1_combout\,
	datad => \CPU1|CU|CurrState.Decode~q\,
	combout => \CPU1|CU|Selector66~3_combout\);

-- Location: M9K_X78_Y39_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X78_Y38_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X77_Y38_N0
\RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~14_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (\RAM1|altsyncram_component|auto_generated|ram_block1a35~portadataout\)) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a35~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~14_combout\);

-- Location: LCCOMB_X77_Y38_N26
\RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~15_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~14_combout\ & 
-- (\RAM1|altsyncram_component|auto_generated|ram_block1a51~portadataout\)) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~14_combout\ & ((\RAM1|altsyncram_component|auto_generated|ram_block1a19~portadataout\))))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|ram_block1a51~portadataout\,
	datab => \RAM1|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	datac => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~14_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~15_combout\);

-- Location: LCCOMB_X76_Y40_N10
\Data_bus[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[3]~24_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(3))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~15_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(3),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~15_combout\,
	combout => \Data_bus[3]~24_combout\);

-- Location: LCCOMB_X81_Y40_N14
\CPU1|CU|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector44~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[3]~24_combout\ & \Data_bus[3]~25_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Fetch~q\,
	datab => \Data_bus[0]~4_combout\,
	datac => \Data_bus[3]~24_combout\,
	datad => \Data_bus[3]~25_combout\,
	combout => \CPU1|CU|Selector44~0_combout\);

-- Location: FF_X81_Y40_N15
\CPU1|CU|CurrIR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector44~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(3));

-- Location: LCCOMB_X83_Y40_N12
\CPU1|CU|Selector82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector82~0_combout\ = (\CPU1|CU|CurrIR\(10) & ((\CPU1|CU|Selector80~0_combout\) # ((\CPU1|CU|Selector78~0_combout\ & \CPU1|CU|CurrIR\(3))))) # (!\CPU1|CU|CurrIR\(10) & (\CPU1|CU|Selector78~0_combout\ & (\CPU1|CU|CurrIR\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(10),
	datab => \CPU1|CU|Selector78~0_combout\,
	datac => \CPU1|CU|CurrIR\(3),
	datad => \CPU1|CU|Selector80~0_combout\,
	combout => \CPU1|CU|Selector82~0_combout\);

-- Location: FF_X81_Y41_N25
\CPU1|DPath|regF|R3|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector0~1_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(15));

-- Location: FF_X77_Y41_N27
\CPU1|DPath|regF|R1|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector0~1_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(15));

-- Location: LCCOMB_X82_Y41_N18
\CPU1|DPath|regF|muxB|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux0~2_combout\ = (\CPU1|CU|Selector83~1_combout\ & (((\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|CU|Selector83~1_combout\ & ((\CPU1|CU|Selector84~1_combout\ & ((\CPU1|DPath|regF|R1|data\(15)))) # (!\CPU1|CU|Selector84~1_combout\ & 
-- (\CPU1|DPath|regF|R0|data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(15),
	datab => \CPU1|CU|Selector83~1_combout\,
	datac => \CPU1|CU|Selector84~1_combout\,
	datad => \CPU1|DPath|regF|R1|data\(15),
	combout => \CPU1|DPath|regF|muxB|Mux0~2_combout\);

-- Location: LCCOMB_X81_Y41_N24
\CPU1|DPath|regF|muxB|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux0~3_combout\ = (\CPU1|CU|Selector83~1_combout\ & ((\CPU1|DPath|regF|muxB|Mux0~2_combout\ & ((\CPU1|DPath|regF|R3|data\(15)))) # (!\CPU1|DPath|regF|muxB|Mux0~2_combout\ & (\CPU1|DPath|regF|R2|data\(15))))) # 
-- (!\CPU1|CU|Selector83~1_combout\ & (((\CPU1|DPath|regF|muxB|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(15),
	datab => \CPU1|CU|Selector83~1_combout\,
	datac => \CPU1|DPath|regF|R3|data\(15),
	datad => \CPU1|DPath|regF|muxB|Mux0~2_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux0~3_combout\);

-- Location: FF_X81_Y43_N17
\CPU1|DPath|regF|R7|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|MD|Selector0~1_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(15));

-- Location: LCCOMB_X77_Y41_N16
\CPU1|DPath|regF|muxB|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|muxB|Mux0~1_combout\ = (\CPU1|DPath|regF|muxB|Mux0~0_combout\ & (((\CPU1|DPath|regF|R7|data\(15)) # (!\CPU1|CU|Selector84~1_combout\)))) # (!\CPU1|DPath|regF|muxB|Mux0~0_combout\ & (\CPU1|DPath|regF|R5|data\(15) & 
-- ((\CPU1|CU|Selector84~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|muxB|Mux0~0_combout\,
	datab => \CPU1|DPath|regF|R5|data\(15),
	datac => \CPU1|DPath|regF|R7|data\(15),
	datad => \CPU1|CU|Selector84~1_combout\,
	combout => \CPU1|DPath|regF|muxB|Mux0~1_combout\);

-- Location: LCCOMB_X77_Y41_N18
\CPU1|DPath|MB|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector0~0_combout\ = (!\CPU1|CU|Selector71~0_combout\ & ((\CPU1|CU|Selector82~0_combout\ & ((\CPU1|DPath|regF|muxB|Mux0~1_combout\))) # (!\CPU1|CU|Selector82~0_combout\ & (\CPU1|DPath|regF|muxB|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector71~0_combout\,
	datab => \CPU1|CU|Selector82~0_combout\,
	datac => \CPU1|DPath|regF|muxB|Mux0~3_combout\,
	datad => \CPU1|DPath|regF|muxB|Mux0~1_combout\,
	combout => \CPU1|DPath|MB|Selector0~0_combout\);

-- Location: LCCOMB_X77_Y41_N0
\CPU1|DPath|MB|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MB|Selector0~2_combout\ = (\CPU1|DPath|MB|Selector0~0_combout\) # ((\CPU1|CU|Selector71~0_combout\ & \CPU1|DPath|MB|Selector0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector71~0_combout\,
	datab => \CPU1|DPath|MB|Selector0~0_combout\,
	datad => \CPU1|DPath|MB|Selector0~1_combout\,
	combout => \CPU1|DPath|MB|Selector0~2_combout\);

-- Location: LCCOMB_X77_Y42_N22
\Data_bus[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[15]~49_combout\ = (\CPU1|CU|CurrPC\(15) & (((\CPU1|DPath|MB|Selector0~2_combout\) # (!\CPU1|CU|st_op~3_combout\)))) # (!\CPU1|CU|CurrPC\(15) & (!\CPU1|CU|PCd_EN~0_combout\ & ((\CPU1|DPath|MB|Selector0~2_combout\) # 
-- (!\CPU1|CU|st_op~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrPC\(15),
	datab => \CPU1|CU|PCd_EN~0_combout\,
	datac => \CPU1|CU|st_op~3_combout\,
	datad => \CPU1|DPath|MB|Selector0~2_combout\,
	combout => \Data_bus[15]~49_combout\);

-- Location: LCCOMB_X77_Y42_N0
\Data_bus[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[15]~50_combout\ = ((\Data_bus[15]~49_combout\ & \Data_bus[15]~48_combout\)) # (!\Data_bus[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Data_bus[0]~4_combout\,
	datac => \Data_bus[15]~49_combout\,
	datad => \Data_bus[15]~48_combout\,
	combout => \Data_bus[15]~50_combout\);

-- Location: M9K_X64_Y28_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y31_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M9K_X64_Y32_N0
\RAM1|altsyncram_component|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "systemRAM:RAM1|altsyncram:altsyncram_component|altsyncram_r4f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w\(2),
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4_combout\,
	portadatain => \RAM1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \RAM1|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N24
\RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (\RAM1|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & ((\RAM1|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(1) & (\RAM1|altsyncram_component|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout\);

-- Location: LCCOMB_X63_Y32_N26
\RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout\ = (\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout\ & 
-- (\RAM1|altsyncram_component|auto_generated|ram_block1a63~portadataout\)) # (!\RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout\ & ((\RAM1|altsyncram_component|auto_generated|ram_block1a31~portadataout\))))) # 
-- (!\RAM1|altsyncram_component|auto_generated|address_reg_a\(0) & (((\RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \RAM1|altsyncram_component|auto_generated|ram_block1a63~portadataout\,
	datac => \RAM1|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~30_combout\,
	combout => \RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout\);

-- Location: LCCOMB_X76_Y40_N16
\Data_bus[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[15]~48_combout\ = ((\Data_bus~1_combout\ & (\ROM1|altsyncram_component|auto_generated|q_a\(15))) # (!\Data_bus~1_combout\ & ((\RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout\)))) # (!\CPU1|CU|Selector66~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|altsyncram_component|auto_generated|q_a\(15),
	datab => \CPU1|CU|Selector66~3_combout\,
	datac => \Data_bus~1_combout\,
	datad => \RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~31_combout\,
	combout => \Data_bus[15]~48_combout\);

-- Location: LCCOMB_X82_Y40_N12
\CPU1|CU|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector32~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[15]~49_combout\ & \Data_bus[15]~48_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrState.Fetch~q\,
	datab => \Data_bus[15]~49_combout\,
	datac => \Data_bus[0]~4_combout\,
	datad => \Data_bus[15]~48_combout\,
	combout => \CPU1|CU|Selector32~0_combout\);

-- Location: FF_X82_Y40_N13
\CPU1|CU|CurrIR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector32~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(15));

-- Location: LCCOMB_X75_Y40_N6
\CPU1|CU|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Equal0~0_combout\ = (\CPU1|CU|CurrIR\(15)) # (\CPU1|CU|CurrIR\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrIR\(15),
	datad => \CPU1|CU|CurrIR\(14),
	combout => \CPU1|CU|Equal0~0_combout\);

-- Location: LCCOMB_X75_Y43_N24
\CPU1|CU|NextOp~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextOp~8_combout\ = (\CPU1|CU|NextOp~4_combout\ & (!\CPU1|CU|Equal0~0_combout\ & (!\CPU1|CU|CurrIR\(7) & !\CPU1|CU|CurrIR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|NextOp~4_combout\,
	datab => \CPU1|CU|Equal0~0_combout\,
	datac => \CPU1|CU|CurrIR\(7),
	datad => \CPU1|CU|CurrIR\(10),
	combout => \CPU1|CU|NextOp~8_combout\);

-- Location: FF_X75_Y43_N25
\CPU1|CU|CurrOp.st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|NextOp~8_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|CurrState.Decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOp.st~q\);

-- Location: LCCOMB_X75_Y43_N22
\CPU1|CU|NextOp.jmp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextOp.jmp~0_combout\ = (\CPU1|CU|const_out~0_combout\ & (!\CPU1|CU|Equal0~0_combout\ & (\CPU1|CU|CurrIR\(7) & !\CPU1|CU|CurrIR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|const_out~0_combout\,
	datab => \CPU1|CU|Equal0~0_combout\,
	datac => \CPU1|CU|CurrIR\(7),
	datad => \CPU1|CU|CurrIR\(10),
	combout => \CPU1|CU|NextOp.jmp~0_combout\);

-- Location: FF_X75_Y43_N23
\CPU1|CU|CurrOp.jmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|NextOp.jmp~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|CurrState.Decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOp.jmp~q\);

-- Location: LCCOMB_X75_Y40_N22
\CPU1|CU|CurrSP[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|CurrSP[3]~16_combout\ = (\CPU1|CU|CurrState.Execute~q\ & !\CPU1|CU|CurrIR\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Execute~q\,
	datad => \CPU1|CU|CurrIR\(15),
	combout => \CPU1|CU|CurrSP[3]~16_combout\);

-- Location: LCCOMB_X75_Y43_N16
\CPU1|CU|st_op~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|st_op~3_combout\ = (!\CPU1|CU|CurrIR\(14) & (\CPU1|CU|CurrSP[3]~16_combout\ & ((\CPU1|CU|CurrOp.st~q\) # (\CPU1|CU|CurrOp.jmp~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(14),
	datab => \CPU1|CU|CurrOp.st~q\,
	datac => \CPU1|CU|CurrOp.jmp~q\,
	datad => \CPU1|CU|CurrSP[3]~16_combout\,
	combout => \CPU1|CU|st_op~3_combout\);

-- Location: LCCOMB_X79_Y44_N20
\Data_bus[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Data_bus[0]~4_combout\ = (\CPU1|CU|PCd_EN~0_combout\) # ((\CPU1|CU|st_op~3_combout\) # (\CPU1|CU|Selector66~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|PCd_EN~0_combout\,
	datab => \CPU1|CU|st_op~3_combout\,
	datad => \CPU1|CU|Selector66~3_combout\,
	combout => \Data_bus[0]~4_combout\);

-- Location: LCCOMB_X82_Y40_N26
\CPU1|CU|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector39~0_combout\ = (\CPU1|CU|CurrState.Fetch~q\ & (((\Data_bus[8]~28_combout\ & \Data_bus[8]~27_combout\)) # (!\Data_bus[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Data_bus[8]~28_combout\,
	datab => \CPU1|CU|CurrState.Fetch~q\,
	datac => \Data_bus[0]~4_combout\,
	datad => \Data_bus[8]~27_combout\,
	combout => \CPU1|CU|Selector39~0_combout\);

-- Location: FF_X82_Y40_N27
\CPU1|CU|CurrIR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector39~0_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrIR\(8));

-- Location: LCCOMB_X75_Y40_N0
\CPU1|CU|NextOp~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextOp~9_combout\ = (!\CPU1|CU|CurrIR\(10) & (!\CPU1|CU|CurrIR\(8) & (!\CPU1|CU|CurrIR\(15) & \CPU1|CU|CurrIR\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrIR\(10),
	datab => \CPU1|CU|CurrIR\(8),
	datac => \CPU1|CU|CurrIR\(15),
	datad => \CPU1|CU|CurrIR\(14),
	combout => \CPU1|CU|NextOp~9_combout\);

-- Location: FF_X75_Y40_N1
\CPU1|CU|CurrOp.hlt\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|NextOp~9_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|CU|CurrState.Decode~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrOp.hlt~q\);

-- Location: LCCOMB_X77_Y43_N4
\CPU1|CU|NextState.Memory~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextState.Memory~0_combout\ = (\CPU1|CU|CurrState.Execute~q\ & !\CPU1|CU|CurrOp.hlt~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Execute~q\,
	datac => \CPU1|CU|CurrOp.hlt~q\,
	combout => \CPU1|CU|NextState.Memory~0_combout\);

-- Location: FF_X77_Y43_N5
\CPU1|CU|CurrState.Memory\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|NextState.Memory~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrState.Memory~q\);

-- Location: LCCOMB_X77_Y43_N24
\CPU1|CU|NextState.WriteBack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|NextState.WriteBack~0_combout\ = (\CPU1|CU|CurrState.Memory~q\ & !\CPU1|CU|CurrOp.hlt~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|CU|CurrState.Memory~q\,
	datac => \CPU1|CU|CurrOp.hlt~q\,
	combout => \CPU1|CU|NextState.WriteBack~0_combout\);

-- Location: FF_X77_Y43_N25
\CPU1|CU|CurrState.WriteBack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|NextState.WriteBack~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrState.WriteBack~q\);

-- Location: LCCOMB_X77_Y43_N18
\CPU1|CU|Selector103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector103~0_combout\ = (!\CPU1|CU|CurrOp.hlt~q\ & ((\CPU1|CU|CurrState.WriteBack~q\) # ((!\CPU1|CU|CurrState.Reset~q\ & \run~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|CurrOp.hlt~q\,
	datab => \CPU1|CU|CurrState.WriteBack~q\,
	datac => \CPU1|CU|CurrState.Reset~q\,
	datad => \run~input_o\,
	combout => \CPU1|CU|Selector103~0_combout\);

-- Location: FF_X77_Y43_N19
\CPU1|CU|CurrState.Fetch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|CU|Selector103~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrState.Fetch~q\);

-- Location: FF_X83_Y40_N31
\CPU1|CU|CurrState.Decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|CU|CurrState.Fetch~q\,
	clrn => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|CU|CurrState.Decode~q\);

-- Location: LCCOMB_X76_Y43_N8
\CPU1|CU|Selector70~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|CU|Selector70~1_combout\ = (\CPU1|CU|Selector70~0_combout\) # ((\CPU1|CU|CurrState.Decode~q\ & \CPU1|CU|Mem_rd~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|CU|Selector70~0_combout\,
	datab => \CPU1|CU|CurrState.Decode~q\,
	datad => \CPU1|CU|Mem_rd~7_combout\,
	combout => \CPU1|CU|Selector70~1_combout\);

-- Location: LCCOMB_X81_Y38_N26
\CPU1|DPath|MD|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|MD|Selector15~0_combout\ = (\CPU1|CU|Selector70~1_combout\ & ((\Data_bus[0]~17_combout\))) # (!\CPU1|CU|Selector70~1_combout\ & (\CPU1|DPath|ALU1|Mux0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|ALU1|Mux0~7_combout\,
	datac => \CPU1|CU|Selector70~1_combout\,
	datad => \Data_bus[0]~17_combout\,
	combout => \CPU1|DPath|MD|Selector15~0_combout\);

-- Location: FF_X82_Y39_N3
\CPU1|DPath|regF|R7|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector15~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(0));

-- Location: LCCOMB_X82_Y39_N28
\DisplayReg[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[0]~20_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(0))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R1|data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(0),
	datad => \CPU1|DPath|regF|R3|data\(0),
	combout => \DisplayReg[0]~20_combout\);

-- Location: LCCOMB_X82_Y39_N2
\DisplayReg[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[0]~21_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[0]~20_combout\ & ((\CPU1|DPath|regF|R7|data\(0)))) # (!\DisplayReg[0]~20_combout\ & (\CPU1|DPath|regF|R5|data\(0))))) # (!\reg_select[2]~input_o\ & (((\DisplayReg[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(0),
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R7|data\(0),
	datad => \DisplayReg[0]~20_combout\,
	combout => \DisplayReg[0]~21_combout\);

-- Location: LCCOMB_X82_Y44_N12
\DisplayReg[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[0]~22_combout\ = (\reg_select[1]~input_o\ & (\reg_select[2]~input_o\)) # (!\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\ & ((\CPU1|DPath|regF|R4|data\(0)))) # (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R0|data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R0|data\(0),
	datad => \CPU1|DPath|regF|R4|data\(0),
	combout => \DisplayReg[0]~22_combout\);

-- Location: LCCOMB_X82_Y44_N30
\DisplayReg[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[0]~23_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[0]~22_combout\ & ((\CPU1|DPath|regF|R6|data\(0)))) # (!\DisplayReg[0]~22_combout\ & (\CPU1|DPath|regF|R2|data\(0))))) # (!\reg_select[1]~input_o\ & (((\DisplayReg[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R2|data\(0),
	datac => \CPU1|DPath|regF|R6|data\(0),
	datad => \DisplayReg[0]~22_combout\,
	combout => \DisplayReg[0]~23_combout\);

-- Location: LCCOMB_X81_Y40_N20
\DisplayReg[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[0]~24_combout\ = (\reg_select[0]~input_o\ & (\DisplayReg[0]~21_combout\)) # (!\reg_select[0]~input_o\ & ((\DisplayReg[0]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datab => \DisplayReg[0]~21_combout\,
	datad => \DisplayReg[0]~23_combout\,
	combout => \DisplayReg[0]~24_combout\);

-- Location: IOIBUF_X115_Y17_N1
\reg_select[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_select(0),
	o => \reg_select[0]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\reg_select[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reg_select(1),
	o => \reg_select[1]~input_o\);

-- Location: FF_X81_Y39_N13
\CPU1|DPath|regF|R2|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector13~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R2|data\(2));

-- Location: LCCOMB_X81_Y39_N18
\DisplayReg[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[2]~32_combout\ = (\reg_select[2]~input_o\ & ((\reg_select[1]~input_o\) # ((\CPU1|DPath|regF|R4|data\(2))))) # (!\reg_select[2]~input_o\ & (!\reg_select[1]~input_o\ & (\CPU1|DPath|regF|R0|data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R0|data\(2),
	datad => \CPU1|DPath|regF|R4|data\(2),
	combout => \DisplayReg[2]~32_combout\);

-- Location: LCCOMB_X81_Y39_N12
\DisplayReg[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[2]~33_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[2]~32_combout\ & (\CPU1|DPath|regF|R6|data\(2))) # (!\DisplayReg[2]~32_combout\ & ((\CPU1|DPath|regF|R2|data\(2)))))) # (!\reg_select[1]~input_o\ & (((\DisplayReg[2]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(2),
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R2|data\(2),
	datad => \DisplayReg[2]~32_combout\,
	combout => \DisplayReg[2]~33_combout\);

-- Location: LCCOMB_X82_Y39_N24
\DisplayReg[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[2]~30_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(2))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R1|data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(2),
	datad => \CPU1|DPath|regF|R3|data\(2),
	combout => \DisplayReg[2]~30_combout\);

-- Location: LCCOMB_X82_Y39_N10
\DisplayReg[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[2]~31_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[2]~30_combout\ & ((\CPU1|DPath|regF|R7|data\(2)))) # (!\DisplayReg[2]~30_combout\ & (\CPU1|DPath|regF|R5|data\(2))))) # (!\reg_select[2]~input_o\ & (((\DisplayReg[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(2),
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R7|data\(2),
	datad => \DisplayReg[2]~30_combout\,
	combout => \DisplayReg[2]~31_combout\);

-- Location: LCCOMB_X80_Y40_N30
\DisplayReg[2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[2]~34_combout\ = (\reg_select[0]~input_o\ & ((\DisplayReg[2]~31_combout\))) # (!\reg_select[0]~input_o\ & (\DisplayReg[2]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_select[0]~input_o\,
	datac => \DisplayReg[2]~33_combout\,
	datad => \DisplayReg[2]~31_combout\,
	combout => \DisplayReg[2]~34_combout\);

-- Location: LCCOMB_X84_Y40_N16
\CPU1|DPath|regF|R6|data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R6|data[1]~feeder_combout\ = \CPU1|DPath|MD|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector14~0_combout\,
	combout => \CPU1|DPath|regF|R6|data[1]~feeder_combout\);

-- Location: FF_X84_Y40_N17
\CPU1|DPath|regF|R6|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R6|data[1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(1));

-- Location: LCCOMB_X80_Y40_N4
\CPU1|DPath|regF|R0|data[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R0|data[1]~feeder_combout\ = \CPU1|DPath|MD|Selector14~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DPath|MD|Selector14~0_combout\,
	combout => \CPU1|DPath|regF|R0|data[1]~feeder_combout\);

-- Location: FF_X80_Y40_N5
\CPU1|DPath|regF|R0|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R0|data[1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(1));

-- Location: LCCOMB_X80_Y40_N6
\DisplayReg[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[1]~27_combout\ = (\reg_select[2]~input_o\ & ((\CPU1|DPath|regF|R4|data\(1)) # ((\reg_select[1]~input_o\)))) # (!\reg_select[2]~input_o\ & (((\CPU1|DPath|regF|R0|data\(1) & !\reg_select[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(1),
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R0|data\(1),
	datad => \reg_select[1]~input_o\,
	combout => \DisplayReg[1]~27_combout\);

-- Location: LCCOMB_X84_Y40_N18
\DisplayReg[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[1]~28_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[1]~27_combout\ & (\CPU1|DPath|regF|R6|data\(1))) # (!\DisplayReg[1]~27_combout\ & ((\CPU1|DPath|regF|R2|data\(1)))))) # (!\reg_select[1]~input_o\ & (((\DisplayReg[1]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R6|data\(1),
	datac => \CPU1|DPath|regF|R2|data\(1),
	datad => \DisplayReg[1]~27_combout\,
	combout => \DisplayReg[1]~28_combout\);

-- Location: LCCOMB_X84_Y42_N30
\DisplayReg[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[1]~25_combout\ = (\reg_select[2]~input_o\ & (\reg_select[1]~input_o\)) # (!\reg_select[2]~input_o\ & ((\reg_select[1]~input_o\ & ((\CPU1|DPath|regF|R3|data\(1)))) # (!\reg_select[1]~input_o\ & (\CPU1|DPath|regF|R1|data\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(1),
	datad => \CPU1|DPath|regF|R3|data\(1),
	combout => \DisplayReg[1]~25_combout\);

-- Location: LCCOMB_X80_Y40_N24
\DisplayReg[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[1]~26_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[1]~25_combout\ & (\CPU1|DPath|regF|R7|data\(1))) # (!\DisplayReg[1]~25_combout\ & ((\CPU1|DPath|regF|R5|data\(1)))))) # (!\reg_select[2]~input_o\ & (((\DisplayReg[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R7|data\(1),
	datab => \CPU1|DPath|regF|R5|data\(1),
	datac => \reg_select[2]~input_o\,
	datad => \DisplayReg[1]~25_combout\,
	combout => \DisplayReg[1]~26_combout\);

-- Location: LCCOMB_X80_Y40_N8
\DisplayReg[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[1]~29_combout\ = (\reg_select[0]~input_o\ & ((\DisplayReg[1]~26_combout\))) # (!\reg_select[0]~input_o\ & (\DisplayReg[1]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_select[0]~input_o\,
	datac => \DisplayReg[1]~28_combout\,
	datad => \DisplayReg[1]~26_combout\,
	combout => \DisplayReg[1]~29_combout\);

-- Location: LCCOMB_X80_Y38_N22
\lcd_out|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux27~0_combout\ = \DisplayReg[0]~24_combout\ $ (((\DisplayReg[3]~39_combout\ & ((\DisplayReg[2]~34_combout\) # (\DisplayReg[1]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[3]~39_combout\,
	datab => \DisplayReg[0]~24_combout\,
	datac => \DisplayReg[2]~34_combout\,
	datad => \DisplayReg[1]~29_combout\,
	combout => \lcd_out|Mux27~0_combout\);

-- Location: FF_X80_Y40_N11
\CPU1|DPath|regF|R0|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector11~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(4));

-- Location: LCCOMB_X80_Y40_N10
\DisplayReg[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[4]~2_combout\ = (\reg_select[1]~input_o\ & (\reg_select[2]~input_o\)) # (!\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\ & ((\CPU1|DPath|regF|R4|data\(4)))) # (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R0|data\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R0|data\(4),
	datad => \CPU1|DPath|regF|R4|data\(4),
	combout => \DisplayReg[4]~2_combout\);

-- Location: LCCOMB_X79_Y39_N26
\DisplayReg[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[4]~3_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[4]~2_combout\ & (\CPU1|DPath|regF|R6|data\(4))) # (!\DisplayReg[4]~2_combout\ & ((\CPU1|DPath|regF|R2|data\(4)))))) # (!\reg_select[1]~input_o\ & (((\DisplayReg[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R6|data\(4),
	datac => \DisplayReg[4]~2_combout\,
	datad => \CPU1|DPath|regF|R2|data\(4),
	combout => \DisplayReg[4]~3_combout\);

-- Location: LCCOMB_X82_Y39_N0
\DisplayReg[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[4]~0_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(4))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R1|data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(4),
	datad => \CPU1|DPath|regF|R3|data\(4),
	combout => \DisplayReg[4]~0_combout\);

-- Location: LCCOMB_X82_Y39_N30
\DisplayReg[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[4]~1_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[4]~0_combout\ & ((\CPU1|DPath|regF|R7|data\(4)))) # (!\DisplayReg[4]~0_combout\ & (\CPU1|DPath|regF|R5|data\(4))))) # (!\reg_select[2]~input_o\ & (((\DisplayReg[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(4),
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R7|data\(4),
	datad => \DisplayReg[4]~0_combout\,
	combout => \DisplayReg[4]~1_combout\);

-- Location: LCCOMB_X79_Y39_N24
\DisplayReg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[4]~4_combout\ = (\reg_select[0]~input_o\ & ((\DisplayReg[4]~1_combout\))) # (!\reg_select[0]~input_o\ & (\DisplayReg[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datac => \DisplayReg[4]~3_combout\,
	datad => \DisplayReg[4]~1_combout\,
	combout => \DisplayReg[4]~4_combout\);

-- Location: LCCOMB_X82_Y39_N8
\DisplayReg[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[7]~15_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(7))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R1|data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(7),
	datad => \CPU1|DPath|regF|R3|data\(7),
	combout => \DisplayReg[7]~15_combout\);

-- Location: LCCOMB_X82_Y39_N6
\DisplayReg[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[7]~16_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[7]~15_combout\ & ((\CPU1|DPath|regF|R7|data\(7)))) # (!\DisplayReg[7]~15_combout\ & (\CPU1|DPath|regF|R5|data\(7))))) # (!\reg_select[2]~input_o\ & (((\DisplayReg[7]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \CPU1|DPath|regF|R5|data\(7),
	datac => \CPU1|DPath|regF|R7|data\(7),
	datad => \DisplayReg[7]~15_combout\,
	combout => \DisplayReg[7]~16_combout\);

-- Location: LCCOMB_X83_Y39_N0
\DisplayReg[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[7]~17_combout\ = (\reg_select[1]~input_o\ & (((\CPU1|DPath|regF|R6|data\(7))) # (!\reg_select[2]~input_o\))) # (!\reg_select[1]~input_o\ & (\reg_select[2]~input_o\ & ((\CPU1|DPath|regF|R4|data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R6|data\(7),
	datad => \CPU1|DPath|regF|R4|data\(7),
	combout => \DisplayReg[7]~17_combout\);

-- Location: LCCOMB_X83_Y39_N24
\DisplayReg[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[7]~18_combout\ = (\reg_select[2]~input_o\ & (((\DisplayReg[7]~17_combout\)))) # (!\reg_select[2]~input_o\ & ((\DisplayReg[7]~17_combout\ & ((\CPU1|DPath|regF|R2|data\(7)))) # (!\DisplayReg[7]~17_combout\ & (\CPU1|DPath|regF|R0|data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(7),
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R2|data\(7),
	datad => \DisplayReg[7]~17_combout\,
	combout => \DisplayReg[7]~18_combout\);

-- Location: LCCOMB_X83_Y39_N10
\DisplayReg[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[7]~19_combout\ = (\reg_select[0]~input_o\ & (\DisplayReg[7]~16_combout\)) # (!\reg_select[0]~input_o\ & ((\DisplayReg[7]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_select[0]~input_o\,
	datac => \DisplayReg[7]~16_combout\,
	datad => \DisplayReg[7]~18_combout\,
	combout => \DisplayReg[7]~19_combout\);

-- Location: FF_X82_Y41_N23
\CPU1|DPath|regF|R0|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector9~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(6));

-- Location: LCCOMB_X79_Y42_N28
\DisplayReg[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[6]~12_combout\ = (\reg_select[1]~input_o\ & (\reg_select[2]~input_o\)) # (!\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R4|data\(6))) # (!\reg_select[2]~input_o\ & ((\CPU1|DPath|regF|R0|data\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R4|data\(6),
	datad => \CPU1|DPath|regF|R0|data\(6),
	combout => \DisplayReg[6]~12_combout\);

-- Location: LCCOMB_X79_Y42_N22
\DisplayReg[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[6]~13_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[6]~12_combout\ & ((\CPU1|DPath|regF|R6|data\(6)))) # (!\DisplayReg[6]~12_combout\ & (\CPU1|DPath|regF|R2|data\(6))))) # (!\reg_select[1]~input_o\ & (((\DisplayReg[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R2|data\(6),
	datac => \CPU1|DPath|regF|R6|data\(6),
	datad => \DisplayReg[6]~12_combout\,
	combout => \DisplayReg[6]~13_combout\);

-- Location: LCCOMB_X82_Y39_N16
\DisplayReg[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[6]~10_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(6))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R1|data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(6),
	datad => \CPU1|DPath|regF|R3|data\(6),
	combout => \DisplayReg[6]~10_combout\);

-- Location: LCCOMB_X82_Y39_N22
\DisplayReg[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[6]~11_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[6]~10_combout\ & ((\CPU1|DPath|regF|R7|data\(6)))) # (!\DisplayReg[6]~10_combout\ & (\CPU1|DPath|regF|R5|data\(6))))) # (!\reg_select[2]~input_o\ & (((\DisplayReg[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(6),
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R7|data\(6),
	datad => \DisplayReg[6]~10_combout\,
	combout => \DisplayReg[6]~11_combout\);

-- Location: LCCOMB_X79_Y42_N0
\DisplayReg[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[6]~14_combout\ = (\reg_select[0]~input_o\ & ((\DisplayReg[6]~11_combout\))) # (!\reg_select[0]~input_o\ & (\DisplayReg[6]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_select[0]~input_o\,
	datac => \DisplayReg[6]~13_combout\,
	datad => \DisplayReg[6]~11_combout\,
	combout => \DisplayReg[6]~14_combout\);

-- Location: LCCOMB_X80_Y38_N20
\lcd_out|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux20~0_combout\ = \DisplayReg[4]~4_combout\ $ (((\DisplayReg[7]~19_combout\ & ((\DisplayReg[5]~9_combout\) # (\DisplayReg[6]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[5]~9_combout\,
	datab => \DisplayReg[4]~4_combout\,
	datac => \DisplayReg[7]~19_combout\,
	datad => \DisplayReg[6]~14_combout\,
	combout => \lcd_out|Mux20~0_combout\);

-- Location: LCCOMB_X80_Y38_N8
\lcd_out|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector23~0_combout\ = (\lcd_out|state.WRITE_CHAR5~q\ & ((\lcd_out|Mux20~0_combout\) # ((\lcd_out|state.WRITE_CHAR6~q\ & \lcd_out|Mux27~0_combout\)))) # (!\lcd_out|state.WRITE_CHAR5~q\ & (\lcd_out|state.WRITE_CHAR6~q\ & 
-- (\lcd_out|Mux27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR5~q\,
	datab => \lcd_out|state.WRITE_CHAR6~q\,
	datac => \lcd_out|Mux27~0_combout\,
	datad => \lcd_out|Mux20~0_combout\,
	combout => \lcd_out|Selector23~0_combout\);

-- Location: FF_X83_Y41_N9
\CPU1|DPath|regF|R7|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector2~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(13));

-- Location: FF_X83_Y41_N11
\CPU1|DPath|regF|R1|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector2~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(13));

-- Location: LCCOMB_X83_Y41_N10
\DisplayReg[13]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[13]~65_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(13))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R1|data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(13),
	datad => \CPU1|DPath|regF|R3|data\(13),
	combout => \DisplayReg[13]~65_combout\);

-- Location: LCCOMB_X83_Y41_N8
\DisplayReg[13]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[13]~66_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[13]~65_combout\ & ((\CPU1|DPath|regF|R7|data\(13)))) # (!\DisplayReg[13]~65_combout\ & (\CPU1|DPath|regF|R5|data\(13))))) # (!\reg_select[2]~input_o\ & 
-- (((\DisplayReg[13]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \CPU1|DPath|regF|R5|data\(13),
	datac => \CPU1|DPath|regF|R7|data\(13),
	datad => \DisplayReg[13]~65_combout\,
	combout => \DisplayReg[13]~66_combout\);

-- Location: LCCOMB_X79_Y41_N2
\DisplayReg[13]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[13]~67_combout\ = (\reg_select[1]~input_o\ & (\reg_select[2]~input_o\)) # (!\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R4|data\(13))) # (!\reg_select[2]~input_o\ & ((\CPU1|DPath|regF|R0|data\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R4|data\(13),
	datad => \CPU1|DPath|regF|R0|data\(13),
	combout => \DisplayReg[13]~67_combout\);

-- Location: LCCOMB_X79_Y41_N16
\DisplayReg[13]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[13]~68_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[13]~67_combout\ & ((\CPU1|DPath|regF|R6|data\(13)))) # (!\DisplayReg[13]~67_combout\ & (\CPU1|DPath|regF|R2|data\(13))))) # (!\reg_select[1]~input_o\ & 
-- (((\DisplayReg[13]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R2|data\(13),
	datac => \CPU1|DPath|regF|R6|data\(13),
	datad => \DisplayReg[13]~67_combout\,
	combout => \DisplayReg[13]~68_combout\);

-- Location: LCCOMB_X79_Y41_N14
\DisplayReg[13]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[13]~69_combout\ = (\reg_select[0]~input_o\ & (\DisplayReg[13]~66_combout\)) # (!\reg_select[0]~input_o\ & ((\DisplayReg[13]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datac => \DisplayReg[13]~66_combout\,
	datad => \DisplayReg[13]~68_combout\,
	combout => \DisplayReg[13]~69_combout\);

-- Location: LCCOMB_X79_Y41_N20
\CPU1|DPath|regF|R0|data[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R0|data[12]~feeder_combout\ = \CPU1|DPath|MD|Selector3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DPath|MD|Selector3~0_combout\,
	combout => \CPU1|DPath|regF|R0|data[12]~feeder_combout\);

-- Location: FF_X79_Y41_N21
\CPU1|DPath|regF|R0|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R0|data[12]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(12));

-- Location: LCCOMB_X79_Y41_N18
\DisplayReg[12]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[12]~62_combout\ = (\reg_select[1]~input_o\ & (((\reg_select[2]~input_o\)))) # (!\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\ & ((\CPU1|DPath|regF|R4|data\(12)))) # (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R0|data\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R0|data\(12),
	datac => \reg_select[2]~input_o\,
	datad => \CPU1|DPath|regF|R4|data\(12),
	combout => \DisplayReg[12]~62_combout\);

-- Location: LCCOMB_X79_Y41_N8
\DisplayReg[12]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[12]~63_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[12]~62_combout\ & ((\CPU1|DPath|regF|R6|data\(12)))) # (!\DisplayReg[12]~62_combout\ & (\CPU1|DPath|regF|R2|data\(12))))) # (!\reg_select[1]~input_o\ & 
-- (((\DisplayReg[12]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R2|data\(12),
	datac => \CPU1|DPath|regF|R6|data\(12),
	datad => \DisplayReg[12]~62_combout\,
	combout => \DisplayReg[12]~63_combout\);

-- Location: FF_X83_Y41_N25
\CPU1|DPath|regF|R1|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector3~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(12));

-- Location: LCCOMB_X83_Y41_N6
\DisplayReg[12]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[12]~60_combout\ = (\reg_select[1]~input_o\ & (((\reg_select[2]~input_o\) # (\CPU1|DPath|regF|R3|data\(12))))) # (!\reg_select[1]~input_o\ & (\CPU1|DPath|regF|R1|data\(12) & (!\reg_select[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R1|data\(12),
	datac => \reg_select[2]~input_o\,
	datad => \CPU1|DPath|regF|R3|data\(12),
	combout => \DisplayReg[12]~60_combout\);

-- Location: LCCOMB_X83_Y41_N20
\DisplayReg[12]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[12]~61_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[12]~60_combout\ & ((\CPU1|DPath|regF|R7|data\(12)))) # (!\DisplayReg[12]~60_combout\ & (\CPU1|DPath|regF|R5|data\(12))))) # (!\reg_select[2]~input_o\ & 
-- (((\DisplayReg[12]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \CPU1|DPath|regF|R5|data\(12),
	datac => \CPU1|DPath|regF|R7|data\(12),
	datad => \DisplayReg[12]~60_combout\,
	combout => \DisplayReg[12]~61_combout\);

-- Location: LCCOMB_X79_Y41_N6
\DisplayReg[12]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[12]~64_combout\ = (\reg_select[0]~input_o\ & ((\DisplayReg[12]~61_combout\))) # (!\reg_select[0]~input_o\ & (\DisplayReg[12]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datac => \DisplayReg[12]~63_combout\,
	datad => \DisplayReg[12]~61_combout\,
	combout => \DisplayReg[12]~64_combout\);

-- Location: LCCOMB_X79_Y41_N10
\DisplayReg[15]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[15]~77_combout\ = (\reg_select[1]~input_o\ & (((\reg_select[2]~input_o\)))) # (!\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\ & ((\CPU1|DPath|regF|R4|data\(15)))) # (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R0|data\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R0|data\(15),
	datac => \reg_select[2]~input_o\,
	datad => \CPU1|DPath|regF|R4|data\(15),
	combout => \DisplayReg[15]~77_combout\);

-- Location: LCCOMB_X79_Y41_N4
\DisplayReg[15]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[15]~78_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[15]~77_combout\ & ((\CPU1|DPath|regF|R6|data\(15)))) # (!\DisplayReg[15]~77_combout\ & (\CPU1|DPath|regF|R2|data\(15))))) # (!\reg_select[1]~input_o\ & 
-- (((\DisplayReg[15]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R2|data\(15),
	datac => \CPU1|DPath|regF|R6|data\(15),
	datad => \DisplayReg[15]~77_combout\,
	combout => \DisplayReg[15]~78_combout\);

-- Location: LCCOMB_X77_Y41_N20
\DisplayReg[15]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[15]~75_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(15))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R1|data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(15),
	datad => \CPU1|DPath|regF|R3|data\(15),
	combout => \DisplayReg[15]~75_combout\);

-- Location: LCCOMB_X77_Y41_N6
\DisplayReg[15]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[15]~76_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[15]~75_combout\ & (\CPU1|DPath|regF|R7|data\(15))) # (!\DisplayReg[15]~75_combout\ & ((\CPU1|DPath|regF|R5|data\(15)))))) # (!\reg_select[2]~input_o\ & 
-- (((\DisplayReg[15]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \CPU1|DPath|regF|R7|data\(15),
	datac => \CPU1|DPath|regF|R5|data\(15),
	datad => \DisplayReg[15]~75_combout\,
	combout => \DisplayReg[15]~76_combout\);

-- Location: LCCOMB_X79_Y41_N30
\DisplayReg[15]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[15]~79_combout\ = (\reg_select[0]~input_o\ & ((\DisplayReg[15]~76_combout\))) # (!\reg_select[0]~input_o\ & (\DisplayReg[15]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datac => \DisplayReg[15]~78_combout\,
	datad => \DisplayReg[15]~76_combout\,
	combout => \DisplayReg[15]~79_combout\);

-- Location: LCCOMB_X80_Y38_N4
\lcd_out|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux6~0_combout\ = \DisplayReg[12]~64_combout\ $ (((\DisplayReg[15]~79_combout\ & ((\DisplayReg[14]~74_combout\) # (\DisplayReg[13]~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[14]~74_combout\,
	datab => \DisplayReg[13]~69_combout\,
	datac => \DisplayReg[12]~64_combout\,
	datad => \DisplayReg[15]~79_combout\,
	combout => \lcd_out|Mux6~0_combout\);

-- Location: FF_X79_Y43_N9
\CPU1|DPath|regF|R1|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector4~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(11));

-- Location: LCCOMB_X79_Y43_N2
\DisplayReg[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[11]~55_combout\ = (\reg_select[2]~input_o\ & (\reg_select[1]~input_o\)) # (!\reg_select[2]~input_o\ & ((\reg_select[1]~input_o\ & ((\CPU1|DPath|regF|R3|data\(11)))) # (!\reg_select[1]~input_o\ & (\CPU1|DPath|regF|R1|data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(11),
	datad => \CPU1|DPath|regF|R3|data\(11),
	combout => \DisplayReg[11]~55_combout\);

-- Location: LCCOMB_X79_Y43_N12
\DisplayReg[11]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[11]~56_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[11]~55_combout\ & ((\CPU1|DPath|regF|R7|data\(11)))) # (!\DisplayReg[11]~55_combout\ & (\CPU1|DPath|regF|R5|data\(11))))) # (!\reg_select[2]~input_o\ & 
-- (((\DisplayReg[11]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \CPU1|DPath|regF|R5|data\(11),
	datac => \CPU1|DPath|regF|R7|data\(11),
	datad => \DisplayReg[11]~55_combout\,
	combout => \DisplayReg[11]~56_combout\);

-- Location: FF_X79_Y40_N13
\CPU1|DPath|regF|R6|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector4~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(11));

-- Location: LCCOMB_X79_Y44_N26
\CPU1|DPath|regF|R4|data[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R4|data[11]~feeder_combout\ = \CPU1|DPath|MD|Selector4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DPath|MD|Selector4~0_combout\,
	combout => \CPU1|DPath|regF|R4|data[11]~feeder_combout\);

-- Location: FF_X79_Y44_N27
\CPU1|DPath|regF|R4|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R4|data[11]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(11));

-- Location: LCCOMB_X79_Y40_N2
\DisplayReg[11]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[11]~57_combout\ = (\reg_select[2]~input_o\ & ((\reg_select[1]~input_o\) # ((\CPU1|DPath|regF|R4|data\(11))))) # (!\reg_select[2]~input_o\ & (!\reg_select[1]~input_o\ & ((\CPU1|DPath|regF|R0|data\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R4|data\(11),
	datad => \CPU1|DPath|regF|R0|data\(11),
	combout => \DisplayReg[11]~57_combout\);

-- Location: LCCOMB_X79_Y40_N12
\DisplayReg[11]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[11]~58_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[11]~57_combout\ & ((\CPU1|DPath|regF|R6|data\(11)))) # (!\DisplayReg[11]~57_combout\ & (\CPU1|DPath|regF|R2|data\(11))))) # (!\reg_select[1]~input_o\ & 
-- (((\DisplayReg[11]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(11),
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R6|data\(11),
	datad => \DisplayReg[11]~57_combout\,
	combout => \DisplayReg[11]~58_combout\);

-- Location: LCCOMB_X79_Y39_N30
\DisplayReg[11]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[11]~59_combout\ = (\reg_select[0]~input_o\ & (\DisplayReg[11]~56_combout\)) # (!\reg_select[0]~input_o\ & ((\DisplayReg[11]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datac => \DisplayReg[11]~56_combout\,
	datad => \DisplayReg[11]~58_combout\,
	combout => \DisplayReg[11]~59_combout\);

-- Location: FF_X79_Y40_N31
\CPU1|DPath|regF|R6|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector7~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R6|data\(8));

-- Location: LCCOMB_X79_Y40_N28
\DisplayReg[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[8]~42_combout\ = (\reg_select[2]~input_o\ & ((\reg_select[1]~input_o\) # ((\CPU1|DPath|regF|R4|data\(8))))) # (!\reg_select[2]~input_o\ & (!\reg_select[1]~input_o\ & (\CPU1|DPath|regF|R0|data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R0|data\(8),
	datad => \CPU1|DPath|regF|R4|data\(8),
	combout => \DisplayReg[8]~42_combout\);

-- Location: LCCOMB_X79_Y40_N30
\DisplayReg[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[8]~43_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[8]~42_combout\ & ((\CPU1|DPath|regF|R6|data\(8)))) # (!\DisplayReg[8]~42_combout\ & (\CPU1|DPath|regF|R2|data\(8))))) # (!\reg_select[1]~input_o\ & (((\DisplayReg[8]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(8),
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R6|data\(8),
	datad => \DisplayReg[8]~42_combout\,
	combout => \DisplayReg[8]~43_combout\);

-- Location: LCCOMB_X83_Y43_N20
\CPU1|DPath|regF|R3|data[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R3|data[8]~feeder_combout\ = \CPU1|DPath|MD|Selector7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DPath|MD|Selector7~0_combout\,
	combout => \CPU1|DPath|regF|R3|data[8]~feeder_combout\);

-- Location: FF_X83_Y43_N21
\CPU1|DPath|regF|R3|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R3|data[8]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(8));

-- Location: LCCOMB_X83_Y41_N18
\DisplayReg[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[8]~40_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(8))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R1|data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(8),
	datad => \CPU1|DPath|regF|R3|data\(8),
	combout => \DisplayReg[8]~40_combout\);

-- Location: LCCOMB_X83_Y41_N28
\DisplayReg[8]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[8]~41_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[8]~40_combout\ & ((\CPU1|DPath|regF|R7|data\(8)))) # (!\DisplayReg[8]~40_combout\ & (\CPU1|DPath|regF|R5|data\(8))))) # (!\reg_select[2]~input_o\ & (((\DisplayReg[8]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(8),
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R7|data\(8),
	datad => \DisplayReg[8]~40_combout\,
	combout => \DisplayReg[8]~41_combout\);

-- Location: LCCOMB_X79_Y39_N14
\DisplayReg[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[8]~44_combout\ = (\reg_select[0]~input_o\ & ((\DisplayReg[8]~41_combout\))) # (!\reg_select[0]~input_o\ & (\DisplayReg[8]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datac => \DisplayReg[8]~43_combout\,
	datad => \DisplayReg[8]~41_combout\,
	combout => \DisplayReg[8]~44_combout\);

-- Location: FF_X79_Y40_N5
\CPU1|DPath|regF|R0|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector5~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(10));

-- Location: LCCOMB_X79_Y44_N6
\CPU1|DPath|regF|R4|data[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R4|data[10]~feeder_combout\ = \CPU1|DPath|MD|Selector5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DPath|MD|Selector5~0_combout\,
	combout => \CPU1|DPath|regF|R4|data[10]~feeder_combout\);

-- Location: FF_X79_Y44_N7
\CPU1|DPath|regF|R4|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R4|data[10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(10));

-- Location: LCCOMB_X79_Y40_N14
\DisplayReg[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[10]~52_combout\ = (\reg_select[2]~input_o\ & ((\reg_select[1]~input_o\) # ((\CPU1|DPath|regF|R4|data\(10))))) # (!\reg_select[2]~input_o\ & (!\reg_select[1]~input_o\ & (\CPU1|DPath|regF|R0|data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R0|data\(10),
	datad => \CPU1|DPath|regF|R4|data\(10),
	combout => \DisplayReg[10]~52_combout\);

-- Location: LCCOMB_X79_Y40_N22
\DisplayReg[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[10]~53_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[10]~52_combout\ & (\CPU1|DPath|regF|R6|data\(10))) # (!\DisplayReg[10]~52_combout\ & ((\CPU1|DPath|regF|R2|data\(10)))))) # (!\reg_select[1]~input_o\ & 
-- (((\DisplayReg[10]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(10),
	datab => \reg_select[1]~input_o\,
	datac => \DisplayReg[10]~52_combout\,
	datad => \CPU1|DPath|regF|R2|data\(10),
	combout => \DisplayReg[10]~53_combout\);

-- Location: LCCOMB_X81_Y41_N30
\CPU1|DPath|regF|R3|data[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CPU1|DPath|regF|R3|data[10]~feeder_combout\ = \CPU1|DPath|MD|Selector5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DPath|MD|Selector5~0_combout\,
	combout => \CPU1|DPath|regF|R3|data[10]~feeder_combout\);

-- Location: FF_X81_Y41_N31
\CPU1|DPath|regF|R3|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \CPU1|DPath|regF|R3|data[10]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(10));

-- Location: LCCOMB_X79_Y43_N0
\DisplayReg[10]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[10]~50_combout\ = (\reg_select[2]~input_o\ & (\reg_select[1]~input_o\)) # (!\reg_select[2]~input_o\ & ((\reg_select[1]~input_o\ & ((\CPU1|DPath|regF|R3|data\(10)))) # (!\reg_select[1]~input_o\ & (\CPU1|DPath|regF|R1|data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(10),
	datad => \CPU1|DPath|regF|R3|data\(10),
	combout => \DisplayReg[10]~50_combout\);

-- Location: LCCOMB_X79_Y43_N6
\DisplayReg[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[10]~51_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[10]~50_combout\ & ((\CPU1|DPath|regF|R7|data\(10)))) # (!\DisplayReg[10]~50_combout\ & (\CPU1|DPath|regF|R5|data\(10))))) # (!\reg_select[2]~input_o\ & 
-- (((\DisplayReg[10]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \CPU1|DPath|regF|R5|data\(10),
	datac => \CPU1|DPath|regF|R7|data\(10),
	datad => \DisplayReg[10]~50_combout\,
	combout => \DisplayReg[10]~51_combout\);

-- Location: LCCOMB_X79_Y39_N12
\DisplayReg[10]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[10]~54_combout\ = (\reg_select[0]~input_o\ & ((\DisplayReg[10]~51_combout\))) # (!\reg_select[0]~input_o\ & (\DisplayReg[10]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[0]~input_o\,
	datac => \DisplayReg[10]~53_combout\,
	datad => \DisplayReg[10]~51_combout\,
	combout => \DisplayReg[10]~54_combout\);

-- Location: LCCOMB_X80_Y38_N2
\lcd_out|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux13~0_combout\ = \DisplayReg[8]~44_combout\ $ (((\DisplayReg[11]~59_combout\ & ((\DisplayReg[9]~49_combout\) # (\DisplayReg[10]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[9]~49_combout\,
	datab => \DisplayReg[11]~59_combout\,
	datac => \DisplayReg[8]~44_combout\,
	datad => \DisplayReg[10]~54_combout\,
	combout => \lcd_out|Mux13~0_combout\);

-- Location: LCCOMB_X80_Y38_N10
\lcd_out|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector23~2_combout\ = (\lcd_out|state.WRITE_CHAR4~q\ & ((\lcd_out|Mux13~0_combout\) # ((\lcd_out|state.WRITE_CHAR3~q\ & \lcd_out|Mux6~0_combout\)))) # (!\lcd_out|state.WRITE_CHAR4~q\ & (\lcd_out|state.WRITE_CHAR3~q\ & 
-- (\lcd_out|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR4~q\,
	datab => \lcd_out|state.WRITE_CHAR3~q\,
	datac => \lcd_out|Mux6~0_combout\,
	datad => \lcd_out|Mux13~0_combout\,
	combout => \lcd_out|Selector23~2_combout\);

-- Location: LCCOMB_X80_Y38_N12
\lcd_out|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector23~3_combout\ = (\lcd_out|Selector23~1_combout\) # ((\lcd_out|Selector23~0_combout\) # (\lcd_out|Selector23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|Selector23~1_combout\,
	datac => \lcd_out|Selector23~0_combout\,
	datad => \lcd_out|Selector23~2_combout\,
	combout => \lcd_out|Selector23~3_combout\);

-- Location: FF_X80_Y38_N13
\lcd_out|DATA_BUS_VALUE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector23~3_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|DATA_BUS_VALUE\(0));

-- Location: LCCOMB_X80_Y38_N18
\lcd_out|Selector22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector22~2_combout\ = (\lcd_out|state.MODE_SET~q\) # ((\lcd_out|DATA_BUS_VALUE\(1) & ((\lcd_out|state.HOLD~q\) # (\lcd_out|state.TOGGLE_E~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|DATA_BUS_VALUE\(1),
	datab => \lcd_out|state.MODE_SET~q\,
	datac => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|state.TOGGLE_E~q\,
	combout => \lcd_out|Selector22~2_combout\);

-- Location: FF_X81_Y39_N3
\CPU1|DPath|regF|R0|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector12~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R0|data\(3));

-- Location: LCCOMB_X81_Y39_N2
\DisplayReg[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[3]~37_combout\ = (\reg_select[2]~input_o\ & ((\CPU1|DPath|regF|R4|data\(3)) # ((\reg_select[1]~input_o\)))) # (!\reg_select[2]~input_o\ & (((\CPU1|DPath|regF|R0|data\(3) & !\reg_select[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R4|data\(3),
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R0|data\(3),
	datad => \reg_select[1]~input_o\,
	combout => \DisplayReg[3]~37_combout\);

-- Location: LCCOMB_X81_Y39_N8
\DisplayReg[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[3]~38_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[3]~37_combout\ & (\CPU1|DPath|regF|R6|data\(3))) # (!\DisplayReg[3]~37_combout\ & ((\CPU1|DPath|regF|R2|data\(3)))))) # (!\reg_select[1]~input_o\ & (((\DisplayReg[3]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R6|data\(3),
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R2|data\(3),
	datad => \DisplayReg[3]~37_combout\,
	combout => \DisplayReg[3]~38_combout\);

-- Location: LCCOMB_X82_Y39_N12
\DisplayReg[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[3]~35_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(3))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R1|data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(3),
	datad => \CPU1|DPath|regF|R3|data\(3),
	combout => \DisplayReg[3]~35_combout\);

-- Location: LCCOMB_X82_Y39_N26
\DisplayReg[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[3]~36_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[3]~35_combout\ & ((\CPU1|DPath|regF|R7|data\(3)))) # (!\DisplayReg[3]~35_combout\ & (\CPU1|DPath|regF|R5|data\(3))))) # (!\reg_select[2]~input_o\ & (((\DisplayReg[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \CPU1|DPath|regF|R5|data\(3),
	datac => \CPU1|DPath|regF|R7|data\(3),
	datad => \DisplayReg[3]~35_combout\,
	combout => \DisplayReg[3]~36_combout\);

-- Location: LCCOMB_X81_Y39_N0
\DisplayReg[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[3]~39_combout\ = (\reg_select[0]~input_o\ & ((\DisplayReg[3]~36_combout\))) # (!\reg_select[0]~input_o\ & (\DisplayReg[3]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_select[0]~input_o\,
	datac => \DisplayReg[3]~38_combout\,
	datad => \DisplayReg[3]~36_combout\,
	combout => \DisplayReg[3]~39_combout\);

-- Location: LCCOMB_X80_Y40_N26
\lcd_out|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux26~0_combout\ = (\DisplayReg[1]~29_combout\ & (((\DisplayReg[0]~24_combout\) # (!\DisplayReg[3]~39_combout\)))) # (!\DisplayReg[1]~29_combout\ & (\DisplayReg[2]~34_combout\ & (!\DisplayReg[0]~24_combout\ & \DisplayReg[3]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[2]~34_combout\,
	datab => \DisplayReg[1]~29_combout\,
	datac => \DisplayReg[0]~24_combout\,
	datad => \DisplayReg[3]~39_combout\,
	combout => \lcd_out|Mux26~0_combout\);

-- Location: LCCOMB_X80_Y38_N28
\lcd_out|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux19~0_combout\ = (\DisplayReg[5]~9_combout\ & ((\DisplayReg[4]~4_combout\) # ((!\DisplayReg[7]~19_combout\)))) # (!\DisplayReg[5]~9_combout\ & (!\DisplayReg[4]~4_combout\ & (\DisplayReg[7]~19_combout\ & \DisplayReg[6]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[5]~9_combout\,
	datab => \DisplayReg[4]~4_combout\,
	datac => \DisplayReg[7]~19_combout\,
	datad => \DisplayReg[6]~14_combout\,
	combout => \lcd_out|Mux19~0_combout\);

-- Location: LCCOMB_X80_Y38_N30
\lcd_out|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector22~0_combout\ = (\lcd_out|state.WRITE_CHAR5~q\ & ((\lcd_out|Mux19~0_combout\) # ((\lcd_out|state.WRITE_CHAR6~q\ & \lcd_out|Mux26~0_combout\)))) # (!\lcd_out|state.WRITE_CHAR5~q\ & (\lcd_out|state.WRITE_CHAR6~q\ & 
-- (\lcd_out|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR5~q\,
	datab => \lcd_out|state.WRITE_CHAR6~q\,
	datac => \lcd_out|Mux26~0_combout\,
	datad => \lcd_out|Mux19~0_combout\,
	combout => \lcd_out|Selector22~0_combout\);

-- Location: LCCOMB_X80_Y38_N26
\lcd_out|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux5~0_combout\ = (\DisplayReg[13]~69_combout\ & (((\DisplayReg[12]~64_combout\) # (!\DisplayReg[15]~79_combout\)))) # (!\DisplayReg[13]~69_combout\ & (\DisplayReg[14]~74_combout\ & (!\DisplayReg[12]~64_combout\ & \DisplayReg[15]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[14]~74_combout\,
	datab => \DisplayReg[13]~69_combout\,
	datac => \DisplayReg[12]~64_combout\,
	datad => \DisplayReg[15]~79_combout\,
	combout => \lcd_out|Mux5~0_combout\);

-- Location: LCCOMB_X80_Y38_N16
\lcd_out|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux12~0_combout\ = (\DisplayReg[9]~49_combout\ & (((\DisplayReg[8]~44_combout\)) # (!\DisplayReg[11]~59_combout\))) # (!\DisplayReg[9]~49_combout\ & (\DisplayReg[11]~59_combout\ & (!\DisplayReg[8]~44_combout\ & \DisplayReg[10]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[9]~49_combout\,
	datab => \DisplayReg[11]~59_combout\,
	datac => \DisplayReg[8]~44_combout\,
	datad => \DisplayReg[10]~54_combout\,
	combout => \lcd_out|Mux12~0_combout\);

-- Location: LCCOMB_X80_Y38_N24
\lcd_out|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector22~1_combout\ = (\lcd_out|state.WRITE_CHAR4~q\ & ((\lcd_out|Mux12~0_combout\) # ((\lcd_out|state.WRITE_CHAR3~q\ & \lcd_out|Mux5~0_combout\)))) # (!\lcd_out|state.WRITE_CHAR4~q\ & (\lcd_out|state.WRITE_CHAR3~q\ & 
-- (\lcd_out|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR4~q\,
	datab => \lcd_out|state.WRITE_CHAR3~q\,
	datac => \lcd_out|Mux5~0_combout\,
	datad => \lcd_out|Mux12~0_combout\,
	combout => \lcd_out|Selector22~1_combout\);

-- Location: LCCOMB_X80_Y38_N6
\lcd_out|Selector22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector22~3_combout\ = ((\lcd_out|Selector22~2_combout\) # ((\lcd_out|Selector22~0_combout\) # (\lcd_out|Selector22~1_combout\))) # (!\lcd_out|Selector25~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|Selector25~3_combout\,
	datab => \lcd_out|Selector22~2_combout\,
	datac => \lcd_out|Selector22~0_combout\,
	datad => \lcd_out|Selector22~1_combout\,
	combout => \lcd_out|Selector22~3_combout\);

-- Location: FF_X80_Y38_N7
\lcd_out|DATA_BUS_VALUE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector22~3_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|DATA_BUS_VALUE\(1));

-- Location: LCCOMB_X77_Y39_N2
\lcd_out|Selector21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector21~2_combout\ = (\lcd_out|state.DISPLAY_ON~q\) # ((\lcd_out|state.MODE_SET~q\) # ((!\lcd_out|WideOr26~0_combout\ & \lcd_out|DATA_BUS_VALUE\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.DISPLAY_ON~q\,
	datab => \lcd_out|state.MODE_SET~q\,
	datac => \lcd_out|WideOr26~0_combout\,
	datad => \lcd_out|DATA_BUS_VALUE\(2),
	combout => \lcd_out|Selector21~2_combout\);

-- Location: LCCOMB_X80_Y39_N20
\lcd_out|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux18~0_combout\ = (\DisplayReg[6]~14_combout\ & ((\DisplayReg[5]~9_combout\) # ((\DisplayReg[4]~4_combout\) # (!\DisplayReg[7]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[5]~9_combout\,
	datab => \DisplayReg[4]~4_combout\,
	datac => \DisplayReg[7]~19_combout\,
	datad => \DisplayReg[6]~14_combout\,
	combout => \lcd_out|Mux18~0_combout\);

-- Location: LCCOMB_X80_Y39_N22
\lcd_out|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux25~0_combout\ = (\DisplayReg[2]~34_combout\ & (((\DisplayReg[1]~29_combout\) # (\DisplayReg[0]~24_combout\)) # (!\DisplayReg[3]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[2]~34_combout\,
	datab => \DisplayReg[3]~39_combout\,
	datac => \DisplayReg[1]~29_combout\,
	datad => \DisplayReg[0]~24_combout\,
	combout => \lcd_out|Mux25~0_combout\);

-- Location: LCCOMB_X80_Y39_N8
\lcd_out|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector21~0_combout\ = (\lcd_out|state.WRITE_CHAR6~q\ & ((\lcd_out|Mux25~0_combout\) # ((\lcd_out|Mux18~0_combout\ & \lcd_out|state.WRITE_CHAR5~q\)))) # (!\lcd_out|state.WRITE_CHAR6~q\ & (\lcd_out|Mux18~0_combout\ & 
-- ((\lcd_out|state.WRITE_CHAR5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR6~q\,
	datab => \lcd_out|Mux18~0_combout\,
	datac => \lcd_out|Mux25~0_combout\,
	datad => \lcd_out|state.WRITE_CHAR5~q\,
	combout => \lcd_out|Selector21~0_combout\);

-- Location: FF_X82_Y39_N21
\CPU1|DPath|regF|R1|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector1~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(14));

-- Location: LCCOMB_X82_Y39_N20
\DisplayReg[14]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[14]~70_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(14))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R1|data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(14),
	datad => \CPU1|DPath|regF|R3|data\(14),
	combout => \DisplayReg[14]~70_combout\);

-- Location: LCCOMB_X82_Y39_N14
\DisplayReg[14]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[14]~71_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[14]~70_combout\ & (\CPU1|DPath|regF|R7|data\(14))) # (!\DisplayReg[14]~70_combout\ & ((\CPU1|DPath|regF|R5|data\(14)))))) # (!\reg_select[2]~input_o\ & 
-- (((\DisplayReg[14]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \CPU1|DPath|regF|R7|data\(14),
	datac => \CPU1|DPath|regF|R5|data\(14),
	datad => \DisplayReg[14]~70_combout\,
	combout => \DisplayReg[14]~71_combout\);

-- Location: FF_X82_Y43_N25
\CPU1|DPath|regF|R4|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector1~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R4|data\(14));

-- Location: LCCOMB_X81_Y39_N16
\DisplayReg[14]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[14]~72_combout\ = (\reg_select[2]~input_o\ & ((\reg_select[1]~input_o\) # ((\CPU1|DPath|regF|R4|data\(14))))) # (!\reg_select[2]~input_o\ & (!\reg_select[1]~input_o\ & (\CPU1|DPath|regF|R0|data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R0|data\(14),
	datad => \CPU1|DPath|regF|R4|data\(14),
	combout => \DisplayReg[14]~72_combout\);

-- Location: LCCOMB_X81_Y39_N6
\DisplayReg[14]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[14]~73_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[14]~72_combout\ & (\CPU1|DPath|regF|R6|data\(14))) # (!\DisplayReg[14]~72_combout\ & ((\CPU1|DPath|regF|R2|data\(14)))))) # (!\reg_select[1]~input_o\ & 
-- (((\DisplayReg[14]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R6|data\(14),
	datac => \CPU1|DPath|regF|R2|data\(14),
	datad => \DisplayReg[14]~72_combout\,
	combout => \DisplayReg[14]~73_combout\);

-- Location: LCCOMB_X81_Y39_N22
\DisplayReg[14]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[14]~74_combout\ = (\reg_select[0]~input_o\ & (\DisplayReg[14]~71_combout\)) # (!\reg_select[0]~input_o\ & ((\DisplayReg[14]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_select[0]~input_o\,
	datac => \DisplayReg[14]~71_combout\,
	datad => \DisplayReg[14]~73_combout\,
	combout => \DisplayReg[14]~74_combout\);

-- Location: LCCOMB_X79_Y39_N22
\lcd_out|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux4~0_combout\ = (\DisplayReg[14]~74_combout\ & ((\DisplayReg[13]~69_combout\) # ((\DisplayReg[12]~64_combout\) # (!\DisplayReg[15]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[13]~69_combout\,
	datab => \DisplayReg[14]~74_combout\,
	datac => \DisplayReg[15]~79_combout\,
	datad => \DisplayReg[12]~64_combout\,
	combout => \lcd_out|Mux4~0_combout\);

-- Location: FF_X83_Y41_N17
\CPU1|DPath|regF|R7|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector6~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R7|data\(9));

-- Location: FF_X83_Y41_N3
\CPU1|DPath|regF|R1|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector6~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R1|data\(9));

-- Location: LCCOMB_X83_Y41_N2
\DisplayReg[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[9]~45_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(9))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R1|data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R1|data\(9),
	datad => \CPU1|DPath|regF|R3|data\(9),
	combout => \DisplayReg[9]~45_combout\);

-- Location: LCCOMB_X83_Y41_N16
\DisplayReg[9]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[9]~46_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[9]~45_combout\ & ((\CPU1|DPath|regF|R7|data\(9)))) # (!\DisplayReg[9]~45_combout\ & (\CPU1|DPath|regF|R5|data\(9))))) # (!\reg_select[2]~input_o\ & (((\DisplayReg[9]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[2]~input_o\,
	datab => \CPU1|DPath|regF|R5|data\(9),
	datac => \CPU1|DPath|regF|R7|data\(9),
	datad => \DisplayReg[9]~45_combout\,
	combout => \DisplayReg[9]~46_combout\);

-- Location: LCCOMB_X82_Y44_N24
\DisplayReg[9]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[9]~47_combout\ = (\reg_select[2]~input_o\ & (((\reg_select[1]~input_o\) # (\CPU1|DPath|regF|R4|data\(9))))) # (!\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R0|data\(9) & (!\reg_select[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R0|data\(9),
	datab => \reg_select[2]~input_o\,
	datac => \reg_select[1]~input_o\,
	datad => \CPU1|DPath|regF|R4|data\(9),
	combout => \DisplayReg[9]~47_combout\);

-- Location: LCCOMB_X82_Y44_N28
\DisplayReg[9]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[9]~48_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[9]~47_combout\ & ((\CPU1|DPath|regF|R6|data\(9)))) # (!\DisplayReg[9]~47_combout\ & (\CPU1|DPath|regF|R2|data\(9))))) # (!\reg_select[1]~input_o\ & (((\DisplayReg[9]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R2|data\(9),
	datab => \reg_select[1]~input_o\,
	datac => \CPU1|DPath|regF|R6|data\(9),
	datad => \DisplayReg[9]~47_combout\,
	combout => \DisplayReg[9]~48_combout\);

-- Location: LCCOMB_X83_Y41_N26
\DisplayReg[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[9]~49_combout\ = (\reg_select[0]~input_o\ & (\DisplayReg[9]~46_combout\)) # (!\reg_select[0]~input_o\ & ((\DisplayReg[9]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DisplayReg[9]~46_combout\,
	datac => \reg_select[0]~input_o\,
	datad => \DisplayReg[9]~48_combout\,
	combout => \DisplayReg[9]~49_combout\);

-- Location: LCCOMB_X79_Y39_N16
\lcd_out|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Mux11~0_combout\ = (\DisplayReg[10]~54_combout\ & ((\DisplayReg[8]~44_combout\) # ((\DisplayReg[9]~49_combout\) # (!\DisplayReg[11]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[10]~54_combout\,
	datab => \DisplayReg[8]~44_combout\,
	datac => \DisplayReg[11]~59_combout\,
	datad => \DisplayReg[9]~49_combout\,
	combout => \lcd_out|Mux11~0_combout\);

-- Location: LCCOMB_X79_Y39_N20
\lcd_out|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector21~1_combout\ = (\lcd_out|state.WRITE_CHAR4~q\ & ((\lcd_out|Mux11~0_combout\) # ((\lcd_out|state.WRITE_CHAR3~q\ & \lcd_out|Mux4~0_combout\)))) # (!\lcd_out|state.WRITE_CHAR4~q\ & (\lcd_out|state.WRITE_CHAR3~q\ & 
-- (\lcd_out|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR4~q\,
	datab => \lcd_out|state.WRITE_CHAR3~q\,
	datac => \lcd_out|Mux4~0_combout\,
	datad => \lcd_out|Mux11~0_combout\,
	combout => \lcd_out|Selector21~1_combout\);

-- Location: LCCOMB_X80_Y39_N16
\lcd_out|Selector21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector21~3_combout\ = (\lcd_out|Selector21~2_combout\) # ((\lcd_out|Selector21~0_combout\) # (\lcd_out|Selector21~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|Selector21~2_combout\,
	datac => \lcd_out|Selector21~0_combout\,
	datad => \lcd_out|Selector21~1_combout\,
	combout => \lcd_out|Selector21~3_combout\);

-- Location: FF_X80_Y39_N17
\lcd_out|DATA_BUS_VALUE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector21~3_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|DATA_BUS_VALUE\(2));

-- Location: LCCOMB_X80_Y39_N12
\lcd_out|Selector20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector20~5_combout\ = (!\DisplayReg[13]~69_combout\ & (\lcd_out|state.WRITE_CHAR3~q\ & (!\DisplayReg[14]~74_combout\ & \DisplayReg[15]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[13]~69_combout\,
	datab => \lcd_out|state.WRITE_CHAR3~q\,
	datac => \DisplayReg[14]~74_combout\,
	datad => \DisplayReg[15]~79_combout\,
	combout => \lcd_out|Selector20~5_combout\);

-- Location: LCCOMB_X76_Y39_N16
\lcd_out|state.RESET1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state.RESET1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \lcd_out|state.RESET1~feeder_combout\);

-- Location: FF_X76_Y39_N17
\lcd_out|state.RESET1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state.RESET1~feeder_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.RESET1~q\);

-- Location: LCCOMB_X76_Y39_N24
\lcd_out|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector12~0_combout\ = (\lcd_out|state.RESET1~q\ & ((\lcd_out|next_command.RESET2~q\) # ((!\lcd_out|state.TOGGLE_E~q\ & !\lcd_out|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.TOGGLE_E~q\,
	datab => \lcd_out|state.HOLD~q\,
	datac => \lcd_out|next_command.RESET2~q\,
	datad => \lcd_out|state.RESET1~q\,
	combout => \lcd_out|Selector12~0_combout\);

-- Location: FF_X76_Y39_N25
\lcd_out|next_command.RESET2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector12~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.RESET2~q\);

-- Location: LCCOMB_X76_Y39_N20
\lcd_out|state~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~48_combout\ = (!\lcd_out|next_command.RESET2~q\ & \lcd_out|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|next_command.RESET2~q\,
	datad => \lcd_out|state.HOLD~q\,
	combout => \lcd_out|state~48_combout\);

-- Location: FF_X76_Y39_N21
\lcd_out|state.RESET2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~48_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.RESET2~q\);

-- Location: LCCOMB_X76_Y39_N18
\lcd_out|Selector20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector20~6_combout\ = (!\lcd_out|state.FUNC_SET~q\ & (!\lcd_out|state.RESET2~q\ & (!\lcd_out|state.WRITE_CHAR2~q\ & \lcd_out|state.RESET1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.FUNC_SET~q\,
	datab => \lcd_out|state.RESET2~q\,
	datac => \lcd_out|state.WRITE_CHAR2~q\,
	datad => \lcd_out|state.RESET1~q\,
	combout => \lcd_out|Selector20~6_combout\);

-- Location: LCCOMB_X76_Y39_N30
\lcd_out|Selector20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector20~7_combout\ = (!\lcd_out|state.RESET3~q\ & \lcd_out|Selector20~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.RESET3~q\,
	datad => \lcd_out|Selector20~6_combout\,
	combout => \lcd_out|Selector20~7_combout\);

-- Location: FF_X83_Y43_N13
\CPU1|DPath|regF|R3|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \CPU1|DPath|MD|Selector10~0_combout\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \CPU1|DPath|regF|WrDec|Equal7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DPath|regF|R3|data\(5));

-- Location: LCCOMB_X84_Y39_N26
\DisplayReg[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[5]~5_combout\ = (\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\) # ((\CPU1|DPath|regF|R3|data\(5))))) # (!\reg_select[1]~input_o\ & (!\reg_select[2]~input_o\ & ((\CPU1|DPath|regF|R1|data\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R3|data\(5),
	datad => \CPU1|DPath|regF|R1|data\(5),
	combout => \DisplayReg[5]~5_combout\);

-- Location: LCCOMB_X83_Y39_N4
\DisplayReg[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[5]~6_combout\ = (\reg_select[2]~input_o\ & ((\DisplayReg[5]~5_combout\ & ((\CPU1|DPath|regF|R7|data\(5)))) # (!\DisplayReg[5]~5_combout\ & (\CPU1|DPath|regF|R5|data\(5))))) # (!\reg_select[2]~input_o\ & (((\DisplayReg[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DPath|regF|R5|data\(5),
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R7|data\(5),
	datad => \DisplayReg[5]~5_combout\,
	combout => \DisplayReg[5]~6_combout\);

-- Location: LCCOMB_X80_Y40_N12
\DisplayReg[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[5]~7_combout\ = (\reg_select[1]~input_o\ & (\reg_select[2]~input_o\)) # (!\reg_select[1]~input_o\ & ((\reg_select[2]~input_o\ & (\CPU1|DPath|regF|R4|data\(5))) # (!\reg_select[2]~input_o\ & ((\CPU1|DPath|regF|R0|data\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \reg_select[2]~input_o\,
	datac => \CPU1|DPath|regF|R4|data\(5),
	datad => \CPU1|DPath|regF|R0|data\(5),
	combout => \DisplayReg[5]~7_combout\);

-- Location: LCCOMB_X83_Y39_N12
\DisplayReg[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[5]~8_combout\ = (\reg_select[1]~input_o\ & ((\DisplayReg[5]~7_combout\ & ((\CPU1|DPath|regF|R6|data\(5)))) # (!\DisplayReg[5]~7_combout\ & (\CPU1|DPath|regF|R2|data\(5))))) # (!\reg_select[1]~input_o\ & (((\DisplayReg[5]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_select[1]~input_o\,
	datab => \CPU1|DPath|regF|R2|data\(5),
	datac => \CPU1|DPath|regF|R6|data\(5),
	datad => \DisplayReg[5]~7_combout\,
	combout => \DisplayReg[5]~8_combout\);

-- Location: LCCOMB_X83_Y39_N30
\DisplayReg[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DisplayReg[5]~9_combout\ = (\reg_select[0]~input_o\ & (\DisplayReg[5]~6_combout\)) # (!\reg_select[0]~input_o\ & ((\DisplayReg[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_select[0]~input_o\,
	datac => \DisplayReg[5]~6_combout\,
	datad => \DisplayReg[5]~8_combout\,
	combout => \DisplayReg[5]~9_combout\);

-- Location: LCCOMB_X80_Y39_N14
\lcd_out|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector20~2_combout\ = (\lcd_out|state.WRITE_CHAR5~q\ & (\DisplayReg[7]~19_combout\ & (!\DisplayReg[5]~9_combout\ & !\DisplayReg[6]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR5~q\,
	datab => \DisplayReg[7]~19_combout\,
	datac => \DisplayReg[5]~9_combout\,
	datad => \DisplayReg[6]~14_combout\,
	combout => \lcd_out|Selector20~2_combout\);

-- Location: LCCOMB_X77_Y39_N24
\lcd_out|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector20~1_combout\ = (\lcd_out|state.DISPLAY_ON~q\) # ((!\lcd_out|DATA_BUS_VALUE\(3) & ((\lcd_out|state.TOGGLE_E~q\) # (\lcd_out|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.DISPLAY_ON~q\,
	datab => \lcd_out|state.TOGGLE_E~q\,
	datac => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|DATA_BUS_VALUE\(3),
	combout => \lcd_out|Selector20~1_combout\);

-- Location: LCCOMB_X80_Y39_N28
\lcd_out|Selector20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector20~3_combout\ = (\lcd_out|Selector20~0_combout\) # ((\lcd_out|state.DISPLAY_OFF~q\) # ((\lcd_out|Selector20~2_combout\) # (\lcd_out|Selector20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|Selector20~0_combout\,
	datab => \lcd_out|state.DISPLAY_OFF~q\,
	datac => \lcd_out|Selector20~2_combout\,
	datad => \lcd_out|Selector20~1_combout\,
	combout => \lcd_out|Selector20~3_combout\);

-- Location: LCCOMB_X80_Y39_N10
\lcd_out|Selector20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector20~8_combout\ = (!\lcd_out|Selector20~4_combout\ & (!\lcd_out|Selector20~5_combout\ & (\lcd_out|Selector20~7_combout\ & !\lcd_out|Selector20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|Selector20~4_combout\,
	datab => \lcd_out|Selector20~5_combout\,
	datac => \lcd_out|Selector20~7_combout\,
	datad => \lcd_out|Selector20~3_combout\,
	combout => \lcd_out|Selector20~8_combout\);

-- Location: FF_X80_Y39_N11
\lcd_out|DATA_BUS_VALUE[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector20~8_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|DATA_BUS_VALUE\(3));

-- Location: LCCOMB_X76_Y39_N2
\lcd_out|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector13~0_combout\ = (\lcd_out|state.RESET2~q\) # ((\lcd_out|next_command.RESET3~q\ & ((\lcd_out|state.TOGGLE_E~q\) # (\lcd_out|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.RESET2~q\,
	datab => \lcd_out|state.TOGGLE_E~q\,
	datac => \lcd_out|next_command.RESET3~q\,
	datad => \lcd_out|state.HOLD~q\,
	combout => \lcd_out|Selector13~0_combout\);

-- Location: FF_X76_Y39_N3
\lcd_out|next_command.RESET3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector13~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|next_command.RESET3~q\);

-- Location: LCCOMB_X76_Y39_N12
\lcd_out|state~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|state~49_combout\ = (\lcd_out|next_command.RESET3~q\ & \lcd_out|state.HOLD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|next_command.RESET3~q\,
	datad => \lcd_out|state.HOLD~q\,
	combout => \lcd_out|state~49_combout\);

-- Location: FF_X76_Y39_N13
\lcd_out|state.RESET3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|state~49_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|state.RESET3~q\);

-- Location: LCCOMB_X79_Y38_N30
\lcd_out|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector19~2_combout\ = (\lcd_out|state.WRITE_CHAR1~q\) # ((!\lcd_out|DATA_BUS_VALUE\(4) & ((\lcd_out|state.TOGGLE_E~q\) # (\lcd_out|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.TOGGLE_E~q\,
	datab => \lcd_out|DATA_BUS_VALUE\(4),
	datac => \lcd_out|state.HOLD~q\,
	datad => \lcd_out|state.WRITE_CHAR1~q\,
	combout => \lcd_out|Selector19~2_combout\);

-- Location: LCCOMB_X79_Y38_N2
\lcd_out|Selector18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector18~3_combout\ = (\lcd_out|state.WRITE_CHAR3~q\ & (((!\DisplayReg[13]~69_combout\ & !\DisplayReg[14]~74_combout\)) # (!\DisplayReg[15]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[13]~69_combout\,
	datab => \DisplayReg[15]~79_combout\,
	datac => \lcd_out|state.WRITE_CHAR3~q\,
	datad => \DisplayReg[14]~74_combout\,
	combout => \lcd_out|Selector18~3_combout\);

-- Location: LCCOMB_X79_Y38_N4
\lcd_out|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector18~0_combout\ = (\lcd_out|state.WRITE_CHAR6~q\ & (((!\DisplayReg[2]~34_combout\ & !\DisplayReg[1]~29_combout\)) # (!\DisplayReg[3]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[3]~39_combout\,
	datab => \lcd_out|state.WRITE_CHAR6~q\,
	datac => \DisplayReg[2]~34_combout\,
	datad => \DisplayReg[1]~29_combout\,
	combout => \lcd_out|Selector18~0_combout\);

-- Location: LCCOMB_X79_Y38_N16
\lcd_out|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector18~2_combout\ = (\lcd_out|state.WRITE_CHAR4~q\ & (((!\DisplayReg[9]~49_combout\ & !\DisplayReg[10]~54_combout\)) # (!\DisplayReg[11]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[11]~59_combout\,
	datab => \lcd_out|state.WRITE_CHAR4~q\,
	datac => \DisplayReg[9]~49_combout\,
	datad => \DisplayReg[10]~54_combout\,
	combout => \lcd_out|Selector18~2_combout\);

-- Location: LCCOMB_X79_Y38_N24
\lcd_out|Selector18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector18~4_combout\ = (!\lcd_out|Selector18~1_combout\ & (!\lcd_out|Selector18~3_combout\ & (!\lcd_out|Selector18~0_combout\ & !\lcd_out|Selector18~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|Selector18~1_combout\,
	datab => \lcd_out|Selector18~3_combout\,
	datac => \lcd_out|Selector18~0_combout\,
	datad => \lcd_out|Selector18~2_combout\,
	combout => \lcd_out|Selector18~4_combout\);

-- Location: LCCOMB_X79_Y38_N20
\lcd_out|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector19~3_combout\ = (\lcd_out|Selector20~6_combout\ & (!\lcd_out|state.RESET3~q\ & (!\lcd_out|Selector19~2_combout\ & \lcd_out|Selector18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|Selector20~6_combout\,
	datab => \lcd_out|state.RESET3~q\,
	datac => \lcd_out|Selector19~2_combout\,
	datad => \lcd_out|Selector18~4_combout\,
	combout => \lcd_out|Selector19~3_combout\);

-- Location: FF_X79_Y38_N21
\lcd_out|DATA_BUS_VALUE[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector19~3_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|DATA_BUS_VALUE\(4));

-- Location: LCCOMB_X79_Y38_N26
\lcd_out|Selector18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector18~5_combout\ = (\lcd_out|Selector20~7_combout\ & (\lcd_out|Selector18~4_combout\ & ((\lcd_out|WideOr26~0_combout\) # (\lcd_out|DATA_BUS_VALUE\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|Selector20~7_combout\,
	datab => \lcd_out|WideOr26~0_combout\,
	datac => \lcd_out|DATA_BUS_VALUE\(5),
	datad => \lcd_out|Selector18~4_combout\,
	combout => \lcd_out|Selector18~5_combout\);

-- Location: FF_X79_Y38_N27
\lcd_out|DATA_BUS_VALUE[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector18~5_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|DATA_BUS_VALUE\(5));

-- Location: LCCOMB_X79_Y38_N0
\lcd_out|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector17~3_combout\ = (\DisplayReg[11]~59_combout\ & (\lcd_out|state.WRITE_CHAR4~q\ & ((\DisplayReg[9]~49_combout\) # (\DisplayReg[10]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[11]~59_combout\,
	datab => \lcd_out|state.WRITE_CHAR4~q\,
	datac => \DisplayReg[9]~49_combout\,
	datad => \DisplayReg[10]~54_combout\,
	combout => \lcd_out|Selector17~3_combout\);

-- Location: LCCOMB_X79_Y38_N14
\lcd_out|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector17~0_combout\ = (\lcd_out|state.WRITE_CHAR5~q\ & (\DisplayReg[7]~19_combout\ & ((\DisplayReg[5]~9_combout\) # (\DisplayReg[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR5~q\,
	datab => \DisplayReg[7]~19_combout\,
	datac => \DisplayReg[5]~9_combout\,
	datad => \DisplayReg[6]~14_combout\,
	combout => \lcd_out|Selector17~0_combout\);

-- Location: LCCOMB_X79_Y38_N12
\lcd_out|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector17~1_combout\ = (\DisplayReg[3]~39_combout\ & (\lcd_out|state.WRITE_CHAR6~q\ & ((\DisplayReg[2]~34_combout\) # (\DisplayReg[1]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DisplayReg[3]~39_combout\,
	datab => \lcd_out|state.WRITE_CHAR6~q\,
	datac => \DisplayReg[2]~34_combout\,
	datad => \DisplayReg[1]~29_combout\,
	combout => \lcd_out|Selector17~1_combout\);

-- Location: LCCOMB_X79_Y38_N10
\lcd_out|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector17~2_combout\ = (\lcd_out|state.WRITE_CHAR1~q\) # ((\lcd_out|Selector17~1_combout\) # ((\lcd_out|DATA_BUS_VALUE\(6) & !\lcd_out|WideOr26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR1~q\,
	datab => \lcd_out|DATA_BUS_VALUE\(6),
	datac => \lcd_out|WideOr26~0_combout\,
	datad => \lcd_out|Selector17~1_combout\,
	combout => \lcd_out|Selector17~2_combout\);

-- Location: LCCOMB_X79_Y38_N28
\lcd_out|Selector17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector17~5_combout\ = (\lcd_out|Selector17~4_combout\) # ((\lcd_out|Selector17~3_combout\) # ((\lcd_out|Selector17~0_combout\) # (\lcd_out|Selector17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|Selector17~4_combout\,
	datab => \lcd_out|Selector17~3_combout\,
	datac => \lcd_out|Selector17~0_combout\,
	datad => \lcd_out|Selector17~2_combout\,
	combout => \lcd_out|Selector17~5_combout\);

-- Location: FF_X79_Y38_N29
\lcd_out|DATA_BUS_VALUE[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector17~5_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|DATA_BUS_VALUE\(6));

-- Location: LCCOMB_X76_Y39_N0
\lcd_out|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector16~0_combout\ = (\lcd_out|state.RETURN_HOME~q\) # ((\lcd_out|DATA_BUS_VALUE\(7) & ((\lcd_out|state.TOGGLE_E~q\) # (\lcd_out|state.HOLD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.TOGGLE_E~q\,
	datab => \lcd_out|state.HOLD~q\,
	datac => \lcd_out|DATA_BUS_VALUE\(7),
	datad => \lcd_out|state.RETURN_HOME~q\,
	combout => \lcd_out|Selector16~0_combout\);

-- Location: FF_X76_Y39_N1
\lcd_out|DATA_BUS_VALUE[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector16~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|DATA_BUS_VALUE\(7));

-- Location: LCCOMB_X77_Y39_N0
\lcd_out|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector25~0_combout\ = (\lcd_out|state.WRITE_CHAR2~q\) # (\lcd_out|state.WRITE_CHAR4~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|state.WRITE_CHAR2~q\,
	datad => \lcd_out|state.WRITE_CHAR4~q\,
	combout => \lcd_out|Selector25~0_combout\);

-- Location: LCCOMB_X77_Y39_N10
\lcd_out|Selector25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector25~1_combout\ = (\lcd_out|state.WRITE_CHAR1~q\) # ((\lcd_out|state.WRITE_CHAR6~q\) # ((\lcd_out|state.WRITE_CHAR5~q\) # (\lcd_out|Selector25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|state.WRITE_CHAR1~q\,
	datab => \lcd_out|state.WRITE_CHAR6~q\,
	datac => \lcd_out|state.WRITE_CHAR5~q\,
	datad => \lcd_out|Selector25~0_combout\,
	combout => \lcd_out|Selector25~1_combout\);

-- Location: LCCOMB_X77_Y39_N22
\lcd_out|Selector25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|Selector25~2_combout\ = (\lcd_out|state.WRITE_CHAR3~q\) # ((\lcd_out|Selector25~1_combout\) # ((!\lcd_out|WideOr26~0_combout\ & \lcd_out|LCD_RS~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_out|WideOr26~0_combout\,
	datab => \lcd_out|state.WRITE_CHAR3~q\,
	datac => \lcd_out|LCD_RS~q\,
	datad => \lcd_out|Selector25~1_combout\,
	combout => \lcd_out|Selector25~2_combout\);

-- Location: FF_X77_Y39_N23
\lcd_out|LCD_RS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|Selector25~2_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|LCD_RS~q\);

-- Location: LCCOMB_X76_Y39_N28
\lcd_out|LCD_E~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_out|LCD_E~0_combout\ = (\lcd_out|state.HOLD~q\ & ((\lcd_out|LCD_E~q\))) # (!\lcd_out|state.HOLD~q\ & (\lcd_out|state.TOGGLE_E~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_out|state.TOGGLE_E~q\,
	datac => \lcd_out|LCD_E~q\,
	datad => \lcd_out|state.HOLD~q\,
	combout => \lcd_out|LCD_E~0_combout\);

-- Location: FF_X76_Y39_N29
\lcd_out|LCD_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_out|CLK_400HZ~clkctrl_outclk\,
	d => \lcd_out|LCD_E~0_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_out|LCD_E~q\);

-- Location: IOIBUF_X0_Y52_N15
\lcd_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => lcd_data(0),
	o => \lcd_data[0]~input_o\);

-- Location: IOIBUF_X0_Y44_N8
\lcd_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => lcd_data(1),
	o => \lcd_data[1]~input_o\);

-- Location: IOIBUF_X0_Y44_N1
\lcd_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => lcd_data(2),
	o => \lcd_data[2]~input_o\);

-- Location: IOIBUF_X0_Y49_N8
\lcd_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => lcd_data(3),
	o => \lcd_data[3]~input_o\);

-- Location: IOIBUF_X0_Y54_N8
\lcd_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => lcd_data(4),
	o => \lcd_data[4]~input_o\);

-- Location: IOIBUF_X0_Y55_N22
\lcd_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => lcd_data(5),
	o => \lcd_data[5]~input_o\);

-- Location: IOIBUF_X0_Y51_N15
\lcd_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => lcd_data(6),
	o => \lcd_data[6]~input_o\);

-- Location: IOIBUF_X0_Y47_N1
\lcd_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => lcd_data(7),
	o => \lcd_data[7]~input_o\);

ww_LCD_RS <= \LCD_RS~output_o\;

ww_LCD_E <= \LCD_E~output_o\;

ww_LCD_ON <= \LCD_ON~output_o\;

ww_LCD_RW <= \LCD_RW~output_o\;

ww_rstLED <= \rstLED~output_o\;

ww_prgmLED <= \prgmLED~output_o\;

lcd_data(0) <= \lcd_data[0]~output_o\;

lcd_data(1) <= \lcd_data[1]~output_o\;

lcd_data(2) <= \lcd_data[2]~output_o\;

lcd_data(3) <= \lcd_data[3]~output_o\;

lcd_data(4) <= \lcd_data[4]~output_o\;

lcd_data(5) <= \lcd_data[5]~output_o\;

lcd_data(6) <= \lcd_data[6]~output_o\;

lcd_data(7) <= \lcd_data[7]~output_o\;
END structure;


