# Project 3 ‚Äî Majority of Five (Basys2, VHDL)

**–ó–∞–¥–∞—á–∞:** —Ä–µ–∞–ª–∏–∑–æ–≤–∞—Ç—å –∫–æ–º–±–∏–Ω–∞—Ü–∏–æ–Ω–Ω—É—é —Å—Ö–µ–º—É *majority-of-5*: –≤—ã—Ö–æ–¥ —Ä–∞–≤–µ–Ω `1`, –µ—Å–ª–∏ —Å—Ä–µ–¥–∏ –ø—è—Ç–∏ –≤—Ö–æ–¥–æ–≤ —É—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω–æ **—Ç—Ä–∏ –∏–ª–∏ –±–æ–ª—å—à–µ –µ–¥–∏–Ω–∏—Ü**.

–ü—Ä–æ–µ–∫—Ç —Ä–∞—Å—Å—á–∏—Ç–∞–Ω –Ω–∞ –ø–ª–∞—Ç—É **Digilent Basys2 (Spartan-3E)** –∏ **Xilinx ISE 14.7** (–≤ —Ç.—á. –æ—Ñ–∏—Ü–∏–∞–ª—å–Ω—É—é VM –¥–ª—è Windows 10/11).

üé¨ –í–∏–¥–µ–æ (#11): https://youtu.be/1-H2UTb4x4U


---

## –°–æ–æ—Ç–≤–µ—Ç—Å—Ç–≤–∏–µ —Å–∏–≥–Ω–∞–ª–æ–≤ –ø–ª–∞—Ç–µ

–í —ç—Ç–æ–º –ø—Ä–æ–µ–∫—Ç–µ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è –ø—Ä–æ—Å—Ç–æ–µ –∏ –Ω–∞–≥–ª—è–¥–Ω–æ–µ –ø–æ–¥–∫–ª—é—á–µ–Ω–∏–µ:

- `SW0..SW4` ‚Üí –ø—è—Ç—å –≤—Ö–æ–¥–æ–≤ `A..E`
- `LED0` ‚Üí –≤—ã—Ö–æ–¥ `Y` (—Ä–µ–∑—É–ª—å—Ç–∞—Ç —Ñ—É–Ω–∫—Ü–∏–∏ –±–æ–ª—å—à–∏–Ω—Å—Ç–≤–∞)

–û—Å—Ç–∞–ª—å–Ω—ã–µ —Å–≤–µ—Ç–æ–¥–∏–æ–¥—ã (`LED7..LED1`) –≥–∞—Å–∏–º.

---

## –¢–µ–æ—Ä–∏—è

### 1) –û–ø—Ä–µ–¥–µ–ª–µ–Ω–∏–µ —Ñ—É–Ω–∫—Ü–∏–∏ –±–æ–ª—å—à–∏–Ω—Å—Ç–≤–∞

–ü—É—Å—Ç—å –µ—Å—Ç—å –ø—è—Ç—å –±–∏–Ω–∞—Ä–Ω—ã—Ö –≤—Ö–æ–¥–æ–≤:

- `A, B, C, D, E ‚àà {0,1}`

–§—É–Ω–∫—Ü–∏—è *majority-of-5* –æ–ø—Ä–µ–¥–µ–ª—è–µ—Ç—Å—è —Ç–∞–∫:

- `Y = 1`, –µ—Å–ª–∏ `A + B + C + D + E ‚â• 3`
- –∏–Ω–∞—á–µ `Y = 0`

–ò–Ω—Ç—É–∏—Ç–∏–≤–Ω–æ: ¬´LED –∑–∞–≥–æ—Ä–∞–µ—Ç—Å—è, –µ—Å–ª–∏ *–∑–∞* –ø—Ä–æ–≥–æ–ª–æ—Å–æ–≤–∞–ª–∏ –º–∏–Ω–∏–º—É–º —Ç—Ä–æ–µ –∏–∑ –ø—è—Ç–∏¬ª.

### 2) –°–∫–æ–ª—å–∫–æ –Ω–∞–±–æ—Ä–æ–≤ –≤—Ö–æ–¥–æ–≤ –¥–∞—é—Ç –µ–¥–∏–Ω–∏—Ü—É

–í—Å–µ–≥–æ –Ω–∞–±–æ—Ä–æ–≤: `2^5 = 32`.

–ï–¥–∏–Ω–∏—Ü—É –¥–∞—é—Ç –Ω–∞–±–æ—Ä—ã —Å —á–∏—Å–ª–æ–º –µ–¥–∏–Ω–∏—Ü `k = 3,4,5`. –ò—Ö –∫–æ–ª–∏—á–µ—Å—Ç–≤–æ:

- `C(5,3) + C(5,4) + C(5,5) = 10 + 5 + 1 = 16`

–¢–æ –µ—Å—Ç—å —Ä–æ–≤–Ω–æ **–ø–æ–ª–æ–≤–∏–Ω–∞** –≤—Å–µ—Ö –∫–æ–º–±–∏–Ω–∞—Ü–∏–π (16 –∏–∑ 32) –¥–æ–ª–∂–Ω–∞ –∑–∞–∂–∏–≥–∞—Ç—å `LED0`.

### 3) –ë—É–ª–µ–≤–∞ —Ñ–æ—Ä–º–∞ (SOP / ¬´—Å—É–º–º–∞ –ø—Ä–æ–∏–∑–≤–µ–¥–µ–Ω–∏–π¬ª)

–£—Å–ª–æ–≤–∏–µ ¬´–º–∏–Ω–∏–º—É–º 3 –µ–¥–∏–Ω–∏—Ü—ã¬ª –º–æ–∂–Ω–æ –∑–∞–ø–∏—Å–∞—Ç—å —á–µ—Ä–µ–∑ –¥–∏–∑—ä—é–Ω–∫—Ü–∏—é –≤—Å–µ—Ö —Å–æ—á–µ—Ç–∞–Ω–∏–π –ø–æ 3 –≤—Ö–æ–¥–∞:

```
Y = ABC + ABD + ACD + BCD +
    ABE + ACE + ADE + BCE + BDE + CDE
```

–ó–¥–µ—Å—å `+` ‚Äî –ª–æ–≥–∏—á–µ—Å–∫–æ–µ –ò–õ–ò, –∞ –∫–æ–Ω–∫–∞—Ç–µ–Ω–∞—Ü–∏—è `ABC` ‚Äî –ª–æ–≥–∏—á–µ—Å–∫–æ–µ –ò.

–ü–æ—á–µ–º—É –¥–æ—Å—Ç–∞—Ç–æ—á–Ω–æ —Ç–æ–ª—å–∫–æ —Ç—Ä–æ–µ–∫?
- –ï—Å–ª–∏ –Ω–∞ –≤—Ö–æ–¥–∞—Ö —É–∂–µ **4** –∏–ª–∏ **5** –µ–¥–∏–Ω–∏—Ü, —Ç–æ **–∫–∞–∫–∞—è-—Ç–æ —Ç—Ä–æ–π–∫–∞** —Å—Ä–µ–¥–∏ –Ω–∏—Ö —Ç–æ–∂–µ –µ–¥–∏–Ω–∏—á–Ω–∞—è, –∑–Ω–∞—á–∏—Ç –≤—ã—Ä–∞–∂–µ–Ω–∏–µ –≤—Å—ë —Ä–∞–≤–Ω–æ —Å—Ç–∞–Ω–µ—Ç `1`.

–ù–∞ –ø—Ä–∞–∫—Ç–∏–∫–µ –¥–ª—è FPGA –º–æ–∂–Ω–æ —Ä–µ–∞–ª–∏–∑–æ–≤–∞—Ç—å —ç—Ç–æ –≤—ã—Ä–∞–∂–µ–Ω–∏–µ –Ω–∞–ø—Ä—è–º—É—é, –ª–∏–±–æ —á–µ—Ä–µ–∑ ¬´–∞—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–π¬ª –ø–æ–¥—Ö–æ–¥ (–ø–æ–¥—Å—á–∏—Ç–∞—Ç—å —á–∏—Å–ª–æ –µ–¥–∏–Ω–∏—Ü –∏ —Å—Ä–∞–≤–Ω–∏—Ç—å —Å 3). –°–∏–Ω—Ç–µ–∑–∞—Ç–æ—Ä ISE –≤ –ª—é–±–æ–º —Å–ª—É—á–∞–µ –≤—ã–ø–æ–ª–Ω–∏—Ç –æ–ø—Ç–∏–º–∏–∑–∞—Ü–∏—é –Ω–∞ —É—Ä–æ–≤–Ω–µ –ª–æ–≥–∏—á–µ—Å–∫–∏—Ö —ç–ª–µ–º–µ–Ω—Ç–æ–≤.

---

## –ü—Ä–∞–∫—Ç–∏—á–µ—Å–∫–∞—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏—è –Ω–∞ VHDL

### –í–∞–∂–Ω—ã–π –Ω—é–∞–Ω—Å –ø—Ä–æ `LED` –∏ –∑–Ω–∞—á–µ–Ω–∏—è `X` –≤ —Å–∏–º—É–ª—è—Ü–∏–∏

–í VHDL **–Ω–µ–ª—å–∑—è** –±–µ–∑ –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ—Å—Ç–∏ –∑–∞–¥–∞–≤–∞—Ç—å –æ–¥–∏–Ω –∏ —Ç–æ—Ç –∂–µ —Å–∏–≥–Ω–∞–ª (–Ω–∞–ø—Ä–∏–º–µ—Ä, `LED`) **–¥–≤—É–º—è –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω—ã–º–∏ –ø—Ä–∏—Å–≤–∞–∏–≤–∞–Ω–∏—è–º–∏**. –≠—Ç–æ —Å–æ–∑–¥–∞—ë—Ç *–¥–≤–∞ –¥—Ä–∞–π–≤–µ—Ä–∞* –Ω–∞ –æ–¥–Ω—É –ª–∏–Ω–∏—é –∏ –≤ —Å–∏–º—É–ª—è—Ü–∏–∏ —á–∞—Å—Ç–æ –ø—Ä–∏–≤–æ–¥–∏—Ç –∫ `X` (–∫–æ–Ω—Ñ–ª–∏–∫—Ç 0 –∏ 1).

–ü–æ—ç—Ç–æ–º—É `LED` —Ñ–æ—Ä–º–∏—Ä—É–µ—Ç—Å—è **–æ–¥–Ω–∏–º** –ø—Ä–∏—Å–≤–∞–∏–≤–∞–Ω–∏–µ–º —Ü–µ–ª–æ–≥–æ –≤–µ–∫—Ç–æ—Ä–∞.

### –ò—Å—Ö–æ–¥–Ω–∏–∫: `P03_Majority_of_Five.vhd`

```vhdl
--=============================================================================
-- Project      : Basys2 Course ‚Äî Project 3 (P03)
-- Module       : P03_Majority_of_Five
-- Description  : Majority-of-5. LED0=1, –µ—Å–ª–∏ —Å—Ä–µ–¥–∏ SW0..SW4 >=3 –µ–¥–∏–Ω–∏—Ü.
-- Target board : Digilent Basys2 (Spartan-3E)
-- Inputs       : SW(4 downto 0)  -> A=SW0, B=SW1, C=SW2, D=SW3, E=SW4
-- Outputs      : LED(0)          -> Y
--                LED(7 downto 1) -> 0
-- Date         : 2026-01-20
--=============================================================================

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity P03_Majority_of_Five is
  port (
    SW  : in  std_logic_vector(7 downto 0);
    LED : out std_logic_vector(7 downto 0)
  );
end P03_Majority_of_Five;

architecture Behavioral of P03_Majority_of_Five is
  signal A, B, C, D, E : std_logic;
  signal Y             : std_logic;
begin
  -- –ë–µ—Ä—ë–º 5 –ø–µ—Ä–µ–∫–ª—é—á–∞—Ç–µ–ª–µ–π: SW0..SW4
  A <= SW(0);
  B <= SW(1);
  C <= SW(2);
  D <= SW(3);
  E <= SW(4);

  -- Majority of 5: 1 –µ—Å–ª–∏ –µ—Å—Ç—å –ª—é–±—ã–µ 3 –µ–¥–∏–Ω–∏—Ü—ã –∏–∑ 5
  Y <= (A and B and C) or  -- ABC
       (A and B and D) or  -- ABD
       (A and C and D) or  -- ACD
       (B and C and D) or  -- BCD
       (A and B and E) or  -- ABE
       (A and C and E) or  -- ACE
       (A and D and E) or  -- ADE
       (B and C and E) or  -- BCE
       (B and D and E) or  -- BDE
       (C and D and E);    -- CDE

  -- LED0 = Y, –æ—Å—Ç–∞–ª—å–Ω—ã–µ = 0 (–û–î–ù–û –ø—Ä–∏—Å–≤–∞–∏–≤–∞–Ω–∏–µ –≤—Å–µ–≥–æ –≤–µ–∫—Ç–æ—Ä–∞)
  LED <= (7 downto 1 => '0') & Y;
end Behavioral;
```

### –ê–ª—å—Ç–µ—Ä–Ω–∞—Ç–∏–≤–Ω–∞—è –∏–¥–µ—è —Ä–µ–∞–ª–∏–∑–∞—Ü–∏–∏ (—á–µ—Ä–µ–∑ –ø–æ–¥—Å—á—ë—Ç –µ–¥–∏–Ω–∏—Ü)

–ò–Ω–æ–≥–¥–∞ —É–¥–æ–±–Ω–µ–µ –º—ã—Å–ª–∏—Ç—å ¬´–∫–∞–∫ –≤ –º–∞—Ç–µ–º–∞—Ç–∏–∫–µ¬ª: –ø–æ—Å—á–∏—Ç–∞—Ç—å —á–∏—Å–ª–æ –µ–¥–∏–Ω–∏—Ü –∏ —Å—Ä–∞–≤–Ω–∏—Ç—å —Å 3. –î–ª—è 5 –≤—Ö–æ–¥–æ–≤ —ç—Ç–æ –º–æ–∂–Ω–æ —Å–¥–µ–ª–∞—Ç—å –∏ –≤—Ä—É—á–Ω—É—é, –∏ —Å–∏–Ω—Ç–µ–∑–∞—Ç–æ—Ä —Å–æ–∑–¥–∞—Å—Ç —Ç—É –∂–µ –∫–æ–º–±–∏–Ω–∞—Ü–∏–æ–Ω–Ω—É—é —Å—Ç—Ä—É–∫—Ç—É—Ä—É.

> –î–ª—è —É—á–µ–±–Ω–æ–≥–æ –ø—Ä–æ–µ–∫—Ç–∞ –¥–æ—Å—Ç–∞—Ç–æ—á–Ω–æ SOP-—Ä–µ–∞–ª–∏–∑–∞—Ü–∏–∏ –≤—ã—à–µ; —ç—Ç–æ—Ç –±–ª–æ–∫ ‚Äî –ø—Ä–æ—Å—Ç–æ –∫–∞–∫ –≤–∞—Ä–∏–∞–Ω—Ç.

---

## –û–≥—Ä–∞–Ω–∏—á–µ–Ω–∏—è (UCF) ‚Äî –º–∏–Ω–∏–º–∞–ª—å–Ω—ã–π –ø—Ä–∏–º–µ—Ä

–ï—Å–ª–∏ –≤—ã –∏—Å–ø–æ–ª—å–∑—É–µ—Ç–µ –æ–±—â–∏–π UCF-—à–∞–±–ª–æ–Ω, –¥–æ—Å—Ç–∞—Ç–æ—á–Ω–æ –æ—Å—Ç–∞–≤–∏—Ç—å —Ç–æ–ª—å–∫–æ –Ω—É–∂–Ω—ã–µ –ª–∏–Ω–∏–∏ (`SW0..SW4` –∏ `LED0`).

–ü—Ä–∏–º–µ—Ä (–∏–º–µ–Ω–∞ –¥–æ–ª–∂–Ω—ã —Å–æ–≤–ø–∞–¥–∞—Ç—å —Å –≤–∞—à–∏–º top-–º–æ–¥—É–ª–µ–º):

```ucf
NET "SW<0>"  LOC = "P11";
NET "SW<1>"  LOC = "L3";
NET "SW<2>"  LOC = "K3";
NET "SW<3>"  LOC = "B4";
NET "SW<4>"  LOC = "G3";

NET "LED<0>" LOC = "M5";
```

> –¢–æ—á–Ω—ã–µ `LOC` –±–µ—Ä—É—Ç—Å—è –∏–∑ Basys2 Reference Manual (—Ä–∞–∑–≤–æ–¥–∫–∞ –ø–µ—Ä–µ–∫–ª—é—á–∞—Ç–µ–ª–µ–π/—Å–≤–µ—Ç–æ–¥–∏–æ–¥–æ–≤).

---

## –°–∏–º—É–ª—è—Ü–∏—è –≤ Xilinx ISE (ISim)

### 1) –ü–æ–¥–≥–æ—Ç–æ–≤–∫–∞

–í –ø—Ä–æ–µ–∫—Ç –¥–æ–±–∞–≤–ª—è—é—Ç—Å—è **–¥–≤–∞ —Ñ–∞–π–ª–∞**:

- `P03_Majority_of_Five.vhd` ‚Äî —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ (DUT)
- `tb_P03_Majority_of_Five.vhd` ‚Äî testbench

### 2) –ó–∞–ø—É—Å–∫ Behavioral simulation

1. –í –ª–µ–≤–æ–π –ø–∞–Ω–µ–ª–∏ ISE –ø–µ—Ä–µ–∫–ª—é—á–∏—Ç–µ —Ä–∞–¥–∏–æ–∫–Ω–æ–ø–∫—É **Simulation** (–Ω–µ Implementation).
2. –í—ã–±–µ—Ä–∏—Ç–µ —Ä–µ–∂–∏–º **Behavioral Simulation**.
3. –í –¥–µ—Ä–µ–≤–µ *Sources* –≤—ã–¥–µ–ª–∏—Ç–µ `tb_P03_Majority_of_Five` –∏ –Ω–∞–∑–Ω–∞—á—å—Ç–µ **Top for Simulation**.
4. –í *Processes* –∑–∞–ø—É—Å—Ç–∏—Ç–µ **Simulate Behavioral Model**.

–ï—Å–ª–∏ —Ç–µ—Å—Ç—ã –ø—Ä–æ—Ö–æ–¥—è—Ç, –≤ –∫–æ–Ω—Å–æ–ª–∏ ISim –±—É–¥–µ—Ç —Å–æ–æ–±—â–µ–Ω–∏–µ –≤–∏–¥–∞:

- `OK: All 32 combinations passed.`

---

## Testbench

### –ó–∞—á–µ–º –Ω—É–∂–µ–Ω testbench

–ü—Ä–æ–≤–µ—Ä–∫–∞ ¬´–≤ –∂–µ–ª–µ–∑–µ¬ª –≤–∞–∂–Ω–∞, –Ω–æ **—Å–∏–º—É–ª—è—Ü–∏—è –±—ã—Å—Ç—Ä–µ–µ –∏ –Ω–∞–¥—ë–∂–Ω–µ–µ**:

- –≤—ã —Ç–µ—Å—Ç–∏—Ä—É–µ—Ç–µ –ª–æ–≥–∏–∫—É –±–µ–∑ UCF –∏ –ø–ª–∞—Ç—ã
- –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∏ –ø–µ—Ä–µ–±–∏—Ä–∞–µ—Ç–µ –º–Ω–æ–∂–µ—Å—Ç–≤–æ —Å–ª—É—á–∞–µ–≤
- —Å—Ä–∞–∑—É –≤–∏–¥–∏—Ç–µ –æ—à–∏–±–∫–∏ (—á–µ—Ä–µ–∑ `assert`)

### –ß—Ç–æ –¥–µ–ª–∞–µ—Ç —ç—Ç–æ—Ç testbench

- –ü–æ–ª–Ω—ã–π –ø–µ—Ä–µ–±–æ—Ä –≤—Å–µ—Ö 32 –∫–æ–º–±–∏–Ω–∞—Ü–∏–π `SW(4..0)`
- –ü–æ–¥—Å—á—ë—Ç –∫–æ–ª–∏—á–µ—Å—Ç–≤–∞ –µ–¥–∏–Ω–∏—Ü
- –°—Ä–∞–≤–Ω–µ–Ω–∏–µ —ç—Ç–∞–ª–æ–Ω–∞ (>=3) —Å `LED(0)`
- –ü—Ä–∏ –æ—à–∏–±–∫–µ ‚Äî `assert severity error`

### –ò—Å—Ö–æ–¥–Ω–∏–∫: `tb_P03_Majority_of_Five.vhd`

```vhdl
--=============================================================================
-- Project      : Basys2 Course ‚Äî Project 3 (P03)
-- Testbench    : tb_P03_Majority_of_Five
-- DUT          : P03_Majority_of_Five
-- Description  : –ü–µ—Ä–µ–±–æ—Ä 32 –∫–æ–º–±–∏–Ω–∞—Ü–∏–π SW(4..0), –ø—Ä–æ–≤–µ—Ä–∫–∞ LED0.
-- Simulation   : ISim / Behavioral Simulation (ISE 14.7)
-- Date         : 2026-01-20
--=============================================================================

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity tb_P03_Majority_of_Five is
end tb_P03_Majority_of_Five;

architecture sim of tb_P03_Majority_of_Five is
  signal SW  : std_logic_vector(7 downto 0) := (others => '0');
  signal LED : std_logic_vector(7 downto 0);

  -- –ü–æ–¥—Å—á—ë—Ç –∫–æ–ª–∏—á–µ—Å—Ç–≤–∞ '1' –≤ SW(4 downto 0)
  function count_ones_5(v : std_logic_vector(4 downto 0)) return integer is
    variable c : integer := 0;
  begin
    for i in v'range loop
      if v(i) = '1' then
        c := c + 1;
      end if;
    end loop;
    return c;
  end function;

begin
  -- DUT
  uut: entity work.P03_Majority_of_Five
    port map (
      SW  => SW,
      LED => LED
    );

  stim: process
    variable v5      : std_logic_vector(4 downto 0);
    variable ones    : integer;
    variable expectY : std_logic;
  begin
    -- –ü–∞—É–∑–∞ –Ω–∞ —Å—Ç–∞—Ä—Ç
    wait for 10 ns;

    -- –ü–æ–ª–Ω—ã–π –ø–µ—Ä–µ–±–æ—Ä 0..31 –¥–ª—è SW(4..0)
    for k in 0 to 31 loop
      v5 := std_logic_vector(to_unsigned(k, 5));

      -- –ü–æ–¥–∞—Ç—å –≤—Ö–æ–¥—ã
      SW(4 downto 0) <= v5;
      SW(7 downto 5) <= (others => '0');

      wait for 10 ns; -- –≤—Ä–µ–º—è –Ω–∞ —Ä–∞—Å–ø—Ä–æ—Å—Ç—Ä–∞–Ω–µ–Ω–∏–µ –∫–æ–º–±–∏–Ω–∞—Ü–∏–æ–Ω–Ω–æ–π –ª–æ–≥–∏–∫–∏

      -- –≠—Ç–∞–ª–æ–Ω majority-of-5
      ones := count_ones_5(v5);
      if ones >= 3 then
        expectY := '1';
      else
        expectY := '0';
      end if;

      -- –ü—Ä–æ–≤–µ—Ä–∫–∞ LED0
      assert LED(0) = expectY
        report "FAIL: k=" & integer'image(k) &
               " ones=" & integer'image(ones) &
               " expected LED0=" & std_logic'image(expectY) &
               " got LED0=" & std_logic'image(LED(0))
        severity error;
    end loop;

    -- –ï—Å–ª–∏ –¥–æ—à–ª–∏ —Å—é–¥–∞ ‚Äî –≤—Å—ë –æ–∫
    assert false report "OK: All 32 combinations passed." severity note;
    wait;
  end process;

end sim;
```

---

## –¢–∏–ø–∏—á–Ω—ã–µ –ø—Ä–æ–±–ª–µ–º—ã –∏ –∏—Ö –ø—Ä–∏—á–∏–Ω—ã

### –í —Å–∏–º—É–ª—è—Ü–∏–∏ –≤–∏–¥–Ω—ã `U` –∏ `X`

- `U` (Uninitialized) ‚Äî —Å–∏–≥–Ω–∞–ª –µ—â—ë –Ω–µ –ø–æ–ª—É—á–∏–ª –∑–Ω–∞—á–µ–Ω–∏—è.
- `X` (Unknown) ‚Äî –∫–æ–Ω—Ñ–ª–∏–∫—Ç –¥—Ä–∞–π–≤–µ—Ä–æ–≤ –∏–ª–∏ —Ä–∞—Å–ø—Ä–æ—Å—Ç—Ä–∞–Ω–µ–Ω–∏–µ –Ω–µ–æ–ø—Ä–µ–¥–µ–ª—ë–Ω–Ω–æ—Å—Ç–∏.

–°–∞–º–∞—è —á–∞—Å—Ç–∞—è –ø—Ä–∏—á–∏–Ω–∞ `X` –≤ —ç—Ç–æ–º –ø—Ä–æ–µ–∫—Ç–µ ‚Äî **–¥–≤–∞ –ø–∞—Ä–∞–ª–ª–µ–ª—å–Ω—ã—Ö –ø—Ä–∏—Å–≤–∞–∏–≤–∞–Ω–∏—è** –æ–¥–Ω–æ–º—É –∏ —Ç–æ–º—É –∂–µ `LED`.
–†–µ—à–µ–Ω–∏–µ: —Ñ–æ—Ä–º–∏—Ä—É–π—Ç–µ `LED` **–æ–¥–Ω–∏–º** –ø—Ä–∏—Å–≤–∞–∏–≤–∞–Ω–∏–µ–º (–∫–∞–∫ –≤ –∫–æ–¥–µ –≤—ã—à–µ).

### –°–∏–º—É–ª—è—Ü–∏—è ¬´–∏–¥—ë—Ç 1 –º–∫—Å¬ª

–≠—Ç–æ –ø—Ä–æ—Å—Ç–æ –≤—ã–±—Ä–∞–Ω–Ω—ã–π –∏–Ω—Ç–µ—Ä–≤–∞–ª Run –≤ ISim (–Ω–∞–ø—Ä–∏–º–µ—Ä, 1000 ns = 1 ¬µs). –ù–∞ –∫–æ—Ä—Ä–µ–∫—Ç–Ω–æ—Å—Ç—å —Å—Ö–µ–º—ã —ç—Ç–æ –Ω–µ –≤–ª–∏—è–µ—Ç.

### –ï—Å—Ç—å –ª–∏ –Ω–∞ –ø–ª–∞—Ç–µ reset ¬´–ø–æ —É–º–æ–ª—á–∞–Ω–∏—é¬ª?

–î–ª—è **–∫–æ–º–±–∏–Ω–∞—Ü–∏–æ–Ω–Ω–æ–π** –ª–æ–≥–∏–∫–∏ reset –Ω–µ –Ω—É–∂–µ–Ω.

–î–ª—è **–ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ–π** (—Å—á—ë—Ç—á–∏–∫–∏, –∞–≤—Ç–æ–º–∞—Ç—ã, —Ä–µ–≥–∏—Å—Ç—Ä—ã) reset –æ–±—ã—á–Ω–æ –¥–æ–±–∞–≤–ª—è—é—Ç –∫–∞–∫ –æ—Ç–¥–µ–ª—å–Ω—ã–π –≤—Ö–æ–¥ –∏ –ø—Ä–∏–≤—è–∑—ã–≤–∞—é—Ç –∫ –∫–Ω–æ–ø–∫–µ `BTN*`.

---

## –ü—Ä–æ–≤–µ—Ä–∫–∞ –Ω–∞ –ø–ª–∞—Ç–µ

1. –°–æ–±–µ—Ä–∏—Ç–µ –ø—Ä–æ–µ–∫—Ç: **Synthesize ‚Üí Implement Design ‚Üí Generate Programming File**.
2. –î–ª—è –ø—Ä–æ—à–∏–≤–∫–∏ —á–µ—Ä–µ–∑ JTAG/Adept –≤ ISE –æ–±—ã—á–Ω–æ —Ç—Ä–µ–±—É–µ—Ç—Å—è –Ω–∞—Å—Ç—Ä–æ–π–∫–∞:
   **FPGA Start-Up Clock ‚Üí JTAG Clock**
   (Generate Programming File ‚Üí Process Properties ‚Üí Startup Options).
3. –ü—Ä–æ—à–µ–π—Ç–µ `.bit` –Ω–∞ –ø–ª–∞—Ç—É –∏ –ø—Ä–æ–≤–µ—Ä—å—Ç–µ:
   - –≤–∫–ª—é—á–∏—Ç–µ –ª—é–±—ã–µ **—Ç—Ä–∏** –∏–∑ `SW0..SW4` ‚Üí `LED0` –¥–æ–ª–∂–µ–Ω –∑–∞–≥–æ—Ä–µ—Ç—å—Å—è.

[![–í–∏–¥–µ–æ #11](https://img.youtube.com/vi/1-H2UTb4x4U/maxresdefault.jpg)](https://youtu.be/1-H2UTb4x4U)