Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: clock_cnt.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clock_cnt.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clock_cnt"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : clock_cnt
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Xilinx/Clock/Clk/clk.vhd" in Library work.
Entity <clock_cnt> compiled.
Entity <clock_cnt> (Architecture <flow>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <clock_cnt> in library <work> (architecture <flow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <clock_cnt> in library <work> (Architecture <flow>).
WARNING:Xst:819 - "E:/Xilinx/Clock/Clk/clk.vhd" line 19: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <num_clk>
Entity <clock_cnt> analyzed. Unit <clock_cnt> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_cnt>.
    Related source file is "E:/Xilinx/Clock/Clk/clk.vhd".
    Found 4-bit down counter for signal <num_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <clock_cnt> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit down counter                                    : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit down counter                                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <clock_cnt> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clock_cnt, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : clock_cnt.ngr
Top Level Output File Name         : clock_cnt
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 18
#      INV                         : 1
#      LUT2                        : 8
#      LUT2_L                      : 1
#      LUT3                        : 2
#      LUT3_L                      : 1
#      LUT4                        : 5
# FlipFlops/Latches                : 4
#      FDCPE                       : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 7
#      IBUF                        : 6
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                        9  out of   4656     0%  
 Number of Slice Flip Flops:              4  out of   9312     0%  
 Number of 4 input LUTs:                 18  out of   9312     0%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of     66    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | IBUF+BUFG              | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+------------------------+-------+
Control Signal                           | Buffer(FF name)        | Load  |
-----------------------------------------+------------------------+-------+
num_reg_0__and0000(num_reg_0__and00001:O)| NONE(num_reg_0)        | 1     |
num_reg_0__and0001(num_reg_0__and00011:O)| NONE(num_reg_0)        | 1     |
num_reg_1__and0000(num_reg_1__and00001:O)| NONE(num_reg_1)        | 1     |
num_reg_1__and0001(num_reg_1__and00011:O)| NONE(num_reg_1)        | 1     |
num_reg_2__and0000(num_reg_2__and00001:O)| NONE(num_reg_2)        | 1     |
num_reg_2__and0001(num_reg_2__and00011:O)| NONE(num_reg_2)        | 1     |
num_reg_3__and0000(num_reg_3__and00001:O)| NONE(num_reg_3)        | 1     |
num_reg_3__and0001(num_reg_3__and00011:O)| NONE(num_reg_3)        | 1     |
-----------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.219ns (Maximum Frequency: 310.655MHz)
   Minimum input arrival time before clock: 3.388ns
   Maximum output required time after clock: 6.923ns
   Maximum combinational path delay: 6.676ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.219ns (frequency: 310.655MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               3.219ns (Levels of Logic = 2)
  Source:            num_reg_1 (FF)
  Destination:       num_reg_2 (FF)
  Source Clock:      clock falling
  Destination Clock: clock falling

  Data Path: num_reg_1 to num_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            5   0.591   0.808  num_reg_1 (num_reg_1)
     LUT2_L:I0->LO         1   0.704   0.104  num_reg_Q_mux0000<2>_SW0 (N2)
     LUT4:I3->O            1   0.704   0.000  num_reg_Q_mux0000<2> (num_reg_Q_mux0000<2>)
     FDCPE:D                   0.308          num_reg_2
    ----------------------------------------
    Total                      3.219ns (2.307ns logic, 0.912ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              3.388ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       num_reg_1 (FF)
  Destination Clock: clock falling

  Data Path: reset to num_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.218   1.158  reset_IBUF (reset_IBUF)
     LUT3:I0->O            1   0.704   0.000  num_reg_Q_mux0000<0>1 (num_reg_Q_mux0000<0>)
     FDCPE:D                   0.308          num_reg_0
    ----------------------------------------
    Total                      3.388ns (2.230ns logic, 1.158ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              6.923ns (Levels of Logic = 3)
  Source:            num_reg_1 (FF)
  Destination:       clk_out (PAD)
  Source Clock:      clock falling

  Data Path: num_reg_1 to clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            5   0.591   0.808  num_reg_1 (num_reg_1)
     LUT3:I0->O            1   0.704   0.424  clk_out_SW0 (N01)
     LUT4:I3->O            1   0.704   0.420  clk_out (clk_out_OBUF)
     OBUF:I->O                 3.272          clk_out_OBUF (clk_out)
    ----------------------------------------
    Total                      6.923ns (5.271ns logic, 1.652ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               6.676ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       clk_out (PAD)

  Data Path: reset to clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.218   1.062  reset_IBUF (reset_IBUF)
     LUT4:I1->O            1   0.704   0.420  clk_out (clk_out_OBUF)
     OBUF:I->O                 3.272          clk_out_OBUF (clk_out)
    ----------------------------------------
    Total                      6.676ns (5.194ns logic, 1.482ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.01 secs
 
--> 

Total memory usage is 241176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

