Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Mar 21 22:22:24 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file qltest_top_control_sets_placed.rpt
| Design       : qltest_top
| Device       : xc7a15t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   127 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           14 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             137 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------+------------------------------------+------------------+----------------+--------------+
| Clock Signal |               Enable Signal              |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk48_BUFG  | QLINK1/U1/p_0_in[7]                      | QLINK1/sys_reset                   |                1 |              1 |         1.00 |
|  clk48_BUFG  | QLINK1/U1/p_0_in[6]                      | QLINK1/sys_reset                   |                1 |              1 |         1.00 |
|  clk48_BUFG  | QLINK1/U1/p_0_in[5]                      | QLINK1/sys_reset                   |                1 |              1 |         1.00 |
|  clk48_BUFG  | QLINK1/U1/p_0_in[0]                      | QLINK1/sys_reset                   |                1 |              1 |         1.00 |
|  clk48_BUFG  | QLINK1/U1/p_0_in[1]                      | QLINK1/sys_reset                   |                1 |              1 |         1.00 |
|  clk48_BUFG  | QLINK1/U1/p_0_in[2]                      | QLINK1/sys_reset                   |                1 |              1 |         1.00 |
|  clk48_BUFG  | QLINK1/U1/p_0_in[3]                      | QLINK1/sys_reset                   |                1 |              1 |         1.00 |
|  clk48_BUFG  | QLINK1/U1/p_0_in[4]                      | QLINK1/sys_reset                   |                1 |              1 |         1.00 |
|  clk48_BUFG  | QLINK1/U1/FSM_onehot_rx_state_reg[18][6] | QLINK1/sys_reset                   |                3 |              4 |         1.33 |
|  clk48_BUFG  | QLINK1/U1/FSM_onehot_rx_state_reg[18][5] | QLINK1/sys_reset                   |                1 |              4 |         4.00 |
|  clk48_BUFG  | QLINK1/U1/FSM_onehot_rx_state_reg[18][4] | QLINK1/sys_reset                   |                1 |              4 |         4.00 |
|  clk48_BUFG  | QLINK1/U1/FSM_onehot_rx_state_reg[18][3] | QLINK1/sys_reset                   |                1 |              4 |         4.00 |
|  clk48_BUFG  | QLINK1/U1/E[1]                           | QLINK1/sys_reset                   |                2 |              4 |         2.00 |
|  clk48_BUFG  | QLINK1/U1/E[0]                           | QLINK1/sys_reset                   |                2 |              4 |         2.00 |
|  clk48_BUFG  | QLINK1/U2/sel                            | QLINK1/U2/subcnt[3]_i_1__0_n_0     |                1 |              4 |         4.00 |
|  clk48_BUFG  | QLINK1/U2/nxt_bitcnt                     | QLINK1/U2/nxt_bitcnt[3]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  clk48_BUFG  | QLINK1/U1/FSM_onehot_rx_state_reg[18][7] | QLINK1/sys_reset                   |                2 |              4 |         2.00 |
|  clk48_BUFG  | QLINK1/U1/FSM_onehot_rx_state_reg[18][2] | QLINK1/sys_reset                   |                1 |              4 |         4.00 |
|  clk48_BUFG  | QLINK1/U1/FSM_onehot_rx_state_reg[18][1] | QLINK1/sys_reset                   |                1 |              4 |         4.00 |
|  clk48_BUFG  | QLINK1/U1/FSM_onehot_rx_state_reg[18][0] | QLINK1/sys_reset                   |                1 |              4 |         4.00 |
|  clk48_BUFG  | QLINK1/U1/nxt_bitcnt[3]_i_2__0_n_0       | QLINK1/U1/nxt_bitcnt[3]_i_1_n_0    |                2 |              4 |         2.00 |
|  clk48_BUFG  |                                          | QLINK1/U1/subcnt[3]_i_1_n_0        |                1 |              4 |         4.00 |
|  clk48_BUFG  | QLINK1/U2/nxt_char_cnt_reg[4][0]         | QLINK1/sys_reset                   |                2 |              5 |         2.50 |
|  clk48_BUFG  | QLINK1/sel                               | QLINK1/sys_reset                   |                1 |              6 |         6.00 |
|  clk48_BUFG  | QLINK1/U2/sys_reset_reg[0]               |                                    |                3 |              7 |         2.33 |
|  clk48_BUFG  | QLINK1/enc_wr                            | QLINK1/sys_reset                   |                1 |              7 |         7.00 |
|  clk48_BUFG  |                                          |                                    |                4 |              7 |         1.75 |
|  clk48_BUFG  | QLINK1/E[0]                              | QLINK1/sys_reset                   |                3 |              8 |         2.67 |
|  clk48_BUFG  | QLINK1/U1/FSM_onehot_rx_state_reg[14][0] | QLINK1/sys_reset                   |                9 |             19 |         2.11 |
|  clk48_BUFG  | QLINK1/nxt_timestamp                     | QLINK1/sys_reset                   |                9 |             32 |         3.56 |
|  clk48_BUFG  |                                          | QLINK1/sys_reset                   |               13 |             38 |         2.92 |
+--------------+------------------------------------------+------------------------------------+------------------+----------------+--------------+


