

================================================================
== Vitis HLS Report for 'fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Sat Nov  5 11:49:09 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fir_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.213 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |     2048|     2048|         1|          1|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      14|     71|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_103_p2                |         +|   0|  0|  19|          12|           1|
    |ap_condition_124                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_97_p2                |      icmp|   0|  0|  12|          12|          13|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          26|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2      |   9|          2|   12|         24|
    |j_fu_54                   |   9|          2|   12|         24|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  36|          8|   26|         52|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |j_fu_54      |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  14|   0|   14|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_VITIS_LOOP_45_1|  return value|
|INPUT_STREAM_TVALID  |   in|    1|        axis|                    INPUT_STREAM_V_data_V|       pointer|
|INPUT_STREAM_TDATA   |   in|   32|        axis|                    INPUT_STREAM_V_data_V|       pointer|
|a_address0           |  out|   11|   ap_memory|                                        a|         array|
|a_ce0                |  out|    1|   ap_memory|                                        a|         array|
|a_we0                |  out|    1|   ap_memory|                                        a|         array|
|a_d0                 |  out|   32|   ap_memory|                                        a|         array|
|INPUT_STREAM_TREADY  |  out|    1|        axis|                    INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TDEST   |   in|    5|        axis|                    INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TKEEP   |   in|    4|        axis|                    INPUT_STREAM_V_keep_V|       pointer|
|INPUT_STREAM_TSTRB   |   in|    4|        axis|                    INPUT_STREAM_V_strb_V|       pointer|
|INPUT_STREAM_TUSER   |   in|    4|        axis|                    INPUT_STREAM_V_user_V|       pointer|
|INPUT_STREAM_TLAST   |   in|    1|        axis|                    INPUT_STREAM_V_last_V|       pointer|
|INPUT_STREAM_TID     |   in|    5|        axis|                      INPUT_STREAM_V_id_V|       pointer|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

