Analysis & Synthesis report for mp2
Mon Feb 27 13:11:05 2017
Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |mp2|cache:cache_inst|cache_control:control|state
 10. State Machine - |mp2|cpu:cpu_inst|cpu_control:control|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|altsyncram:data_rtl_0|altsyncram_u3k1:auto_generated
 16. Source assignments for cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|altsyncram:data_rtl_0|altsyncram_u3k1:auto_generated
 17. Source assignments for cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0|altsyncram_2ak1:auto_generated
 18. Source assignments for cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0|altsyncram_2ak1:auto_generated
 19. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|register:pc
 20. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:pcmux
 21. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|plus2:pcPlus2
 22. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|adder:br_adder
 23. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux2:addrmux
 24. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|adj:offset9_adjuster
 25. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|adj:offset11_adjuster
 26. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux2:storemux
 27. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux2:drmux
 28. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|adj:offset6_adjuster
 29. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:regfilemux
 30. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:alumux
 31. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|register:cc
 32. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:marmux
 33. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|register:MAR
 34. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrInModifier
 35. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux2:mdrmux
 36. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|register:MDR
 37. Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrOutModifier
 38. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_highbyte
 39. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_lowbyte
 40. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_highbyte
 41. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_lowbyte
 42. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_highbyte
 43. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_lowbyte
 44. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_highbyte
 45. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_lowbyte
 46. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_highbyte
 47. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_lowbyte
 48. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_highbyte
 49. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_lowbyte
 50. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_highbyte
 51. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_lowbyte
 52. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_highbyte
 53. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_lowbyte
 54. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|array:lru
 55. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:dirty
 56. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:valid
 57. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:tag
 58. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:data
 59. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:dirty
 60. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:valid
 61. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:tag
 62. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:data
 63. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|mux2:wayselector_mux
 64. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|mux8:mem_rdata_mux
 65. Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|mux4:pmemaddr_mux
 66. Parameter Settings for Inferred Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|altsyncram:data_rtl_0
 67. Parameter Settings for Inferred Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|altsyncram:data_rtl_0
 68. Parameter Settings for Inferred Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0
 69. Parameter Settings for Inferred Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0
 70. altsyncram Parameter Settings by Entity Instance
 71. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|mux4:pmemaddr_mux"
 72. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_lowbyte"
 73. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_highbyte"
 74. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_lowbyte"
 75. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_highbyte"
 76. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_lowbyte"
 77. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_highbyte"
 78. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_lowbyte"
 79. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_highbyte"
 80. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_lowbyte"
 81. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_highbyte"
 82. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_lowbyte"
 83. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_highbyte"
 84. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_lowbyte"
 85. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_highbyte"
 86. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_lowbyte"
 87. Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_highbyte"
 88. Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrOutModifier"
 89. Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrInModifier"
 90. Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|mux4:marmux"
 91. Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|mux4:alumux"
 92. Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|mux2:drmux"
 93. Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|adj:offset11_adjuster"
 94. Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|adj:offset9_adjuster"
 95. Elapsed Time Per Partition
 96. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-------------------------------+---------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Mon Feb 27 13:11:05 2017       ;
; Quartus II 32-bit Version     ; 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name                 ; mp2                                         ;
; Top-level Entity Name         ; mp2                                         ;
; Family                        ; Stratix III                                 ;
; Logic utilization             ; N/A                                         ;
;     Combinational ALUTs       ; 874                                         ;
;     Memory ALUTs              ; 0                                           ;
;     Dedicated logic registers ; 558                                         ;
; Total registers               ; 558                                         ;
; Total pins                    ; 276                                         ;
; Total virtual pins            ; 0                                           ;
; Total block memory bits       ; 2,192                                       ;
; DSP block 18-bit elements     ; 0                                           ;
; Total PLLs                    ; 0                                           ;
; Total DLLs                    ; 0                                           ;
+-------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP3SE50F780C2      ;                    ;
; Top-level entity name                                                           ; mp2                ; mp2                ;
; Family name                                                                     ; Stratix III        ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; cache_control.sv                 ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/cache_control.sv                                  ;         ;
; cache_datapath.sv                ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/cache_datapath.sv                                 ;         ;
; cpu_datapath.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/cpu_datapath.sv                                   ;         ;
; mp2.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/mp2.sv                                            ;         ;
; cpu_control.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/cpu_control.sv                                    ;         ;
; cache.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/cache.sv                                          ;         ;
; cpu.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/cpu.sv                                            ;         ;
; cache_writelogic.sv              ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/cache_writelogic.sv                               ;         ;
; decoder3.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/decoder3.sv                                       ;         ;
; mux8.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/mux8.sv                                           ;         ;
; way.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/way.sv                                            ;         ;
; array.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/array.sv                                          ;         ;
; lc3b_types.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/lc3b_types.sv                                     ;         ;
; adj.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/adj.sv                                            ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/alu.sv                                            ;         ;
; gencc.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/gencc.sv                                          ;         ;
; ir.sv                            ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/ir.sv                                             ;         ;
; plus2.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/plus2.sv                                          ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/regfile.sv                                        ;         ;
; register.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/register.sv                                       ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/mux2.sv                                           ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/adder.sv                                          ;         ;
; cccomp.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/cccomp.sv                                         ;         ;
; mux4.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ece411/mp2/mux4.sv                                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /software/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_u3k1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/rrthakk2/ece411/mp2/db/altsyncram_u3k1.tdf                            ;         ;
; db/altsyncram_2ak1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/rrthakk2/ece411/mp2/db/altsyncram_2ak1.tdf                            ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 874       ;
;     -- Combinational ALUTs                    ; 874       ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 558       ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 179       ;
;     -- Due to unpartnered combinational logic ; 179       ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 874       ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 76        ;
;     -- 6 input functions                      ; 294       ;
;     -- 5 input functions                      ; 270       ;
;     -- 4 input functions                      ; 73        ;
;     -- <=3 input functions                    ; 161       ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 752       ;
;     -- extended LUT mode                      ; 76        ;
;     -- arithmetic mode                        ; 46        ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 1276      ;
;                                               ;           ;
; Total registers                               ; 558       ;
;     -- Dedicated logic registers              ; 558       ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
;                                               ;           ;
; I/O pins                                      ; 276       ;
; Total MLAB memory bits                        ; 0         ;
; Total block memory bits                       ; 2192      ;
; DSP block 18-bit elements                     ; 0         ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 832       ;
; Total fan-out                                 ; 8875      ;
; Average fan-out                               ; 3.93      ;
+-----------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Library Name ;
+---------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; |mp2                                                          ; 874 (0)           ; 558 (0)      ; 2192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 276  ; 0            ; |mp2                                                                                                                      ; work         ;
;    |cache:cache_inst|                                         ; 382 (0)           ; 329 (0)      ; 2192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst                                                                                                     ; work         ;
;       |cache_control:control|                                 ; 15 (15)           ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_control:control                                                                               ; work         ;
;       |cache_datapath:datapath|                               ; 367 (17)          ; 326 (0)      ; 2192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath                                                                             ; work         ;
;          |array:lru|                                          ; 18 (18)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|array:lru                                                                   ; work         ;
;          |cache_writelogic:writelogic|                        ; 149 (21)          ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic                                                 ; work         ;
;             |mux4:module_instant_loop[0].writelogic_highbyte| ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_highbyte ; work         ;
;             |mux4:module_instant_loop[0].writelogic_lowbyte|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_lowbyte  ; work         ;
;             |mux4:module_instant_loop[1].writelogic_highbyte| ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_highbyte ; work         ;
;             |mux4:module_instant_loop[1].writelogic_lowbyte|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_lowbyte  ; work         ;
;             |mux4:module_instant_loop[2].writelogic_highbyte| ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_highbyte ; work         ;
;             |mux4:module_instant_loop[2].writelogic_lowbyte|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_lowbyte  ; work         ;
;             |mux4:module_instant_loop[3].writelogic_highbyte| ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_highbyte ; work         ;
;             |mux4:module_instant_loop[3].writelogic_lowbyte|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_lowbyte  ; work         ;
;             |mux4:module_instant_loop[4].writelogic_highbyte| ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_highbyte ; work         ;
;             |mux4:module_instant_loop[4].writelogic_lowbyte|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_lowbyte  ; work         ;
;             |mux4:module_instant_loop[5].writelogic_highbyte| ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_highbyte ; work         ;
;             |mux4:module_instant_loop[5].writelogic_lowbyte|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_lowbyte  ; work         ;
;             |mux4:module_instant_loop[6].writelogic_highbyte| ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_highbyte ; work         ;
;             |mux4:module_instant_loop[6].writelogic_lowbyte|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_lowbyte  ; work         ;
;             |mux4:module_instant_loop[7].writelogic_highbyte| ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_highbyte ; work         ;
;             |mux4:module_instant_loop[7].writelogic_lowbyte|  ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_lowbyte  ; work         ;
;          |mux2:wayselector_mux|                               ; 133 (133)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|mux2:wayselector_mux                                                        ; work         ;
;          |mux4:pmemaddr_mux|                                  ; 9 (9)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|mux4:pmemaddr_mux                                                           ; work         ;
;          |way:way0|                                           ; 20 (0)            ; 159 (0)      ; 1096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way0                                                                    ; work         ;
;             |array:data|                                      ; 0 (0)             ; 135 (135)    ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way0|array:data                                                         ; work         ;
;                |altsyncram:data_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0                                   ; work         ;
;                   |altsyncram_2ak1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0|altsyncram_2ak1:auto_generated    ; work         ;
;             |array:dirty|                                     ; 10 (10)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way0|array:dirty                                                        ; work         ;
;             |array:tag|                                       ; 10 (10)           ; 16 (16)      ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way0|array:tag                                                          ; work         ;
;                |altsyncram:data_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|altsyncram:data_rtl_0                                    ; work         ;
;                   |altsyncram_u3k1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|altsyncram:data_rtl_0|altsyncram_u3k1:auto_generated     ; work         ;
;          |way:way1|                                           ; 21 (0)            ; 159 (0)      ; 1096              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way1                                                                    ; work         ;
;             |array:data|                                      ; 0 (0)             ; 135 (135)    ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way1|array:data                                                         ; work         ;
;                |altsyncram:data_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0                                   ; work         ;
;                   |altsyncram_2ak1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0|altsyncram_2ak1:auto_generated    ; work         ;
;             |array:dirty|                                     ; 11 (11)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way1|array:dirty                                                        ; work         ;
;             |array:tag|                                       ; 10 (10)           ; 16 (16)      ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way1|array:tag                                                          ; work         ;
;                |altsyncram:data_rtl_0|                        ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|altsyncram:data_rtl_0                                    ; work         ;
;                   |altsyncram_u3k1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|altsyncram:data_rtl_0|altsyncram_u3k1:auto_generated     ; work         ;
;    |cpu:cpu_inst|                                             ; 492 (0)           ; 229 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst                                                                                                         ; work         ;
;       |cpu_control:control|                                   ; 64 (64)           ; 34 (34)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_control:control                                                                                     ; work         ;
;       |cpu_datapath:datapath|                                 ; 428 (0)           ; 195 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath                                                                                   ; work         ;
;          |adder:br_adder|                                     ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|adder:br_adder                                                                    ; work         ;
;          |alu:alu_inst|                                       ; 175 (175)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|alu:alu_inst                                                                      ; work         ;
;          |cccomp:cccomp_inst|                                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|cccomp:cccomp_inst                                                                ; work         ;
;          |gencc:gencc_inst|                                   ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|gencc:gencc_inst                                                                  ; work         ;
;          |ir:IR|                                              ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|ir:IR                                                                             ; work         ;
;          |mux2:mdrmux|                                        ; 48 (48)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux2:mdrmux                                                                       ; work         ;
;          |mux2:storemux|                                      ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux2:storemux                                                                     ; work         ;
;          |mux4:alumux|                                        ; 22 (22)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:alumux                                                                       ; work         ;
;          |mux4:marmux|                                        ; 16 (16)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:marmux                                                                       ; work         ;
;          |mux4:mdrOutModifier|                                ; 16 (16)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrOutModifier                                                               ; work         ;
;          |mux4:pcmux|                                         ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:pcmux                                                                        ; work         ;
;          |mux4:regfilemux|                                    ; 22 (22)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:regfilemux                                                                   ; work         ;
;          |plus2:pcPlus2|                                      ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|plus2:pcPlus2                                                                     ; work         ;
;          |regfile:regfile_inst|                               ; 72 (72)           ; 128 (128)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|regfile:regfile_inst                                                              ; work         ;
;          |register:MAR|                                       ; 1 (1)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|register:MAR                                                                      ; work         ;
;          |register:MDR|                                       ; 1 (1)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|register:MDR                                                                      ; work         ;
;          |register:cc|                                        ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|register:cc                                                                       ; work         ;
;          |register:pc|                                        ; 1 (1)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|register:pc                                                                       ; work         ;
+---------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0|altsyncram_2ak1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 128          ; 8            ; 128          ; 1024 ; None ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|altsyncram:data_rtl_0|altsyncram_u3k1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 8            ; 9            ; 8            ; 9            ; 72   ; None ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0|altsyncram_2ak1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 128          ; 8            ; 128          ; 1024 ; None ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|altsyncram:data_rtl_0|altsyncram_u3k1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 8            ; 9            ; 8            ; 9            ; 72   ; None ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |mp2|cache:cache_inst|cache_control:control|state                    ;
+-----------------------+-----------------------+------------------+-------------------+
; Name                  ; state.process_request ; state.write_back ; state.fetch_cline ;
+-----------------------+-----------------------+------------------+-------------------+
; state.process_request ; 0                     ; 0                ; 0                 ;
; state.fetch_cline     ; 1                     ; 0                ; 1                 ;
; state.write_back      ; 1                     ; 1                ; 0                 ;
+-----------------------+-----------------------+------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mp2|cpu:cpu_inst|cpu_control:control|state                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------------+-------------+-------------+-----------+-----------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------------+-----------------+----------------+----------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+
; Name              ; state.trap3 ; state.trap2 ; state.trap1 ; state.jsr ; state.lea ; state.jmp ; state.sti4 ; state.sti3 ; state.sti2 ; state.sti1 ; state.stb2 ; state.stb1 ; state.str2 ; state.str1 ; state.ldi4 ; state.ldi3 ; state.ldi2 ; state.ldi1 ; state.ldb2 ; state.ldb1 ; state.ldr2 ; state.ldr1 ; state.calc_addr_b ; state.calc_addr ; state.br_taken ; state.br ; state.s_shf ; state.s_not ; state.s_and ; state.s_add ; state.decode ; state.fetch3 ; state.fetch2 ; state.fetch1 ;
+-------------------+-------------+-------------+-------------+-----------+-----------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------------+-----------------+----------------+----------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+
; state.fetch1      ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ;
; state.fetch2      ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 1            ;
; state.fetch3      ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 1            ;
; state.decode      ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 1            ;
; state.s_add       ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 1            ;
; state.s_and       ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.s_not       ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.s_shf       ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.br          ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 1        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.br_taken    ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 1              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.calc_addr   ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 1               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.calc_addr_b ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.ldr1        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.ldr2        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.ldb1        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.ldb2        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.ldi1        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.ldi2        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.ldi3        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.ldi4        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.str1        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.str2        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.stb1        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.stb2        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.sti1        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.sti2        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.sti3        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.sti4        ; 0           ; 0           ; 0           ; 0         ; 0         ; 0         ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.jmp         ; 0           ; 0           ; 0           ; 0         ; 0         ; 1         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.lea         ; 0           ; 0           ; 0           ; 0         ; 1         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.jsr         ; 0           ; 0           ; 0           ; 1         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.trap1       ; 0           ; 0           ; 1           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.trap2       ; 0           ; 1           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
; state.trap3       ; 1           ; 0           ; 0           ; 0         ; 0         ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                 ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ;
+-------------------+-------------+-------------+-------------+-----------+-----------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-------------------+-----------------+----------------+----------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+----------------------------------------------------------------------+----------------------------------------+
; Register name                                                        ; Reason for Removal                     ;
+----------------------------------------------------------------------+----------------------------------------+
; cache:cache_inst|cache_control:control|state~4                       ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~5                       ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~6                       ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~7                       ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~8                       ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~9                       ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~10                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~11                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~12                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~13                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~14                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~15                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~16                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~17                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~18                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~19                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~20                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~21                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~22                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~23                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~24                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~25                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~26                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~27                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~28                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~29                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~30                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~31                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~32                      ; Lost fanout                            ;
; cache:cache_inst|cache_control:control|state~33                      ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~2                             ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~3                             ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~4                             ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~5                             ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~6                             ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~7                             ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~8                             ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~9                             ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~10                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~11                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~12                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~13                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~14                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~15                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~16                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~17                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~18                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~19                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~20                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~21                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~22                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~23                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~24                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~25                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~26                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~27                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~28                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~29                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~30                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~31                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~32                            ; Lost fanout                            ;
; cpu:cpu_inst|cpu_control:control|state~33                            ; Lost fanout                            ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:valid|data~5 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:valid|data~7 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:valid|data~4 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:valid|data~1 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:valid|data~3 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:valid|data~0 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:valid|data~2 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:valid|data~6 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:valid|data~5 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:valid|data~7 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:valid|data~4 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:valid|data~1 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:valid|data~3 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:valid|data~0 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:valid|data~2 ; Stuck at VCC due to stuck port data_in ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:valid|data~6 ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 78                               ;                                        ;
+----------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 558   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 206   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                    ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Register Name                                                                       ; RAM Name                                                                ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[0]    ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[1]    ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[2]    ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[3]    ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[4]    ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[5]    ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[6]    ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[7]    ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[8]    ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[9]    ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[10]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[11]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[12]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[13]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[14]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0_bypass[15]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[0]    ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[1]    ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[2]    ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[3]    ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[4]    ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[5]    ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[6]    ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[7]    ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[8]    ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[9]    ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[10]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[11]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[12]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[13]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[14]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0_bypass[15]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0  ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[0]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[1]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[2]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[3]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[4]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[5]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[6]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[7]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[8]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[9]   ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[10]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[11]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[12]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[13]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[14]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[15]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[16]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[17]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[18]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[19]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[20]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[21]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[22]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[23]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[24]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[25]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[26]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[27]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[28]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[29]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[30]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[31]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[32]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[33]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[34]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[35]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[36]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[37]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[38]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[39]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[40]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[41]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[42]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[43]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[44]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[45]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[46]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[47]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[48]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[49]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[50]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[51]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[52]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[53]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[54]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[55]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[56]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[57]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[58]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[59]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[60]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[61]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[62]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[63]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[64]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[65]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[66]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[67]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[68]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[69]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[70]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[71]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[72]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[73]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[74]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[75]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[76]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[77]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[78]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[79]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[80]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[81]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[82]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[83]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[84]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[85]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[86]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[87]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[88]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[89]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[90]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[91]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[92]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[93]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[94]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[95]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[96]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[97]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[98]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[99]  ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[100] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[101] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[102] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[103] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[104] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[105] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[106] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[107] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[108] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[109] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[110] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[111] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[112] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[113] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[114] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[115] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[116] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[117] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[118] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[119] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[120] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[121] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[122] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[123] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[124] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[125] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[126] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[127] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[128] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[129] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[130] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[131] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[132] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[133] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0_bypass[134] ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[0]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[1]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[2]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[3]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[4]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[5]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[6]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[7]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[8]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[9]   ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[10]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[11]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[12]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[13]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[14]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[15]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[16]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[17]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[18]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[19]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[20]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[21]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[22]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[23]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[24]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[25]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[26]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[27]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[28]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[29]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[30]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[31]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[32]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[33]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[34]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[35]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[36]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[37]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[38]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[39]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[40]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[41]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[42]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[43]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[44]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[45]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[46]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[47]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[48]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[49]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[50]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[51]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[52]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[53]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[54]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[55]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[56]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[57]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[58]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[59]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[60]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[61]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[62]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[63]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[64]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[65]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[66]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[67]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[68]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[69]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[70]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[71]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[72]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[73]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[74]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[75]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[76]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[77]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[78]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[79]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[80]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[81]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[82]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[83]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[84]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[85]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[86]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[87]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[88]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[89]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[90]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[91]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[92]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[93]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[94]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[95]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[96]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[97]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[98]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[99]  ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[100] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[101] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[102] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[103] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[104] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[105] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[106] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[107] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[108] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[109] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[110] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[111] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[112] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[113] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[114] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[115] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[116] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[117] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[118] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[119] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[120] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[121] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[122] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[123] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[124] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[125] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[126] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[127] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[128] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[129] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[130] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[131] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[132] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[133] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0_bypass[134] ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0 ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; Yes        ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|register:MAR|data[13]                                                                  ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; Yes        ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|register:MAR|data[2]                                                                   ;
; 4:1                ; 15 bits   ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; Yes        ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|register:pc|data[14]                                                                   ;
; 10:1               ; 8 bits    ; 48 ALUTs      ; 48 ALUTs             ; 0 ALUTs                ; Yes        ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|register:MDR|data[1]                                                                   ;
; 12:1               ; 8 bits    ; 64 ALUTs      ; 48 ALUTs             ; 16 ALUTs               ; Yes        ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|register:MDR|data[15]                                                                  ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_lowbyte|Mux1  ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_highbyte|Mux7 ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_lowbyte|Mux3  ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_highbyte|Mux3 ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_lowbyte|Mux2  ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_highbyte|Mux4 ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_lowbyte|Mux3  ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_highbyte|Mux5 ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_lowbyte|Mux2  ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_highbyte|Mux1 ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_lowbyte|Mux3  ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_highbyte|Mux1 ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_lowbyte|Mux3  ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_highbyte|Mux1 ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_lowbyte|Mux7  ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_highbyte|Mux4 ;
; 4:1                ; 9 bits    ; 18 ALUTs      ; 18 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|mux4:pmemaddr_mux|Mux5                                                           ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_control:control|mem_resp                                                                           ;
; 4:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:marmux|Mux11                                                                      ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:alumux|Mux3                                                                       ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|alu:alu_inst|ShiftRight0                                                               ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|alu:alu_inst|ShiftLeft0                                                                ;
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrOutModifier|Mux15                                                              ;
; 4:1                ; 15 bits   ; 30 ALUTs      ; 30 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:regfilemux|Mux10                                                                  ;
; 4:1                ; 128 bits  ; 256 ALUTs     ; 256 ALUTs            ; 0 ALUTs                ; No         ; |mp2|cache:cache_inst|cache_datapath:datapath|mux2:wayselector_mux|f[3]                                                        ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:alumux|Mux10                                                                      ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 6 ALUTs              ; 3 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|mux4:alumux|Mux14                                                                      ;
; 4:1                ; 11 bits   ; 22 ALUTs      ; 22 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_control:control|Selector34                                                                               ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_control:control|Selector17                                                                               ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_control:control|Selector27                                                                               ;
; 13:1               ; 2 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|alu:alu_inst|Selector6                                                                 ;
; 14:1               ; 2 bits    ; 18 ALUTs      ; 18 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|alu:alu_inst|Selector14                                                                ;
; 15:1               ; 2 bits    ; 20 ALUTs      ; 18 ALUTs             ; 2 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|alu:alu_inst|Selector1                                                                 ;
; 16:1               ; 2 bits    ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; No         ; |mp2|cpu:cpu_inst|cpu_datapath:datapath|alu:alu_inst|Selector9                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|altsyncram:data_rtl_0|altsyncram_u3k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|altsyncram:data_rtl_0|altsyncram_u3k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0|altsyncram_2ak1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0|altsyncram_2ak1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|register:pc ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:pcmux ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|plus2:pcPlus2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|adder:br_adder ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux2:addrmux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|adj:offset9_adjuster ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|adj:offset11_adjuster ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux2:storemux ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux2:drmux ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|adj:offset6_adjuster ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:regfilemux ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:alumux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|register:cc ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:marmux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|register:MAR ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrInModifier ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux2:mdrmux ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|register:MDR ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrOutModifier ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_highbyte ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_lowbyte ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_highbyte ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_lowbyte ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_highbyte ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_lowbyte ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_highbyte ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_lowbyte ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_highbyte ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_lowbyte ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_highbyte ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_lowbyte ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_highbyte ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_lowbyte ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_highbyte ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_lowbyte ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|array:lru ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:dirty ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:valid ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:tag ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:data ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:dirty ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:valid ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:tag ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:data ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|mux2:wayselector_mux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|mux8:mem_rdata_mux ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cache:cache_inst|cache_datapath:datapath|mux4:pmemaddr_mux ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 9                    ; Untyped                                                                ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 9                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_u3k1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 9                    ; Untyped                                                                ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 9                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_u3k1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 128                  ; Untyped                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 128                  ; Untyped                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2ak1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 128                  ; Untyped                                                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 128                  ; Untyped                                                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2ak1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                  ;
; Entity Instance                           ; cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|altsyncram:data_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 9                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|altsyncram:data_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 9                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 128                                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 128                                                                                ;
;     -- NUMWORDS_B                         ; 8                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
; Entity Instance                           ; cache:cache_inst|cache_datapath:datapath|way:way0|array:data|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 128                                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 128                                                                                ;
;     -- NUMWORDS_B                         ; 8                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|mux4:pmemaddr_mux" ;
+---------+-------+----------+-----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                   ;
+---------+-------+----------+-----------------------------------------------------------+
; a[3..0] ; Input ; Info     ; Stuck at GND                                              ;
; b[3..0] ; Input ; Info     ; Stuck at GND                                              ;
; c[3..0] ; Input ; Info     ; Stuck at GND                                              ;
; d       ; Input ; Info     ; Stuck at GND                                              ;
+---------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_lowbyte" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[7].writelogic_highbyte" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_lowbyte" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[6].writelogic_highbyte" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_lowbyte" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[5].writelogic_highbyte" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_lowbyte" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[4].writelogic_highbyte" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_lowbyte" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[3].writelogic_highbyte" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_lowbyte" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[2].writelogic_highbyte" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_lowbyte" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[1].writelogic_highbyte" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_lowbyte" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_highbyte" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrOutModifier" ;
+----------+-------+----------+------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                              ;
+----------+-------+----------+------------------------------------------------------+
; b[15..8] ; Input ; Info     ; Stuck at GND                                         ;
; c[15..8] ; Input ; Info     ; Stuck at GND                                         ;
; d        ; Input ; Info     ; Stuck at GND                                         ;
+----------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|mux4:mdrInModifier" ;
+----------+-------+----------+-----------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                             ;
+----------+-------+----------+-----------------------------------------------------+
; b[15..8] ; Input ; Info     ; Stuck at GND                                        ;
; c[7..0]  ; Input ; Info     ; Stuck at GND                                        ;
; d        ; Input ; Info     ; Stuck at GND                                        ;
+----------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|mux4:marmux" ;
+----------+-------+----------+----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                      ;
+----------+-------+----------+----------------------------------------------+
; d[15..9] ; Input ; Info     ; Stuck at GND                                 ;
; d[0]     ; Input ; Info     ; Stuck at GND                                 ;
+----------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|mux4:alumux" ;
+----------+-------+----------+----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                      ;
+----------+-------+----------+----------------------------------------------+
; d[15..4] ; Input ; Info     ; Stuck at GND                                 ;
+----------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|mux2:drmux" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                    ;
+------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|adj:offset11_adjuster" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; lsse ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_inst|cpu_datapath:datapath|adj:offset9_adjuster" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; lsse ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Full Version
    Info: Processing started: Mon Feb 27 13:10:55 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mp2 -c mp2
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file cache_control.sv
    Info (12023): Found entity 1: cache_control
Info (12021): Found 1 design units, including 1 entities, in source file cache_datapath.sv
    Info (12023): Found entity 1: cache_datapath
Info (12021): Found 1 design units, including 1 entities, in source file cpu_datapath.sv
    Info (12023): Found entity 1: cpu_datapath
Info (12021): Found 1 design units, including 1 entities, in source file mp2.sv
    Info (12023): Found entity 1: mp2
Info (12021): Found 1 design units, including 1 entities, in source file cpu_control.sv
    Info (12023): Found entity 1: cpu_control
Info (12021): Found 1 design units, including 1 entities, in source file cache.sv
    Info (12023): Found entity 1: cache
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file cache_writelogic.sv
    Info (12023): Found entity 1: cache_writelogic
Info (12021): Found 1 design units, including 1 entities, in source file decoder3.sv
    Info (12023): Found entity 1: decoder3
Info (12021): Found 1 design units, including 1 entities, in source file mux8.sv
    Info (12023): Found entity 1: mux8
Info (12021): Found 1 design units, including 1 entities, in source file way.sv
    Info (12023): Found entity 1: way
Info (12021): Found 1 design units, including 1 entities, in source file array.sv
    Info (12023): Found entity 1: array
Info (12021): Found 1 design units, including 0 entities, in source file lc3b_types.sv
    Info (12022): Found design unit 1: lc3b_types (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file adj.sv
    Info (12023): Found entity 1: adj
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file gencc.sv
    Info (12023): Found entity 1: gencc
Info (12021): Found 1 design units, including 1 entities, in source file ir.sv
    Info (12023): Found entity 1: ir
Info (12021): Found 1 design units, including 1 entities, in source file plus2.sv
    Info (12023): Found entity 1: plus2
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file cccomp.sv
    Info (12023): Found entity 1: cccomp
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4
Info (12127): Elaborating entity "mp2" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu_inst"
Info (12128): Elaborating entity "cpu_control" for hierarchy "cpu:cpu_inst|cpu_control:control"
Info (12128): Elaborating entity "cpu_datapath" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath"
Info (12128): Elaborating entity "register" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|register:pc"
Info (12128): Elaborating entity "mux4" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|mux4:pcmux"
Info (12128): Elaborating entity "plus2" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|plus2:pcPlus2"
Info (12128): Elaborating entity "adder" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|adder:br_adder"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|mux2:addrmux"
Info (12128): Elaborating entity "adj" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|adj:offset9_adjuster"
Info (12128): Elaborating entity "adj" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|adj:offset11_adjuster"
Info (12128): Elaborating entity "ir" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|ir:IR"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|mux2:storemux"
Info (12128): Elaborating entity "adj" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|adj:offset6_adjuster"
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|regfile:regfile_inst"
Info (12128): Elaborating entity "alu" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|alu:alu_inst"
Info (12128): Elaborating entity "gencc" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|gencc:gencc_inst"
Info (12128): Elaborating entity "register" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|register:cc"
Info (12128): Elaborating entity "cccomp" for hierarchy "cpu:cpu_inst|cpu_datapath:datapath|cccomp:cccomp_inst"
Info (12128): Elaborating entity "cache" for hierarchy "cache:cache_inst"
Info (12128): Elaborating entity "cache_control" for hierarchy "cache:cache_inst|cache_control:control"
Info (12128): Elaborating entity "cache_datapath" for hierarchy "cache:cache_inst|cache_datapath:datapath"
Info (12128): Elaborating entity "cache_writelogic" for hierarchy "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic"
Info (12128): Elaborating entity "decoder3" for hierarchy "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|decoder3:decoder3_inst"
Info (12128): Elaborating entity "mux4" for hierarchy "cache:cache_inst|cache_datapath:datapath|cache_writelogic:writelogic|mux4:module_instant_loop[0].writelogic_highbyte"
Info (12128): Elaborating entity "array" for hierarchy "cache:cache_inst|cache_datapath:datapath|array:lru"
Info (12128): Elaborating entity "way" for hierarchy "cache:cache_inst|cache_datapath:datapath|way:way0"
Info (12128): Elaborating entity "array" for hierarchy "cache:cache_inst|cache_datapath:datapath|way:way0|array:tag"
Info (12128): Elaborating entity "array" for hierarchy "cache:cache_inst|cache_datapath:datapath|way:way0|array:data"
Info (12128): Elaborating entity "mux2" for hierarchy "cache:cache_inst|cache_datapath:datapath|mux2:wayselector_mux"
Info (12128): Elaborating entity "mux8" for hierarchy "cache:cache_inst|cache_datapath:datapath|mux8:mem_rdata_mux"
Warning (276020): Inferred RAM node "cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276004): RAM logic "cache:cache_inst|cache_datapath:datapath|array:lru|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "cache:cache_inst|cache_datapath:datapath|way:way1|array:valid|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "cache:cache_inst|cache_datapath:datapath|way:way0|array:valid|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "cache:cache_inst|cache_datapath:datapath|way:way0|array:dirty|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "cache:cache_inst|cache_datapath:datapath|way:way1|array:dirty|data" is uninferred due to inappropriate RAM size
    Info (276006): RAM logic "cpu:cpu_inst|cpu_datapath:datapath|regfile:regfile_inst|data" is uninferred due to "logic" being set as ramstyle synthesis attribute
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cache:cache_inst|cache_datapath:datapath|way:way1|array:tag|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cache:cache_inst|cache_datapath:datapath|way:way1|array:data|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cache:cache_inst|cache_datapath:datapath|way:way0|array:data|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "cache:cache_inst|cache_datapath:datapath|way:way0|array:tag|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u3k1.tdf
    Info (12023): Found entity 1: altsyncram_u3k1
Info (12130): Elaborated megafunction instantiation "cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "cache:cache_inst|cache_datapath:datapath|way:way1|array:data|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ak1.tdf
    Info (12023): Found entity 1: altsyncram_2ak1
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pmem_address[0]" is stuck at GND
    Warning (13410): Pin "pmem_address[1]" is stuck at GND
    Warning (13410): Pin "pmem_address[2]" is stuck at GND
    Warning (13410): Pin "pmem_address[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 62 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1876 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 130 input pins
    Info (21059): Implemented 146 output pins
    Info (21061): Implemented 1326 logic cells
    Info (21064): Implemented 274 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 470 megabytes
    Info: Processing ended: Mon Feb 27 13:11:06 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:06


