{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400840428037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400840428037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 07:20:27 2014 " "Processing started: Fri May 23 07:20:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400840428037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400840428037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DIV -c DIV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DIV -c DIV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400840428037 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400840429146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400840429240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "T1 DIV.v(1) " "Verilog HDL error at DIV.v(1): object \"T1\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "begin0 DIV.v(2) " "Verilog HDL error at DIV.v(2): object \"begin0\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 2 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "SIGNAL DIV.v(4) " "Verilog HDL Module Declaration error at DIV.v(4): top module port \"SIGNAL\" is not found in the port list" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ENPCA DIV.v(6) " "Verilog HDL error at DIV.v(6): object \"ENPCA\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MR DIV.v(7) " "Verilog HDL error at DIV.v(7): object \"MR\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LMAH DIV.v(8) " "Verilog HDL error at DIV.v(8): object \"LMAH\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LMAL DIV.v(9) " "Verilog HDL error at DIV.v(9): object \"LMAL\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "INCPC DIV.v(10) " "Verilog HDL error at DIV.v(10): object \"INCPC\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ENMAA DIV.v(11) " "Verilog HDL error at DIV.v(11): object \"ENMAA\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LMD DIV.v(12) " "Verilog HDL error at DIV.v(12): object \"LMD\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DECSP DIV.v(13) " "Verilog HDL error at DIV.v(13): object \"DECSP\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ENDES DIV.v(14) " "Verilog HDL error at DIV.v(14): object \"ENDES\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LAC DIV.v(15) " "Verilog HDL error at DIV.v(15): object \"LAC\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LMD DIV.v(16) " "Verilog HDL error at DIV.v(16): object \"LMD\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LAAC DIV.v(17) " "Verilog HDL error at DIV.v(17): object \"LAAC\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LINT DIV.v(18) " "Verilog HDL error at DIV.v(18): object \"LINT\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LINTE DIV.v(19) " "Verilog HDL error at DIV.v(19): object \"LINTE\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LRESET DIV.v(20) " "Verilog HDL error at DIV.v(20): object \"LRESET\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SD0 DIV.v(25) " "Verilog HDL error at DIV.v(25): object \"SD0\" is not declared" {  } { { "DIV.v" "" { Text "C:/Users/Kilson/Documents/Unifor/Sistemas Digitais Avançados/DIV/DIV.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1400840429240 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400840429349 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 23 07:20:29 2014 " "Processing ended: Fri May 23 07:20:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400840429349 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400840429349 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400840429349 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400840429349 ""}
