# Artix-7-OV9655-fpga-parallel-camera

## If this project is constructive, welcome to donate a drink to PayPal.

<img src="https://github.com/briansune/FPGA-Camera-MIPI-DVP-Verilog/assets/29487339/75ccc568-4f17-48a1-b2af-20211f98896c" style="height:20%; width:20%">

# A cheap and verified OV9655: <a href="https://item.taobao.com/item.htm?_u=m10quk0k6bdf&id=749036660016&spm=a1z09.2.0.0.3f292e8dX3NAdv" target="_blank">Camera Supplier</a>

<img src="https://github.com/briansune/Artix-7-Parallel-OV9655/assets/29487339/038cc549-563d-48c7-a2b2-b65721f17a9b" style="height:35%; width:35%"> <img src="https://github.com/briansune/Artix-7-Parallel-OV9655/assets/29487339/d87ae3f0-574b-4d25-adfa-02bbaf1ca1ea" style="height:35%; width:35%">

# If you need the EVB - Email me

<img src="https://github.com/briansune/Artix-7-Parallel-OV9655/assets/29487339/079faaf3-cfe5-4515-bef5-df9961da9ced" style="height:35%; width:35%">

### The EVB uses 1.8V VCore, 2.8V DVDD, and 3V3 IO. This is aligned with the ALINX board hw specifications.

<img src="https://github.com/briansune/Artix-7-Parallel-OV9655/assets/29487339/f2314736-8526-413e-8d13-57773e4eac66" style="height:35%; width:35%">


# Hardware Setup - OV9655 (EVB OV9655)

<img src="https://github.com/briansune/Artix-7-Parallel-OV9655/assets/29487339/2c1b14a1-d1b3-4a0f-ad0c-566c7ddb7fa0" style="height:45%; width:45%">

## Preview

| Resolution | Preview |
|:---------------:|:----------------------------------------------------------------:|
| VGA - 640x480 | <img src="https://github.com/briansune/Artix-7-Parallel-OV9655/assets/29487339/5b13fa16-a919-4b6d-900a-427788603641" style="height:45%; width:45%"> |

# Vivado Resources

<img src="https://github.com/briansune/Artix-7-Parallel-OV9655/assets/29487339/648b308d-fef7-45af-9b54-436ff9e22f38">

The timing of one node is not met but this is normal as cross-clock-domain ignore is not set in XDC which can be include or use CDC library to remove such warning.
