Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jul 19 17:45:07 2020
| Host         : NB-CSE-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.050        0.000                      0               129253        0.011        0.000                      0               129253        4.020        0.000                       0                 43333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.050        0.000                      0                86813        0.011        0.000                      0                86813        4.020        0.000                       0                 43333  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.530        0.000                      0                42440        1.428        0.000                      0                42440  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 1.446ns (16.288%)  route 7.432ns (83.712%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 12.956 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.757     3.051    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/Q
                         net (fo=129, routed)         7.432    10.939    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[28].decipher_x/c_sum_inc/Y_reg[31]_3[24]
    SLICE_X97Y134        LUT2 (Prop_lut2_I1_O)        0.124    11.063 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[28].decipher_x/c_sum_inc/s_Y_carry__5_i_4__663/O
                         net (fo=1, routed)           0.000    11.063    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[27]_1[0]
    SLICE_X97Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.595 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.595    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__5_n_0
    SLICE_X97Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.929 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__6/O[1]
                         net (fo=1, routed)           0.000    11.929    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__6_n_6
    SLICE_X97Y135        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.777    12.956    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X97Y135        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[29]/C
                         clock pessimism              0.115    13.071    
                         clock uncertainty           -0.154    12.917    
    SLICE_X97Y135        FDCE (Setup_fdce_C_D)        0.062    12.979    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[29]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 1.692ns (19.478%)  route 6.995ns (80.522%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.700     2.994    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/Q
                         net (fo=129, routed)         6.995    10.445    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[4].encipher_x/c_sum_inc/Y_reg[31]_4[17]
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.124    10.569 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[4].encipher_x/c_sum_inc/s_Y_carry__3_i_3__350/O
                         net (fo=1, routed)           0.000    10.569    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[19]_1[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.119 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.119    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__3_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.233    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__5_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.681 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__6/O[1]
                         net (fo=1, routed)           0.000    11.681    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__6_n_6
    SLICE_X57Y18         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.544    12.724    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X57Y18         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[29]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X57Y18         FDCE (Setup_fdce_C_D)        0.062    12.746    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[29]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 1.425ns (16.089%)  route 7.432ns (83.911%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 12.956 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.757     3.051    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/Q
                         net (fo=129, routed)         7.432    10.939    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[28].decipher_x/c_sum_inc/Y_reg[31]_3[24]
    SLICE_X97Y134        LUT2 (Prop_lut2_I1_O)        0.124    11.063 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[28].decipher_x/c_sum_inc/s_Y_carry__5_i_4__663/O
                         net (fo=1, routed)           0.000    11.063    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[27]_1[0]
    SLICE_X97Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.595 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.595    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__5_n_0
    SLICE_X97Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.908 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__6/O[3]
                         net (fo=1, routed)           0.000    11.908    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__6_n_4
    SLICE_X97Y135        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.777    12.956    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X97Y135        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[31]/C
                         clock pessimism              0.115    13.071    
                         clock uncertainty           -0.154    12.917    
    SLICE_X97Y135        FDCE (Setup_fdce_C_D)        0.062    12.979    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[31]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/Y_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 1.446ns (16.453%)  route 7.343ns (83.547%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.757     3.051    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/Q
                         net (fo=129, routed)         7.343    10.850    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[33].decipher_x/c_sum_inc/Y_reg[31]_3[24]
    SLICE_X84Y148        LUT2 (Prop_lut2_I1_O)        0.124    10.974 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[33].decipher_x/c_sum_inc/s_Y_carry__5_i_4__573/O
                         net (fo=1, routed)           0.000    10.974    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/Y_reg[27]_1[0]
    SLICE_X84Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.506 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/s_Y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.506    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/s_Y_carry__5_n_0
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.840 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/s_Y_carry__6/O[1]
                         net (fo=1, routed)           0.000    11.840    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/s_Y_carry__6_n_6
    SLICE_X84Y149        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.721    12.900    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X84Y149        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/Y_reg[29]/C
                         clock pessimism              0.115    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X84Y149        FDCE (Setup_fdce_C_D)        0.062    12.923    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/Y_reg[29]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 1.671ns (19.283%)  route 6.995ns (80.717%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.700     2.994    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/Q
                         net (fo=129, routed)         6.995    10.445    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[4].encipher_x/c_sum_inc/Y_reg[31]_4[17]
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.124    10.569 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[4].encipher_x/c_sum_inc/s_Y_carry__3_i_3__350/O
                         net (fo=1, routed)           0.000    10.569    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[19]_1[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.119 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.119    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__3_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.233    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__5_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.660 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__6/O[3]
                         net (fo=1, routed)           0.000    11.660    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__6_n_4
    SLICE_X57Y18         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.544    12.724    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X57Y18         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[31]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X57Y18         FDCE (Setup_fdce_C_D)        0.062    12.746    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[31]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/Y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 1.425ns (16.253%)  route 7.343ns (83.747%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.757     3.051    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/Q
                         net (fo=129, routed)         7.343    10.850    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[33].decipher_x/c_sum_inc/Y_reg[31]_3[24]
    SLICE_X84Y148        LUT2 (Prop_lut2_I1_O)        0.124    10.974 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[33].decipher_x/c_sum_inc/s_Y_carry__5_i_4__573/O
                         net (fo=1, routed)           0.000    10.974    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/Y_reg[27]_1[0]
    SLICE_X84Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.506 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/s_Y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.506    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/s_Y_carry__5_n_0
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.819 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/s_Y_carry__6/O[3]
                         net (fo=1, routed)           0.000    11.819    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/s_Y_carry__6_n_4
    SLICE_X84Y149        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.721    12.900    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X84Y149        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/Y_reg[31]/C
                         clock pessimism              0.115    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X84Y149        FDCE (Setup_fdce_C_D)        0.062    12.923    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[34].decipher_x/c_sum_inc/Y_reg[31]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 1.351ns (15.382%)  route 7.432ns (84.618%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 12.956 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.757     3.051    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/Q
                         net (fo=129, routed)         7.432    10.939    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[28].decipher_x/c_sum_inc/Y_reg[31]_3[24]
    SLICE_X97Y134        LUT2 (Prop_lut2_I1_O)        0.124    11.063 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[28].decipher_x/c_sum_inc/s_Y_carry__5_i_4__663/O
                         net (fo=1, routed)           0.000    11.063    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[27]_1[0]
    SLICE_X97Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.595 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.595    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__5_n_0
    SLICE_X97Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.834 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__6/O[2]
                         net (fo=1, routed)           0.000    11.834    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__6_n_5
    SLICE_X97Y135        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.777    12.956    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X97Y135        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[30]/C
                         clock pessimism              0.115    13.071    
                         clock uncertainty           -0.154    12.917    
    SLICE_X97Y135        FDCE (Setup_fdce_C_D)        0.062    12.979    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[30]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 1.597ns (18.588%)  route 6.995ns (81.412%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.700     2.994    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/Q
                         net (fo=129, routed)         6.995    10.445    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[4].encipher_x/c_sum_inc/Y_reg[31]_4[17]
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.124    10.569 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[4].encipher_x/c_sum_inc/s_Y_carry__3_i_3__350/O
                         net (fo=1, routed)           0.000    10.569    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[19]_1[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.119 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.119    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__3_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.233    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__5_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.586 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__6/O[2]
                         net (fo=1, routed)           0.000    11.586    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__6_n_5
    SLICE_X57Y18         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.544    12.724    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X57Y18         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[30]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X57Y18         FDCE (Setup_fdce_C_D)        0.062    12.746    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[30]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 1.335ns (15.228%)  route 7.432ns (84.772%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 12.956 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.757     3.051    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[24]/Q
                         net (fo=129, routed)         7.432    10.939    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[28].decipher_x/c_sum_inc/Y_reg[31]_3[24]
    SLICE_X97Y134        LUT2 (Prop_lut2_I1_O)        0.124    11.063 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[28].decipher_x/c_sum_inc/s_Y_carry__5_i_4__663/O
                         net (fo=1, routed)           0.000    11.063    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[27]_1[0]
    SLICE_X97Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.595 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.595    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__5_n_0
    SLICE_X97Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.818 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__6/O[0]
                         net (fo=1, routed)           0.000    11.818    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s_Y_carry__6_n_7
    SLICE_X97Y135        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.777    12.956    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X97Y135        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[28]/C
                         clock pessimism              0.115    13.071    
                         clock uncertainty           -0.154    12.917    
    SLICE_X97Y135        FDCE (Setup_fdce_C_D)        0.062    12.979    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[29].decipher_x/c_sum_inc/Y_reg[28]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -11.818    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 1.581ns (18.436%)  route 6.995ns (81.564%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.700     2.994    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.456     3.450 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg10_reg[17]/Q
                         net (fo=129, routed)         6.995    10.445    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[4].encipher_x/c_sum_inc/Y_reg[31]_4[17]
    SLICE_X57Y15         LUT2 (Prop_lut2_I1_O)        0.124    10.569 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[4].encipher_x/c_sum_inc/s_Y_carry__3_i_3__350/O
                         net (fo=1, routed)           0.000    10.569    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[19]_1[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.119 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.119    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__3_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.233 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.233    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__4_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.347    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__5_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.570 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__6/O[0]
                         net (fo=1, routed)           0.000    11.570    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s_Y_carry__6_n_7
    SLICE_X57Y18         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.544    12.724    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X57Y18         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[28]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X57Y18         FDCE (Setup_fdce_C_D)        0.062    12.746    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[5].encipher_x/c_sum_inc/Y_reg[28]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  1.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/c_v1_add2/Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/v1_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.509%)  route 0.199ns (58.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.546     0.882    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/c_v1_add2/s00_axi_aclk
    SLICE_X53Y23         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/c_v1_add2/Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/c_v1_add2/Y_reg[19]/Q
                         net (fo=1, routed)           0.199     1.221    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/c_v1_add2_n_13
    SLICE_X49Y24         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/v1_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.813     1.179    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/s00_axi_aclk
    SLICE_X49Y24         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/v1_out_reg[19]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y24         FDCE (Hold_fdce_C_D)         0.066     1.210    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/v1_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/c_v1_add2/Y_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/v1_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.297%)  route 0.200ns (58.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.548     0.884    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/c_v1_add2/s00_axi_aclk
    SLICE_X53Y22         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/c_v1_add2/Y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/c_v1_add2/Y_reg[15]/Q
                         net (fo=1, routed)           0.200     1.225    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/c_v1_add2_n_17
    SLICE_X49Y23         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/v1_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.814     1.180    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/s00_axi_aclk
    SLICE_X49Y23         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/v1_out_reg[15]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y23         FDCE (Hold_fdce_C_D)         0.066     1.211    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[9].encipher_x/v1_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/c_v0_add2/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/v0_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.703%)  route 0.214ns (60.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.553     0.889    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/c_v0_add2/s00_axi_aclk
    SLICE_X48Y61         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/c_v0_add2/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/c_v0_add2/Y_reg[26]/Q
                         net (fo=6, routed)           0.214     1.244    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/u_v0_out[26]
    SLICE_X53Y62         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/v0_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.816     1.182    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/s00_axi_aclk
    SLICE_X53Y62         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/v0_out_reg[26]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X53Y62         FDCE (Hold_fdce_C_D)         0.075     1.222    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/v0_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add1/Y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add2/Y_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.392ns (81.944%)  route 0.086ns (18.056%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.636     0.972    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add1/s00_axi_aclk
    SLICE_X106Y99        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add1/Y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDCE (Prop_fdce_C_Q)         0.141     1.113 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add1/Y_reg[12]/Q
                         net (fo=1, routed)           0.086     1.198    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add0/Y_reg[31]_3[12]
    SLICE_X107Y99        LUT3 (Prop_lut3_I2_O)        0.045     1.243 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add0/s_Y_carry__2_i_4__163/O
                         net (fo=1, routed)           0.000     1.243    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add2/Y_reg[15]_0[0]
    SLICE_X107Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.395 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add2/s_Y_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.396    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add2/s_Y_carry__2_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.450 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add2/s_Y_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.450    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add2/s_Y_carry__3_n_7
    SLICE_X107Y100       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add2/Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.992     1.358    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add2/s00_axi_aclk
    SLICE_X107Y100       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add2/Y_reg[16]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X107Y100       FDCE (Hold_fdce_C_D)         0.105     1.428    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[36].encipher_x/c_v0_add2/Y_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v0_add2/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/v0_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.520%)  route 0.116ns (41.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.639     0.975    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v0_add2/s00_axi_aclk
    SLICE_X46Y100        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v0_add2/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDCE (Prop_fdce_C_Q)         0.164     1.139 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v0_add2/Y_reg[8]/Q
                         net (fo=1, routed)           0.116     1.255    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v0_add2_n_23
    SLICE_X48Y99         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/v0_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.825     1.191    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/s00_axi_aclk
    SLICE_X48Y99         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/v0_out_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y99         FDCE (Hold_fdce_C_D)         0.076     1.232    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/v0_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add0/Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/Y_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.428ns (84.120%)  route 0.081ns (15.880%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.607     0.943    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add0/s00_axi_aclk
    SLICE_X91Y97         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add0/Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDCE (Prop_fdce_C_Q)         0.141     1.084 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add0/Y_reg[19]/Q
                         net (fo=1, routed)           0.080     1.164    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add0/Y_reg_n_0_[19]
    SLICE_X90Y97         LUT3 (Prop_lut3_I1_O)        0.045     1.209 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add0/s_Y_carry__3_i_1__168/O
                         net (fo=1, routed)           0.000     1.209    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/Y_reg[19]_0[3]
    SLICE_X90Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.318 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/s_Y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.318    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/s_Y_carry__3_n_0
    SLICE_X90Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.358 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/s_Y_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.358    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/s_Y_carry__4_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.398 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/s_Y_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.398    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/s_Y_carry__5_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.451 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/s_Y_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.451    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/s_Y_carry__6_n_7
    SLICE_X90Y100        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.963     1.329    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/s00_axi_aclk
    SLICE_X90Y100        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/Y_reg[28]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X90Y100        FDCE (Hold_fdce_C_D)         0.134     1.428    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[32].encipher_x/c_v1_add2/Y_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add1/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add2/Y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.392ns (81.944%)  route 0.086ns (18.056%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.557     0.893    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add1/s00_axi_aclk
    SLICE_X40Y99         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add1/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add1/Y_reg[0]/Q
                         net (fo=1, routed)           0.086     1.119    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add0/Y_reg[31]_3[0]
    SLICE_X41Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.164 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add0/s_Y_carry_i_4__457/O
                         net (fo=1, routed)           0.000     1.164    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add2/Y_reg[3]_1[0]
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.316 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add2/s_Y_carry/CO[3]
                         net (fo=1, routed)           0.001     1.317    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add2/s_Y_carry_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.371 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add2/s_Y_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.371    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add2/s_Y_carry__0_n_7
    SLICE_X41Y100        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add2/Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.911     1.277    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add2/s00_axi_aclk
    SLICE_X41Y100        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add2/Y_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDCE (Hold_fdce_C_D)         0.105     1.347    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[50].decipher_x/c_v1_add2/Y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add0/Y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add2/Y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.252ns (59.499%)  route 0.172ns (40.501%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.615     0.951    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add0/s00_axi_aclk
    SLICE_X103Y49        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add0/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDCE (Prop_fdce_C_Q)         0.141     1.092 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add0/Y_reg[9]/Q
                         net (fo=1, routed)           0.172     1.263    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add0/Y_reg_n_0_[9]
    SLICE_X102Y50        LUT3 (Prop_lut3_I1_O)        0.045     1.308 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add0/s_Y_carry__1_i_3__60/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add2/Y_reg[11]_0[1]
    SLICE_X102Y50        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.374 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add2/s_Y_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.374    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add2/s_Y_carry__1_n_6
    SLICE_X102Y50        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add2/Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.879     1.245    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add2/s00_axi_aclk
    SLICE_X102Y50        FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add2/Y_reg[9]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X102Y50        FDCE (Hold_fdce_C_D)         0.134     1.349    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[53].encipher_x/c_v1_add2/Y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add0/Y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add2/Y_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.250ns (57.795%)  route 0.183ns (42.205%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.553     0.889    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add0/s00_axi_aclk
    SLICE_X52Y50         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add0/Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add0/Y_reg[23]/Q
                         net (fo=1, routed)           0.183     1.212    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add0/Y[23]
    SLICE_X50Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.257 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add0/s_Y_carry__4_i_1__740/O
                         net (fo=1, routed)           0.000     1.257    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add2/Y_reg[23]_0[3]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.321 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add2/s_Y_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.321    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add2/s_Y_carry__4_n_4
    SLICE_X50Y48         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add2/Y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.826     1.192    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add2/s00_axi_aclk
    SLICE_X50Y48         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add2/Y_reg[23]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.134     1.296    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[5].decipher_x/c_v0_add2/Y_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/c_v1_add2/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/v1_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.912%)  route 0.212ns (60.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.554     0.890    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/c_v1_add2/s00_axi_aclk
    SLICE_X49Y58         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/c_v1_add2/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/c_v1_add2/Y_reg[3]/Q
                         net (fo=1, routed)           0.212     1.243    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/c_v1_add2_n_29
    SLICE_X50Y54         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/v1_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.820     1.186    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/s00_axi_aclk
    SLICE_X50Y54         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/v1_out_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y54         FDCE (Hold_fdce_C_D)         0.064     1.215    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_e/gen_encipher[1].encipher_x/v1_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y101   design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y89    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y89    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y89    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y89    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y92    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y103   design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y103   design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y104   design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y52    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y52    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X22Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.557ns (12.022%)  route 4.076ns (87.978%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.756     3.050    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.821     5.327    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.428 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       2.256     7.683    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[0]_1[0]
    SLICE_X39Y94         FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.479    12.658    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/s00_axi_aclk
    SLICE_X39Y94         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[12]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[12]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.557ns (12.022%)  route 4.076ns (87.978%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.756     3.050    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.821     5.327    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.428 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       2.256     7.683    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[0]_1[0]
    SLICE_X39Y94         FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.479    12.658    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/s00_axi_aclk
    SLICE_X39Y94         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[13]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[13]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.557ns (12.022%)  route 4.076ns (87.978%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.756     3.050    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.821     5.327    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.428 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       2.256     7.683    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[0]_1[0]
    SLICE_X39Y94         FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.479    12.658    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/s00_axi_aclk
    SLICE_X39Y94         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[14]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[14]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.557ns (12.022%)  route 4.076ns (87.978%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.756     3.050    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.821     5.327    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.428 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       2.256     7.683    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[0]_1[0]
    SLICE_X39Y94         FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.479    12.658    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/s00_axi_aclk
    SLICE_X39Y94         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[15]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.214    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[53].decipher_x/c_v1_add1/Y_reg[15]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.557ns (12.022%)  route 4.076ns (87.978%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.756     3.050    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.821     5.327    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.428 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       2.256     7.683    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[0]_1[0]
    SLICE_X38Y94         FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.479    12.658    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/s00_axi_aclk
    SLICE_X38Y94         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[28]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[28]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.557ns (12.022%)  route 4.076ns (87.978%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.756     3.050    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.821     5.327    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.428 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       2.256     7.683    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[0]_1[0]
    SLICE_X38Y94         FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.479    12.658    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/s00_axi_aclk
    SLICE_X38Y94         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[29]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[29]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.557ns (12.022%)  route 4.076ns (87.978%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.756     3.050    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.821     5.327    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.428 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       2.256     7.683    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[0]_1[0]
    SLICE_X38Y94         FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.479    12.658    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/s00_axi_aclk
    SLICE_X38Y94         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[30]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[30]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.557ns (12.022%)  route 4.076ns (87.978%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.756     3.050    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.821     5.327    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.428 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       2.256     7.683    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[0]_1[0]
    SLICE_X38Y94         FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.479    12.658    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/s00_axi_aclk
    SLICE_X38Y94         FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[31]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[57].decipher_x/c_v1_add1/Y_reg[31]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/Y_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.557ns (12.012%)  route 4.080ns (87.988%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 13.031 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.756     3.050    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.821     5.327    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.428 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       2.259     7.687    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/rdy_reg_1[0]
    SLICE_X106Y136       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/Y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.852    13.031    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X106Y136       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/Y_reg[10]/C
                         clock pessimism              0.115    13.146    
                         clock uncertainty           -0.154    12.992    
    SLICE_X106Y136       FDCE (Recov_fdce_C_CLR)     -0.405    12.587    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/Y_reg[10]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/Y_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.557ns (12.012%)  route 4.080ns (87.988%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 13.031 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.756     3.050    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.821     5.327    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.428 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       2.259     7.687    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/rdy_reg_1[0]
    SLICE_X106Y136       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/Y_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       1.852    13.031    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/s00_axi_aclk
    SLICE_X106Y136       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/Y_reg[11]/C
                         clock pessimism              0.115    13.146    
                         clock uncertainty           -0.154    12.992    
    SLICE_X106Y136       FDCE (Recov_fdce_C_CLR)     -0.405    12.587    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[30].decipher_x/c_sum_inc/Y_reg[11]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  4.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.167ns (9.488%)  route 1.593ns (90.512%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.595     0.931    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.814     1.885    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.911 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       0.780     2.691    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]_0[0]
    SLICE_X112Y143       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.994     1.360    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/s00_axi_aclk
    SLICE_X112Y143       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[10]/C
                         clock pessimism             -0.030     1.330    
    SLICE_X112Y143       FDCE (Remov_fdce_C_CLR)     -0.067     1.263    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.167ns (9.488%)  route 1.593ns (90.512%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.595     0.931    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.814     1.885    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.911 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       0.780     2.691    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]_0[0]
    SLICE_X112Y143       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.994     1.360    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/s00_axi_aclk
    SLICE_X112Y143       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[11]/C
                         clock pessimism             -0.030     1.330    
    SLICE_X112Y143       FDCE (Remov_fdce_C_CLR)     -0.067     1.263    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.167ns (9.482%)  route 1.594ns (90.518%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.595     0.931    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.814     1.885    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.911 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       0.781     2.692    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]_0[0]
    SLICE_X112Y147       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.995     1.361    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/s00_axi_aclk
    SLICE_X112Y147       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[24]/C
                         clock pessimism             -0.030     1.331    
    SLICE_X112Y147       FDCE (Remov_fdce_C_CLR)     -0.067     1.264    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.167ns (9.482%)  route 1.594ns (90.518%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.595     0.931    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.814     1.885    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.911 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       0.781     2.692    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]_0[0]
    SLICE_X112Y147       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.995     1.361    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/s00_axi_aclk
    SLICE_X112Y147       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[25]/C
                         clock pessimism             -0.030     1.331    
    SLICE_X112Y147       FDCE (Remov_fdce_C_CLR)     -0.067     1.264    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.167ns (9.482%)  route 1.594ns (90.518%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.595     0.931    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.814     1.885    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.911 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       0.781     2.692    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]_0[0]
    SLICE_X112Y147       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.995     1.361    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/s00_axi_aclk
    SLICE_X112Y147       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[26]/C
                         clock pessimism             -0.030     1.331    
    SLICE_X112Y147       FDCE (Remov_fdce_C_CLR)     -0.067     1.264    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.167ns (9.482%)  route 1.594ns (90.518%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.595     0.931    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.814     1.885    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.911 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       0.781     2.692    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]_0[0]
    SLICE_X112Y147       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.995     1.361    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/s00_axi_aclk
    SLICE_X112Y147       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[27]/C
                         clock pessimism             -0.030     1.331    
    SLICE_X112Y147       FDCE (Remov_fdce_C_CLR)     -0.067     1.264    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.167ns (9.482%)  route 1.594ns (90.518%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.595     0.931    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.814     1.885    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.911 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       0.781     2.692    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]_0[0]
    SLICE_X112Y148       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.995     1.361    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/s00_axi_aclk
    SLICE_X112Y148       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[28]/C
                         clock pessimism             -0.030     1.331    
    SLICE_X112Y148       FDCE (Remov_fdce_C_CLR)     -0.067     1.264    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.167ns (9.482%)  route 1.594ns (90.518%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.595     0.931    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.814     1.885    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.911 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       0.781     2.692    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]_0[0]
    SLICE_X112Y148       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.995     1.361    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/s00_axi_aclk
    SLICE_X112Y148       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[29]/C
                         clock pessimism             -0.030     1.331    
    SLICE_X112Y148       FDCE (Remov_fdce_C_CLR)     -0.067     1.264    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.167ns (9.482%)  route 1.594ns (90.518%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.595     0.931    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.814     1.885    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.911 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       0.781     2.692    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]_0[0]
    SLICE_X112Y148       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.995     1.361    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/s00_axi_aclk
    SLICE_X112Y148       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[30]/C
                         clock pessimism             -0.030     1.331    
    SLICE_X112Y148       FDCE (Remov_fdce_C_CLR)     -0.067     1.264    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.167ns (9.482%)  route 1.594ns (90.518%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.595     0.931    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y45         FDRE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.814     1.885    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/Q_replN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.911 f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/slv_reg0[0]_BUFG_inst/O
                         net (fo=42440, routed)       0.781     2.692    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]_0[0]
    SLICE_X112Y148       FDCE                                         f  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=43333, routed)       0.995     1.361    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/s00_axi_aclk
    SLICE_X112Y148       FDCE                                         r  design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]/C
                         clock pessimism             -0.030     1.331    
    SLICE_X112Y148       FDCE (Remov_fdce_C_CLR)     -0.067     1.264    design_1_i/myxtea_0/U0/myxtea_v1_0_S00_AXI_inst/comp0/comp_d/gen_decipher[31].decipher_x/c_v0_add1/Y_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  1.428    





