//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21124049
// Cuda compilation tools, release 8.0, V8.0.44
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	_Z6branchPi

.visible .entry _Z6branchPi(
	.param .u64 _Z6branchPi_param_0
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<5>;

//start
	ld.param.u64 	%rd2, [_Z6branchPi_param_0];
	mov.u32 	%r1, %tid.x;
	shr.u32 	%r3, %r1, 31;
	add.s32 	%r4, %r1, %r3;
	and.b32  	%r5, %r4, -2;
	sub.s32 	%r6, %r1, %r5;
	setp.ne.s32	%p1, %r6, 1;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd1, %rd3, %rd4;
	ld.global.u32 	%r2, [%rd1+8];
	bar.sync 	0;
	ld.global.u32 	%r7, [%rd1];
	add.s32 	%r8, %r7, %r2;
	st.global.u32 	[%rd1], %r8;

BB0_2:
	ret;
}


