#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000184f02f9900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000184f03379a0_0 .net "PC", 31 0, v00000184f0331b50_0;  1 drivers
v00000184f0337a40_0 .var "clk", 0 0;
v00000184f0337ae0_0 .net "clkout", 0 0, L_00000184f033a700;  1 drivers
v00000184f0337b80_0 .net "cycles_consumed", 31 0, v00000184f03392a0_0;  1 drivers
v00000184f0337cc0_0 .var "rst", 0 0;
S_00000184f02f9c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000184f02f9900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000184f0310260 .param/l "RType" 0 4 2, C4<000000>;
P_00000184f0310298 .param/l "add" 0 4 5, C4<100000>;
P_00000184f03102d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000184f0310308 .param/l "addu" 0 4 5, C4<100001>;
P_00000184f0310340 .param/l "and_" 0 4 5, C4<100100>;
P_00000184f0310378 .param/l "andi" 0 4 8, C4<001100>;
P_00000184f03103b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000184f03103e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000184f0310420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000184f0310458 .param/l "j" 0 4 12, C4<000010>;
P_00000184f0310490 .param/l "jal" 0 4 12, C4<000011>;
P_00000184f03104c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000184f0310500 .param/l "lw" 0 4 8, C4<100011>;
P_00000184f0310538 .param/l "nor_" 0 4 5, C4<100111>;
P_00000184f0310570 .param/l "or_" 0 4 5, C4<100101>;
P_00000184f03105a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000184f03105e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000184f0310618 .param/l "sll" 0 4 6, C4<000000>;
P_00000184f0310650 .param/l "slt" 0 4 5, C4<101010>;
P_00000184f0310688 .param/l "slti" 0 4 8, C4<101010>;
P_00000184f03106c0 .param/l "srl" 0 4 6, C4<000010>;
P_00000184f03106f8 .param/l "sub" 0 4 5, C4<100010>;
P_00000184f0310730 .param/l "subu" 0 4 5, C4<100011>;
P_00000184f0310768 .param/l "sw" 0 4 8, C4<101011>;
P_00000184f03107a0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000184f03107d8 .param/l "xori" 0 4 8, C4<001110>;
L_00000184f033a9a0 .functor NOT 1, v00000184f0337cc0_0, C4<0>, C4<0>, C4<0>;
L_00000184f033a5b0 .functor NOT 1, v00000184f0337cc0_0, C4<0>, C4<0>, C4<0>;
L_00000184f033aa10 .functor NOT 1, v00000184f0337cc0_0, C4<0>, C4<0>, C4<0>;
L_00000184f033a0e0 .functor NOT 1, v00000184f0337cc0_0, C4<0>, C4<0>, C4<0>;
L_00000184f033a000 .functor NOT 1, v00000184f0337cc0_0, C4<0>, C4<0>, C4<0>;
L_00000184f033a2a0 .functor NOT 1, v00000184f0337cc0_0, C4<0>, C4<0>, C4<0>;
L_00000184f033aaf0 .functor NOT 1, v00000184f0337cc0_0, C4<0>, C4<0>, C4<0>;
L_00000184f033a930 .functor NOT 1, v00000184f0337cc0_0, C4<0>, C4<0>, C4<0>;
L_00000184f033a700 .functor OR 1, v00000184f0337a40_0, v00000184f03058f0_0, C4<0>, C4<0>;
L_00000184f0339d60 .functor OR 1, L_00000184f03b9eb0, L_00000184f03ba8b0, C4<0>, C4<0>;
L_00000184f033a620 .functor AND 1, L_00000184f03baa90, L_00000184f03bbad0, C4<1>, C4<1>;
L_00000184f033a070 .functor NOT 1, v00000184f0337cc0_0, C4<0>, C4<0>, C4<0>;
L_00000184f033a690 .functor OR 1, L_00000184f03ba310, L_00000184f03bb030, C4<0>, C4<0>;
L_00000184f033aa80 .functor OR 1, L_00000184f033a690, L_00000184f03bb170, C4<0>, C4<0>;
L_00000184f033a1c0 .functor OR 1, L_00000184f03cd230, L_00000184f03cc970, C4<0>, C4<0>;
L_00000184f033a4d0 .functor AND 1, L_00000184f03badb0, L_00000184f033a1c0, C4<1>, C4<1>;
L_00000184f033a540 .functor OR 1, L_00000184f03cd910, L_00000184f03cca10, C4<0>, C4<0>;
L_00000184f0339f20 .functor AND 1, L_00000184f03cc150, L_00000184f033a540, C4<1>, C4<1>;
L_00000184f033a310 .functor NOT 1, L_00000184f033a700, C4<0>, C4<0>, C4<0>;
v00000184f0331f10_0 .net "ALUOp", 3 0, v00000184f03069d0_0;  1 drivers
v00000184f0332050_0 .net "ALUResult", 31 0, v00000184f0332f50_0;  1 drivers
v00000184f0333fc0_0 .net "ALUSrc", 0 0, v00000184f03066b0_0;  1 drivers
v00000184f0335280_0 .net "ALUin2", 31 0, L_00000184f03ccc90;  1 drivers
v00000184f03351e0_0 .net "MemReadEn", 0 0, v00000184f0305df0_0;  1 drivers
v00000184f0334b00_0 .net "MemWriteEn", 0 0, v00000184f0305710_0;  1 drivers
v00000184f0334060_0 .net "MemtoReg", 0 0, v00000184f03061b0_0;  1 drivers
v00000184f0334600_0 .net "PC", 31 0, v00000184f0331b50_0;  alias, 1 drivers
v00000184f0333980_0 .net "PCPlus1", 31 0, L_00000184f03bbcb0;  1 drivers
v00000184f0333520_0 .net "PCsrc", 0 0, v00000184f0333130_0;  1 drivers
v00000184f0334740_0 .net "RegDst", 0 0, v00000184f0305fd0_0;  1 drivers
v00000184f0333ca0_0 .net "RegWriteEn", 0 0, v00000184f0305e90_0;  1 drivers
v00000184f0335320_0 .net "WriteRegister", 4 0, L_00000184f03ba270;  1 drivers
v00000184f03344c0_0 .net *"_ivl_0", 0 0, L_00000184f033a9a0;  1 drivers
L_00000184f0371e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000184f0334e20_0 .net/2u *"_ivl_10", 4 0, L_00000184f0371e00;  1 drivers
L_00000184f03721f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0333de0_0 .net *"_ivl_101", 15 0, L_00000184f03721f0;  1 drivers
v00000184f0334560_0 .net *"_ivl_102", 31 0, L_00000184f03bb2b0;  1 drivers
L_00000184f0372238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0334a60_0 .net *"_ivl_105", 25 0, L_00000184f0372238;  1 drivers
L_00000184f0372280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f03346a0_0 .net/2u *"_ivl_106", 31 0, L_00000184f0372280;  1 drivers
v00000184f0334920_0 .net *"_ivl_108", 0 0, L_00000184f03baa90;  1 drivers
L_00000184f03722c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000184f0333840_0 .net/2u *"_ivl_110", 5 0, L_00000184f03722c8;  1 drivers
v00000184f0334ba0_0 .net *"_ivl_112", 0 0, L_00000184f03bbad0;  1 drivers
v00000184f03349c0_0 .net *"_ivl_115", 0 0, L_00000184f033a620;  1 drivers
v00000184f03337a0_0 .net *"_ivl_116", 47 0, L_00000184f03bb490;  1 drivers
L_00000184f0372310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f03342e0_0 .net *"_ivl_119", 15 0, L_00000184f0372310;  1 drivers
L_00000184f0371e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184f0335140_0 .net/2u *"_ivl_12", 5 0, L_00000184f0371e48;  1 drivers
v00000184f03338e0_0 .net *"_ivl_120", 47 0, L_00000184f03bbc10;  1 drivers
L_00000184f0372358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0333a20_0 .net *"_ivl_123", 15 0, L_00000184f0372358;  1 drivers
v00000184f0334c40_0 .net *"_ivl_125", 0 0, L_00000184f03ba810;  1 drivers
v00000184f0334380_0 .net *"_ivl_126", 31 0, L_00000184f03b9e10;  1 drivers
v00000184f0333ac0_0 .net *"_ivl_128", 47 0, L_00000184f03b9f50;  1 drivers
v00000184f0334ce0_0 .net *"_ivl_130", 47 0, L_00000184f03ba9f0;  1 drivers
v00000184f0333c00_0 .net *"_ivl_132", 47 0, L_00000184f03bae50;  1 drivers
v00000184f03347e0_0 .net *"_ivl_134", 47 0, L_00000184f03b9ff0;  1 drivers
v00000184f0333e80_0 .net *"_ivl_14", 0 0, L_00000184f03381c0;  1 drivers
v00000184f0333d40_0 .net *"_ivl_140", 0 0, L_00000184f033a070;  1 drivers
L_00000184f03723e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0334880_0 .net/2u *"_ivl_142", 31 0, L_00000184f03723e8;  1 drivers
L_00000184f03724c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000184f0334d80_0 .net/2u *"_ivl_146", 5 0, L_00000184f03724c0;  1 drivers
v00000184f0334ec0_0 .net *"_ivl_148", 0 0, L_00000184f03ba310;  1 drivers
L_00000184f0372508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000184f0333b60_0 .net/2u *"_ivl_150", 5 0, L_00000184f0372508;  1 drivers
v00000184f0333f20_0 .net *"_ivl_152", 0 0, L_00000184f03bb030;  1 drivers
v00000184f0334f60_0 .net *"_ivl_155", 0 0, L_00000184f033a690;  1 drivers
L_00000184f0372550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000184f0335000_0 .net/2u *"_ivl_156", 5 0, L_00000184f0372550;  1 drivers
v00000184f03350a0_0 .net *"_ivl_158", 0 0, L_00000184f03bb170;  1 drivers
L_00000184f0371e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000184f03335c0_0 .net/2u *"_ivl_16", 4 0, L_00000184f0371e90;  1 drivers
v00000184f03353c0_0 .net *"_ivl_161", 0 0, L_00000184f033aa80;  1 drivers
L_00000184f0372598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0333660_0 .net/2u *"_ivl_162", 15 0, L_00000184f0372598;  1 drivers
v00000184f0333700_0 .net *"_ivl_164", 31 0, L_00000184f03ba3b0;  1 drivers
v00000184f0334100_0 .net *"_ivl_167", 0 0, L_00000184f03ba450;  1 drivers
v00000184f03341a0_0 .net *"_ivl_168", 15 0, L_00000184f03babd0;  1 drivers
v00000184f0334240_0 .net *"_ivl_170", 31 0, L_00000184f03bb350;  1 drivers
v00000184f0334420_0 .net *"_ivl_174", 31 0, L_00000184f03bb7b0;  1 drivers
L_00000184f03725e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0335ad0_0 .net *"_ivl_177", 25 0, L_00000184f03725e0;  1 drivers
L_00000184f0372628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0336750_0 .net/2u *"_ivl_178", 31 0, L_00000184f0372628;  1 drivers
v00000184f03369d0_0 .net *"_ivl_180", 0 0, L_00000184f03badb0;  1 drivers
L_00000184f0372670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184f0337010_0 .net/2u *"_ivl_182", 5 0, L_00000184f0372670;  1 drivers
v00000184f03364d0_0 .net *"_ivl_184", 0 0, L_00000184f03cd230;  1 drivers
L_00000184f03726b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000184f0336570_0 .net/2u *"_ivl_186", 5 0, L_00000184f03726b8;  1 drivers
v00000184f03367f0_0 .net *"_ivl_188", 0 0, L_00000184f03cc970;  1 drivers
v00000184f0335850_0 .net *"_ivl_19", 4 0, L_00000184f0337ea0;  1 drivers
v00000184f03373d0_0 .net *"_ivl_191", 0 0, L_00000184f033a1c0;  1 drivers
v00000184f0335b70_0 .net *"_ivl_193", 0 0, L_00000184f033a4d0;  1 drivers
L_00000184f0372700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184f0337150_0 .net/2u *"_ivl_194", 5 0, L_00000184f0372700;  1 drivers
v00000184f0336890_0 .net *"_ivl_196", 0 0, L_00000184f03cd4b0;  1 drivers
L_00000184f0372748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000184f0335cb0_0 .net/2u *"_ivl_198", 31 0, L_00000184f0372748;  1 drivers
L_00000184f0371db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184f0335530_0 .net/2u *"_ivl_2", 5 0, L_00000184f0371db8;  1 drivers
v00000184f03366b0_0 .net *"_ivl_20", 4 0, L_00000184f0337f40;  1 drivers
v00000184f03355d0_0 .net *"_ivl_200", 31 0, L_00000184f03ccfb0;  1 drivers
v00000184f0336c50_0 .net *"_ivl_204", 31 0, L_00000184f03cd370;  1 drivers
L_00000184f0372790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0336930_0 .net *"_ivl_207", 25 0, L_00000184f0372790;  1 drivers
L_00000184f03727d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0336610_0 .net/2u *"_ivl_208", 31 0, L_00000184f03727d8;  1 drivers
v00000184f03371f0_0 .net *"_ivl_210", 0 0, L_00000184f03cc150;  1 drivers
L_00000184f0372820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184f0336a70_0 .net/2u *"_ivl_212", 5 0, L_00000184f0372820;  1 drivers
v00000184f0335670_0 .net *"_ivl_214", 0 0, L_00000184f03cd910;  1 drivers
L_00000184f0372868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000184f0335fd0_0 .net/2u *"_ivl_216", 5 0, L_00000184f0372868;  1 drivers
v00000184f0336110_0 .net *"_ivl_218", 0 0, L_00000184f03cca10;  1 drivers
v00000184f0336f70_0 .net *"_ivl_221", 0 0, L_00000184f033a540;  1 drivers
v00000184f0336b10_0 .net *"_ivl_223", 0 0, L_00000184f0339f20;  1 drivers
L_00000184f03728b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184f0335c10_0 .net/2u *"_ivl_224", 5 0, L_00000184f03728b0;  1 drivers
v00000184f0337290_0 .net *"_ivl_226", 0 0, L_00000184f03cc790;  1 drivers
v00000184f0336bb0_0 .net *"_ivl_228", 31 0, L_00000184f03cd410;  1 drivers
v00000184f0337330_0 .net *"_ivl_24", 0 0, L_00000184f033aa10;  1 drivers
L_00000184f0371ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000184f0336cf0_0 .net/2u *"_ivl_26", 4 0, L_00000184f0371ed8;  1 drivers
v00000184f0336d90_0 .net *"_ivl_29", 4 0, L_00000184f0338260;  1 drivers
v00000184f0335e90_0 .net *"_ivl_32", 0 0, L_00000184f033a0e0;  1 drivers
L_00000184f0371f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000184f0335df0_0 .net/2u *"_ivl_34", 4 0, L_00000184f0371f20;  1 drivers
v00000184f0335f30_0 .net *"_ivl_37", 4 0, L_00000184f03bb3f0;  1 drivers
v00000184f0336e30_0 .net *"_ivl_40", 0 0, L_00000184f033a000;  1 drivers
L_00000184f0371f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0335710_0 .net/2u *"_ivl_42", 15 0, L_00000184f0371f68;  1 drivers
v00000184f0336430_0 .net *"_ivl_45", 15 0, L_00000184f03bbb70;  1 drivers
v00000184f0336ed0_0 .net *"_ivl_48", 0 0, L_00000184f033a2a0;  1 drivers
v00000184f03362f0_0 .net *"_ivl_5", 5 0, L_00000184f0337d60;  1 drivers
L_00000184f0371fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f03370b0_0 .net/2u *"_ivl_50", 36 0, L_00000184f0371fb0;  1 drivers
L_00000184f0371ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0335a30_0 .net/2u *"_ivl_52", 31 0, L_00000184f0371ff8;  1 drivers
v00000184f03357b0_0 .net *"_ivl_55", 4 0, L_00000184f03ba1d0;  1 drivers
v00000184f0336390_0 .net *"_ivl_56", 36 0, L_00000184f03ba6d0;  1 drivers
v00000184f03358f0_0 .net *"_ivl_58", 36 0, L_00000184f03bb530;  1 drivers
v00000184f0335990_0 .net *"_ivl_62", 0 0, L_00000184f033aaf0;  1 drivers
L_00000184f0372040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000184f0335d50_0 .net/2u *"_ivl_64", 5 0, L_00000184f0372040;  1 drivers
v00000184f03361b0_0 .net *"_ivl_67", 5 0, L_00000184f03ba590;  1 drivers
v00000184f0336070_0 .net *"_ivl_70", 0 0, L_00000184f033a930;  1 drivers
L_00000184f0372088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0336250_0 .net/2u *"_ivl_72", 57 0, L_00000184f0372088;  1 drivers
L_00000184f03720d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0338d00_0 .net/2u *"_ivl_74", 31 0, L_00000184f03720d0;  1 drivers
v00000184f0338080_0 .net *"_ivl_77", 25 0, L_00000184f03bb990;  1 drivers
v00000184f03384e0_0 .net *"_ivl_78", 57 0, L_00000184f03ba4f0;  1 drivers
v00000184f03389e0_0 .net *"_ivl_8", 0 0, L_00000184f033a5b0;  1 drivers
v00000184f0338580_0 .net *"_ivl_80", 57 0, L_00000184f03ba630;  1 drivers
L_00000184f0372118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000184f03388a0_0 .net/2u *"_ivl_84", 31 0, L_00000184f0372118;  1 drivers
L_00000184f0372160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000184f0337720_0 .net/2u *"_ivl_88", 5 0, L_00000184f0372160;  1 drivers
v00000184f03377c0_0 .net *"_ivl_90", 0 0, L_00000184f03b9eb0;  1 drivers
L_00000184f03721a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000184f0338f80_0 .net/2u *"_ivl_92", 5 0, L_00000184f03721a8;  1 drivers
v00000184f03386c0_0 .net *"_ivl_94", 0 0, L_00000184f03ba8b0;  1 drivers
v00000184f0337540_0 .net *"_ivl_97", 0 0, L_00000184f0339d60;  1 drivers
v00000184f0339160_0 .net *"_ivl_98", 47 0, L_00000184f03ba950;  1 drivers
v00000184f0337860_0 .net "adderResult", 31 0, L_00000184f03baef0;  1 drivers
v00000184f0337900_0 .net "address", 31 0, L_00000184f03ba770;  1 drivers
v00000184f0338c60_0 .net "clk", 0 0, L_00000184f033a700;  alias, 1 drivers
v00000184f03392a0_0 .var "cycles_consumed", 31 0;
v00000184f0338da0_0 .net "extImm", 31 0, L_00000184f03bad10;  1 drivers
v00000184f0338760_0 .net "funct", 5 0, L_00000184f03bb210;  1 drivers
v00000184f0338620_0 .net "hlt", 0 0, v00000184f03058f0_0;  1 drivers
v00000184f0338440_0 .net "imm", 15 0, L_00000184f03ba130;  1 drivers
v00000184f0338e40_0 .net "immediate", 31 0, L_00000184f03cd2d0;  1 drivers
v00000184f0338a80_0 .net "input_clk", 0 0, v00000184f0337a40_0;  1 drivers
v00000184f03375e0_0 .net "instruction", 31 0, L_00000184f03bb710;  1 drivers
v00000184f0338bc0_0 .net "memoryReadData", 31 0, v00000184f03316f0_0;  1 drivers
v00000184f0337c20_0 .net "nextPC", 31 0, L_00000184f03bb8f0;  1 drivers
v00000184f0338120_0 .net "opcode", 5 0, L_00000184f0337e00;  1 drivers
v00000184f0339020_0 .net "rd", 4 0, L_00000184f0337fe0;  1 drivers
v00000184f0338800_0 .net "readData1", 31 0, L_00000184f033a7e0;  1 drivers
v00000184f0338b20_0 .net "readData1_w", 31 0, L_00000184f03ccd30;  1 drivers
v00000184f0338ee0_0 .net "readData2", 31 0, L_00000184f033a150;  1 drivers
v00000184f03383a0_0 .net "rs", 4 0, L_00000184f0338300;  1 drivers
v00000184f0339200_0 .net "rst", 0 0, v00000184f0337cc0_0;  1 drivers
v00000184f03390c0_0 .net "rt", 4 0, L_00000184f03bba30;  1 drivers
v00000184f0339340_0 .net "shamt", 31 0, L_00000184f03bb0d0;  1 drivers
v00000184f0338940_0 .net "wire_instruction", 31 0, L_00000184f033a770;  1 drivers
v00000184f03393e0_0 .net "writeData", 31 0, L_00000184f03cc330;  1 drivers
v00000184f0337680_0 .net "zero", 0 0, L_00000184f03cd9b0;  1 drivers
L_00000184f0337d60 .part L_00000184f03bb710, 26, 6;
L_00000184f0337e00 .functor MUXZ 6, L_00000184f0337d60, L_00000184f0371db8, L_00000184f033a9a0, C4<>;
L_00000184f03381c0 .cmp/eq 6, L_00000184f0337e00, L_00000184f0371e48;
L_00000184f0337ea0 .part L_00000184f03bb710, 11, 5;
L_00000184f0337f40 .functor MUXZ 5, L_00000184f0337ea0, L_00000184f0371e90, L_00000184f03381c0, C4<>;
L_00000184f0337fe0 .functor MUXZ 5, L_00000184f0337f40, L_00000184f0371e00, L_00000184f033a5b0, C4<>;
L_00000184f0338260 .part L_00000184f03bb710, 21, 5;
L_00000184f0338300 .functor MUXZ 5, L_00000184f0338260, L_00000184f0371ed8, L_00000184f033aa10, C4<>;
L_00000184f03bb3f0 .part L_00000184f03bb710, 16, 5;
L_00000184f03bba30 .functor MUXZ 5, L_00000184f03bb3f0, L_00000184f0371f20, L_00000184f033a0e0, C4<>;
L_00000184f03bbb70 .part L_00000184f03bb710, 0, 16;
L_00000184f03ba130 .functor MUXZ 16, L_00000184f03bbb70, L_00000184f0371f68, L_00000184f033a000, C4<>;
L_00000184f03ba1d0 .part L_00000184f03bb710, 6, 5;
L_00000184f03ba6d0 .concat [ 5 32 0 0], L_00000184f03ba1d0, L_00000184f0371ff8;
L_00000184f03bb530 .functor MUXZ 37, L_00000184f03ba6d0, L_00000184f0371fb0, L_00000184f033a2a0, C4<>;
L_00000184f03bb0d0 .part L_00000184f03bb530, 0, 32;
L_00000184f03ba590 .part L_00000184f03bb710, 0, 6;
L_00000184f03bb210 .functor MUXZ 6, L_00000184f03ba590, L_00000184f0372040, L_00000184f033aaf0, C4<>;
L_00000184f03bb990 .part L_00000184f03bb710, 0, 26;
L_00000184f03ba4f0 .concat [ 26 32 0 0], L_00000184f03bb990, L_00000184f03720d0;
L_00000184f03ba630 .functor MUXZ 58, L_00000184f03ba4f0, L_00000184f0372088, L_00000184f033a930, C4<>;
L_00000184f03ba770 .part L_00000184f03ba630, 0, 32;
L_00000184f03bbcb0 .arith/sum 32, v00000184f0331b50_0, L_00000184f0372118;
L_00000184f03b9eb0 .cmp/eq 6, L_00000184f0337e00, L_00000184f0372160;
L_00000184f03ba8b0 .cmp/eq 6, L_00000184f0337e00, L_00000184f03721a8;
L_00000184f03ba950 .concat [ 32 16 0 0], L_00000184f03ba770, L_00000184f03721f0;
L_00000184f03bb2b0 .concat [ 6 26 0 0], L_00000184f0337e00, L_00000184f0372238;
L_00000184f03baa90 .cmp/eq 32, L_00000184f03bb2b0, L_00000184f0372280;
L_00000184f03bbad0 .cmp/eq 6, L_00000184f03bb210, L_00000184f03722c8;
L_00000184f03bb490 .concat [ 32 16 0 0], L_00000184f033a7e0, L_00000184f0372310;
L_00000184f03bbc10 .concat [ 32 16 0 0], v00000184f0331b50_0, L_00000184f0372358;
L_00000184f03ba810 .part L_00000184f03ba130, 15, 1;
LS_00000184f03b9e10_0_0 .concat [ 1 1 1 1], L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810;
LS_00000184f03b9e10_0_4 .concat [ 1 1 1 1], L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810;
LS_00000184f03b9e10_0_8 .concat [ 1 1 1 1], L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810;
LS_00000184f03b9e10_0_12 .concat [ 1 1 1 1], L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810;
LS_00000184f03b9e10_0_16 .concat [ 1 1 1 1], L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810;
LS_00000184f03b9e10_0_20 .concat [ 1 1 1 1], L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810;
LS_00000184f03b9e10_0_24 .concat [ 1 1 1 1], L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810;
LS_00000184f03b9e10_0_28 .concat [ 1 1 1 1], L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810, L_00000184f03ba810;
LS_00000184f03b9e10_1_0 .concat [ 4 4 4 4], LS_00000184f03b9e10_0_0, LS_00000184f03b9e10_0_4, LS_00000184f03b9e10_0_8, LS_00000184f03b9e10_0_12;
LS_00000184f03b9e10_1_4 .concat [ 4 4 4 4], LS_00000184f03b9e10_0_16, LS_00000184f03b9e10_0_20, LS_00000184f03b9e10_0_24, LS_00000184f03b9e10_0_28;
L_00000184f03b9e10 .concat [ 16 16 0 0], LS_00000184f03b9e10_1_0, LS_00000184f03b9e10_1_4;
L_00000184f03b9f50 .concat [ 16 32 0 0], L_00000184f03ba130, L_00000184f03b9e10;
L_00000184f03ba9f0 .arith/sum 48, L_00000184f03bbc10, L_00000184f03b9f50;
L_00000184f03bae50 .functor MUXZ 48, L_00000184f03ba9f0, L_00000184f03bb490, L_00000184f033a620, C4<>;
L_00000184f03b9ff0 .functor MUXZ 48, L_00000184f03bae50, L_00000184f03ba950, L_00000184f0339d60, C4<>;
L_00000184f03baef0 .part L_00000184f03b9ff0, 0, 32;
L_00000184f03bb8f0 .functor MUXZ 32, L_00000184f03bbcb0, L_00000184f03baef0, v00000184f0333130_0, C4<>;
L_00000184f03bb710 .functor MUXZ 32, L_00000184f033a770, L_00000184f03723e8, L_00000184f033a070, C4<>;
L_00000184f03ba310 .cmp/eq 6, L_00000184f0337e00, L_00000184f03724c0;
L_00000184f03bb030 .cmp/eq 6, L_00000184f0337e00, L_00000184f0372508;
L_00000184f03bb170 .cmp/eq 6, L_00000184f0337e00, L_00000184f0372550;
L_00000184f03ba3b0 .concat [ 16 16 0 0], L_00000184f03ba130, L_00000184f0372598;
L_00000184f03ba450 .part L_00000184f03ba130, 15, 1;
LS_00000184f03babd0_0_0 .concat [ 1 1 1 1], L_00000184f03ba450, L_00000184f03ba450, L_00000184f03ba450, L_00000184f03ba450;
LS_00000184f03babd0_0_4 .concat [ 1 1 1 1], L_00000184f03ba450, L_00000184f03ba450, L_00000184f03ba450, L_00000184f03ba450;
LS_00000184f03babd0_0_8 .concat [ 1 1 1 1], L_00000184f03ba450, L_00000184f03ba450, L_00000184f03ba450, L_00000184f03ba450;
LS_00000184f03babd0_0_12 .concat [ 1 1 1 1], L_00000184f03ba450, L_00000184f03ba450, L_00000184f03ba450, L_00000184f03ba450;
L_00000184f03babd0 .concat [ 4 4 4 4], LS_00000184f03babd0_0_0, LS_00000184f03babd0_0_4, LS_00000184f03babd0_0_8, LS_00000184f03babd0_0_12;
L_00000184f03bb350 .concat [ 16 16 0 0], L_00000184f03ba130, L_00000184f03babd0;
L_00000184f03bad10 .functor MUXZ 32, L_00000184f03bb350, L_00000184f03ba3b0, L_00000184f033aa80, C4<>;
L_00000184f03bb7b0 .concat [ 6 26 0 0], L_00000184f0337e00, L_00000184f03725e0;
L_00000184f03badb0 .cmp/eq 32, L_00000184f03bb7b0, L_00000184f0372628;
L_00000184f03cd230 .cmp/eq 6, L_00000184f03bb210, L_00000184f0372670;
L_00000184f03cc970 .cmp/eq 6, L_00000184f03bb210, L_00000184f03726b8;
L_00000184f03cd4b0 .cmp/eq 6, L_00000184f0337e00, L_00000184f0372700;
L_00000184f03ccfb0 .functor MUXZ 32, L_00000184f03bad10, L_00000184f0372748, L_00000184f03cd4b0, C4<>;
L_00000184f03cd2d0 .functor MUXZ 32, L_00000184f03ccfb0, L_00000184f03bb0d0, L_00000184f033a4d0, C4<>;
L_00000184f03cd370 .concat [ 6 26 0 0], L_00000184f0337e00, L_00000184f0372790;
L_00000184f03cc150 .cmp/eq 32, L_00000184f03cd370, L_00000184f03727d8;
L_00000184f03cd910 .cmp/eq 6, L_00000184f03bb210, L_00000184f0372820;
L_00000184f03cca10 .cmp/eq 6, L_00000184f03bb210, L_00000184f0372868;
L_00000184f03cc790 .cmp/eq 6, L_00000184f0337e00, L_00000184f03728b0;
L_00000184f03cd410 .functor MUXZ 32, L_00000184f033a7e0, v00000184f0331b50_0, L_00000184f03cc790, C4<>;
L_00000184f03ccd30 .functor MUXZ 32, L_00000184f03cd410, L_00000184f033a150, L_00000184f0339f20, C4<>;
S_00000184f02f9db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000184f02f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000184f02f5e00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000184f033a230 .functor NOT 1, v00000184f03066b0_0, C4<0>, C4<0>, C4<0>;
v00000184f0306cf0_0 .net *"_ivl_0", 0 0, L_00000184f033a230;  1 drivers
v00000184f0305f30_0 .net "in1", 31 0, L_00000184f033a150;  alias, 1 drivers
v00000184f0306570_0 .net "in2", 31 0, L_00000184f03cd2d0;  alias, 1 drivers
v00000184f0305c10_0 .net "out", 31 0, L_00000184f03ccc90;  alias, 1 drivers
v00000184f03057b0_0 .net "s", 0 0, v00000184f03066b0_0;  alias, 1 drivers
L_00000184f03ccc90 .functor MUXZ 32, L_00000184f03cd2d0, L_00000184f033a150, L_00000184f033a230, C4<>;
S_00000184f02a34a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000184f02f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000184f0370090 .param/l "RType" 0 4 2, C4<000000>;
P_00000184f03700c8 .param/l "add" 0 4 5, C4<100000>;
P_00000184f0370100 .param/l "addi" 0 4 8, C4<001000>;
P_00000184f0370138 .param/l "addu" 0 4 5, C4<100001>;
P_00000184f0370170 .param/l "and_" 0 4 5, C4<100100>;
P_00000184f03701a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000184f03701e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000184f0370218 .param/l "bne" 0 4 10, C4<000101>;
P_00000184f0370250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000184f0370288 .param/l "j" 0 4 12, C4<000010>;
P_00000184f03702c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000184f03702f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000184f0370330 .param/l "lw" 0 4 8, C4<100011>;
P_00000184f0370368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000184f03703a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000184f03703d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000184f0370410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000184f0370448 .param/l "sll" 0 4 6, C4<000000>;
P_00000184f0370480 .param/l "slt" 0 4 5, C4<101010>;
P_00000184f03704b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000184f03704f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000184f0370528 .param/l "sub" 0 4 5, C4<100010>;
P_00000184f0370560 .param/l "subu" 0 4 5, C4<100011>;
P_00000184f0370598 .param/l "sw" 0 4 8, C4<101011>;
P_00000184f03705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000184f0370608 .param/l "xori" 0 4 8, C4<001110>;
v00000184f03069d0_0 .var "ALUOp", 3 0;
v00000184f03066b0_0 .var "ALUSrc", 0 0;
v00000184f0305df0_0 .var "MemReadEn", 0 0;
v00000184f0305710_0 .var "MemWriteEn", 0 0;
v00000184f03061b0_0 .var "MemtoReg", 0 0;
v00000184f0305fd0_0 .var "RegDst", 0 0;
v00000184f0305e90_0 .var "RegWriteEn", 0 0;
v00000184f0306250_0 .net "funct", 5 0, L_00000184f03bb210;  alias, 1 drivers
v00000184f03058f0_0 .var "hlt", 0 0;
v00000184f0305030_0 .net "opcode", 5 0, L_00000184f0337e00;  alias, 1 drivers
v00000184f0306750_0 .net "rst", 0 0, v00000184f0337cc0_0;  alias, 1 drivers
E_00000184f02f5600 .event anyedge, v00000184f0306750_0, v00000184f0305030_0, v00000184f0306250_0;
S_00000184f02a3630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000184f02f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000184f02f56c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000184f033a770 .functor BUFZ 32, L_00000184f03baf90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000184f0306bb0_0 .net "Data_Out", 31 0, L_00000184f033a770;  alias, 1 drivers
v00000184f0306070 .array "InstMem", 0 1023, 31 0;
v00000184f0306c50_0 .net *"_ivl_0", 31 0, L_00000184f03baf90;  1 drivers
v00000184f0306430_0 .net *"_ivl_3", 9 0, L_00000184f03bb5d0;  1 drivers
v00000184f03050d0_0 .net *"_ivl_4", 11 0, L_00000184f03bb670;  1 drivers
L_00000184f03723a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000184f0306110_0 .net *"_ivl_7", 1 0, L_00000184f03723a0;  1 drivers
v00000184f0305850_0 .net "addr", 31 0, v00000184f0331b50_0;  alias, 1 drivers
v00000184f0305990_0 .var/i "i", 31 0;
L_00000184f03baf90 .array/port v00000184f0306070, L_00000184f03bb670;
L_00000184f03bb5d0 .part v00000184f0331b50_0, 0, 10;
L_00000184f03bb670 .concat [ 10 2 0 0], L_00000184f03bb5d0, L_00000184f03723a0;
S_00000184f01c69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000184f02f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000184f033a7e0 .functor BUFZ 32, L_00000184f03bab30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000184f033a150 .functor BUFZ 32, L_00000184f03bb850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000184f03064d0_0 .net *"_ivl_0", 31 0, L_00000184f03bab30;  1 drivers
v00000184f02e48f0_0 .net *"_ivl_10", 6 0, L_00000184f03bac70;  1 drivers
L_00000184f0372478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000184f02e40d0_0 .net *"_ivl_13", 1 0, L_00000184f0372478;  1 drivers
v00000184f03320f0_0 .net *"_ivl_2", 6 0, L_00000184f03ba090;  1 drivers
L_00000184f0372430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000184f0332d70_0 .net *"_ivl_5", 1 0, L_00000184f0372430;  1 drivers
v00000184f0331970_0 .net *"_ivl_8", 31 0, L_00000184f03bb850;  1 drivers
v00000184f0332b90_0 .net "clk", 0 0, L_00000184f033a700;  alias, 1 drivers
v00000184f0332eb0_0 .var/i "i", 31 0;
v00000184f0331d30_0 .net "readData1", 31 0, L_00000184f033a7e0;  alias, 1 drivers
v00000184f0332190_0 .net "readData2", 31 0, L_00000184f033a150;  alias, 1 drivers
v00000184f0332ff0_0 .net "readRegister1", 4 0, L_00000184f0338300;  alias, 1 drivers
v00000184f03324b0_0 .net "readRegister2", 4 0, L_00000184f03bba30;  alias, 1 drivers
v00000184f0332550 .array "registers", 31 0, 31 0;
v00000184f0332730_0 .net "rst", 0 0, v00000184f0337cc0_0;  alias, 1 drivers
v00000184f0331830_0 .net "we", 0 0, v00000184f0305e90_0;  alias, 1 drivers
v00000184f0332690_0 .net "writeData", 31 0, L_00000184f03cc330;  alias, 1 drivers
v00000184f0331ab0_0 .net "writeRegister", 4 0, L_00000184f03ba270;  alias, 1 drivers
E_00000184f02f5ec0/0 .event negedge, v00000184f0306750_0;
E_00000184f02f5ec0/1 .event posedge, v00000184f0332b90_0;
E_00000184f02f5ec0 .event/or E_00000184f02f5ec0/0, E_00000184f02f5ec0/1;
L_00000184f03bab30 .array/port v00000184f0332550, L_00000184f03ba090;
L_00000184f03ba090 .concat [ 5 2 0 0], L_00000184f0338300, L_00000184f0372430;
L_00000184f03bb850 .array/port v00000184f0332550, L_00000184f03bac70;
L_00000184f03bac70 .concat [ 5 2 0 0], L_00000184f03bba30, L_00000184f0372478;
S_00000184f01c6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000184f01c69c0;
 .timescale 0 0;
v00000184f0305b70_0 .var/i "i", 31 0;
S_00000184f02a1b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000184f02f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000184f02f72c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000184f033a8c0 .functor NOT 1, v00000184f0305fd0_0, C4<0>, C4<0>, C4<0>;
v00000184f03325f0_0 .net *"_ivl_0", 0 0, L_00000184f033a8c0;  1 drivers
v00000184f0332370_0 .net "in1", 4 0, L_00000184f03bba30;  alias, 1 drivers
v00000184f0332870_0 .net "in2", 4 0, L_00000184f0337fe0;  alias, 1 drivers
v00000184f0333270_0 .net "out", 4 0, L_00000184f03ba270;  alias, 1 drivers
v00000184f03322d0_0 .net "s", 0 0, v00000184f0305fd0_0;  alias, 1 drivers
L_00000184f03ba270 .functor MUXZ 5, L_00000184f0337fe0, L_00000184f03bba30, L_00000184f033a8c0, C4<>;
S_00000184f02a1ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000184f02f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000184f02f6b00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000184f033a380 .functor NOT 1, v00000184f03061b0_0, C4<0>, C4<0>, C4<0>;
v00000184f0333090_0 .net *"_ivl_0", 0 0, L_00000184f033a380;  1 drivers
v00000184f0332e10_0 .net "in1", 31 0, v00000184f0332f50_0;  alias, 1 drivers
v00000184f0332910_0 .net "in2", 31 0, v00000184f03316f0_0;  alias, 1 drivers
v00000184f0331bf0_0 .net "out", 31 0, L_00000184f03cc330;  alias, 1 drivers
v00000184f0331dd0_0 .net "s", 0 0, v00000184f03061b0_0;  alias, 1 drivers
L_00000184f03cc330 .functor MUXZ 32, v00000184f03316f0_0, v00000184f0332f50_0, L_00000184f033a380, C4<>;
S_00000184f028a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000184f02f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000184f028aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_00000184f028aa98 .param/l "AND" 0 9 12, C4<0010>;
P_00000184f028aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000184f028ab08 .param/l "OR" 0 9 12, C4<0011>;
P_00000184f028ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_00000184f028ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_00000184f028abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000184f028abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000184f028ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_00000184f028ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_00000184f028ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000184f028acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000184f03728f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000184f0332c30_0 .net/2u *"_ivl_0", 31 0, L_00000184f03728f8;  1 drivers
v00000184f0332410_0 .net "opSel", 3 0, v00000184f03069d0_0;  alias, 1 drivers
v00000184f03329b0_0 .net "operand1", 31 0, L_00000184f03ccd30;  alias, 1 drivers
v00000184f0331fb0_0 .net "operand2", 31 0, L_00000184f03ccc90;  alias, 1 drivers
v00000184f0332f50_0 .var "result", 31 0;
v00000184f0332a50_0 .net "zero", 0 0, L_00000184f03cd9b0;  alias, 1 drivers
E_00000184f02f6b80 .event anyedge, v00000184f03069d0_0, v00000184f03329b0_0, v00000184f0305c10_0;
L_00000184f03cd9b0 .cmp/eq 32, v00000184f0332f50_0, L_00000184f03728f8;
S_00000184f02cf1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000184f02f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000184f0371660 .param/l "RType" 0 4 2, C4<000000>;
P_00000184f0371698 .param/l "add" 0 4 5, C4<100000>;
P_00000184f03716d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000184f0371708 .param/l "addu" 0 4 5, C4<100001>;
P_00000184f0371740 .param/l "and_" 0 4 5, C4<100100>;
P_00000184f0371778 .param/l "andi" 0 4 8, C4<001100>;
P_00000184f03717b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000184f03717e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000184f0371820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000184f0371858 .param/l "j" 0 4 12, C4<000010>;
P_00000184f0371890 .param/l "jal" 0 4 12, C4<000011>;
P_00000184f03718c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000184f0371900 .param/l "lw" 0 4 8, C4<100011>;
P_00000184f0371938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000184f0371970 .param/l "or_" 0 4 5, C4<100101>;
P_00000184f03719a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000184f03719e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000184f0371a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000184f0371a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000184f0371a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000184f0371ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000184f0371af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000184f0371b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000184f0371b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000184f0371ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000184f0371bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000184f0333130_0 .var "PCsrc", 0 0;
v00000184f03327d0_0 .net "funct", 5 0, L_00000184f03bb210;  alias, 1 drivers
v00000184f03333b0_0 .net "opcode", 5 0, L_00000184f0337e00;  alias, 1 drivers
v00000184f0331510_0 .net "operand1", 31 0, L_00000184f033a7e0;  alias, 1 drivers
v00000184f0332af0_0 .net "operand2", 31 0, L_00000184f03ccc90;  alias, 1 drivers
v00000184f0332cd0_0 .net "rst", 0 0, v00000184f0337cc0_0;  alias, 1 drivers
E_00000184f02f68c0/0 .event anyedge, v00000184f0306750_0, v00000184f0305030_0, v00000184f0331d30_0, v00000184f0305c10_0;
E_00000184f02f68c0/1 .event anyedge, v00000184f0306250_0;
E_00000184f02f68c0 .event/or E_00000184f02f68c0/0, E_00000184f02f68c0/1;
S_00000184f02cf330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000184f02f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000184f03331d0 .array "DataMem", 0 1023, 31 0;
v00000184f0332230_0 .net "address", 31 0, v00000184f0332f50_0;  alias, 1 drivers
v00000184f0333310_0 .net "clock", 0 0, L_00000184f033a310;  1 drivers
v00000184f03315b0_0 .net "data", 31 0, L_00000184f033a150;  alias, 1 drivers
v00000184f0331650_0 .var/i "i", 31 0;
v00000184f03316f0_0 .var "q", 31 0;
v00000184f0331790_0 .net "rden", 0 0, v00000184f0305df0_0;  alias, 1 drivers
v00000184f03318d0_0 .net "wren", 0 0, v00000184f0305710_0;  alias, 1 drivers
E_00000184f02f67c0 .event posedge, v00000184f0333310_0;
S_00000184f0371c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000184f02f9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000184f02f6e00 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000184f0331a10_0 .net "PCin", 31 0, L_00000184f03bb8f0;  alias, 1 drivers
v00000184f0331b50_0 .var "PCout", 31 0;
v00000184f0331c90_0 .net "clk", 0 0, L_00000184f033a700;  alias, 1 drivers
v00000184f0331e70_0 .net "rst", 0 0, v00000184f0337cc0_0;  alias, 1 drivers
    .scope S_00000184f02cf1a0;
T_0 ;
    %wait E_00000184f02f68c0;
    %load/vec4 v00000184f0332cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184f0333130_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000184f03333b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000184f0331510_0;
    %load/vec4 v00000184f0332af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000184f03333b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000184f0331510_0;
    %load/vec4 v00000184f0332af0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000184f03333b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000184f03333b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000184f03333b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000184f03327d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000184f0333130_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000184f0371c20;
T_1 ;
    %wait E_00000184f02f5ec0;
    %load/vec4 v00000184f0331e70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000184f0331b50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000184f0331a10_0;
    %assign/vec4 v00000184f0331b50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000184f02a3630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184f0305990_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000184f0305990_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000184f0305990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %load/vec4 v00000184f0305990_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184f0305990_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0306070, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000184f02a34a0;
T_3 ;
    %wait E_00000184f02f5600;
    %load/vec4 v00000184f0306750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000184f03058f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184f03066b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184f0305e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184f0305710_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184f03061b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000184f0305df0_0, 0;
    %assign/vec4 v00000184f0305fd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000184f03058f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000184f03069d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000184f03066b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184f0305e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184f0305710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184f03061b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000184f0305df0_0, 0, 1;
    %store/vec4 v00000184f0305fd0_0, 0, 1;
    %load/vec4 v00000184f0305030_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03058f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305e90_0, 0;
    %load/vec4 v00000184f0306250_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03066b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03066b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03066b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000184f0305fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03066b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03066b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03066b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03066b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03066b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03066b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03061b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f0305710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000184f03066b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000184f03069d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000184f01c69c0;
T_4 ;
    %wait E_00000184f02f5ec0;
    %fork t_1, S_00000184f01c6b50;
    %jmp t_0;
    .scope S_00000184f01c6b50;
t_1 ;
    %load/vec4 v00000184f0332730_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184f0305b70_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000184f0305b70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000184f0305b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0332550, 0, 4;
    %load/vec4 v00000184f0305b70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184f0305b70_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000184f0331830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000184f0332690_0;
    %load/vec4 v00000184f0331ab0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0332550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f0332550, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000184f01c69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000184f01c69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184f0332eb0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000184f0332eb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000184f0332eb0_0;
    %ix/getv/s 4, v00000184f0332eb0_0;
    %load/vec4a v00000184f0332550, 4;
    %ix/getv/s 4, v00000184f0332eb0_0;
    %load/vec4a v00000184f0332550, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000184f0332eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184f0332eb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000184f028a8d0;
T_6 ;
    %wait E_00000184f02f6b80;
    %load/vec4 v00000184f0332410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000184f0332f50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000184f03329b0_0;
    %load/vec4 v00000184f0331fb0_0;
    %add;
    %assign/vec4 v00000184f0332f50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000184f03329b0_0;
    %load/vec4 v00000184f0331fb0_0;
    %sub;
    %assign/vec4 v00000184f0332f50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000184f03329b0_0;
    %load/vec4 v00000184f0331fb0_0;
    %and;
    %assign/vec4 v00000184f0332f50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000184f03329b0_0;
    %load/vec4 v00000184f0331fb0_0;
    %or;
    %assign/vec4 v00000184f0332f50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000184f03329b0_0;
    %load/vec4 v00000184f0331fb0_0;
    %xor;
    %assign/vec4 v00000184f0332f50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000184f03329b0_0;
    %load/vec4 v00000184f0331fb0_0;
    %or;
    %inv;
    %assign/vec4 v00000184f0332f50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000184f03329b0_0;
    %load/vec4 v00000184f0331fb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000184f0332f50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000184f0331fb0_0;
    %load/vec4 v00000184f03329b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000184f0332f50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000184f03329b0_0;
    %ix/getv 4, v00000184f0331fb0_0;
    %shiftl 4;
    %assign/vec4 v00000184f0332f50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000184f03329b0_0;
    %ix/getv 4, v00000184f0331fb0_0;
    %shiftr 4;
    %assign/vec4 v00000184f0332f50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000184f02cf330;
T_7 ;
    %wait E_00000184f02f67c0;
    %load/vec4 v00000184f0331790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000184f0332230_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000184f03331d0, 4;
    %assign/vec4 v00000184f03316f0_0, 0;
T_7.0 ;
    %load/vec4 v00000184f03318d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000184f03315b0_0;
    %ix/getv 3, v00000184f0332230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f03331d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000184f02cf330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184f0331650_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000184f0331650_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000184f0331650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000184f03331d0, 0, 4;
    %load/vec4 v00000184f0331650_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184f0331650_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000184f02cf330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000184f0331650_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000184f0331650_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000184f0331650_0;
    %load/vec4a v00000184f03331d0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000184f0331650_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000184f0331650_0;
    %addi 1, 0, 32;
    %store/vec4 v00000184f0331650_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000184f02f9c20;
T_10 ;
    %wait E_00000184f02f5ec0;
    %load/vec4 v00000184f0339200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000184f03392a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000184f03392a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000184f03392a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000184f02f9900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184f0337a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184f0337cc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000184f02f9900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000184f0337a40_0;
    %inv;
    %assign/vec4 v00000184f0337a40_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000184f02f9900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000184f0337cc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000184f0337cc0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000184f0337b80_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
