ARM GAS  /tmp/ccHT5p9F.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccHT5p9F.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/ccHT5p9F.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  /tmp/ccHT5p9F.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_SPI_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_SPI_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c ****   * @brief SPI MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c ****   * @param hspi: SPI handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c ****   */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 91 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 91 1 is_stmt 0 view .LVU21
 111 0000 10B5     		push	{r4, lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 8
 114              		.cfi_offset 4, -8
 115              		.cfi_offset 14, -4
 116 0002 86B0     		sub	sp, sp, #24
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 32
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 92 3 is_stmt 1 view .LVU22
 120              		.loc 1 92 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0293     		str	r3, [sp, #8]
 123 0008 0393     		str	r3, [sp, #12]
 124 000a 0493     		str	r3, [sp, #16]
 125 000c 0593     		str	r3, [sp, #20]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 126              		.loc 1 93 3 is_stmt 1 view .LVU24
 127              		.loc 1 93 10 is_stmt 0 view .LVU25
 128 000e 0268     		ldr	r2, [r0]
 129              		.loc 1 93 5 view .LVU26
 130 0010 174B     		ldr	r3, .L9
 131 0012 9A42     		cmp	r2, r3
 132 0014 01D0     		beq	.L8
 133              	.LVL4:
 134              	.L5:
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI2_MspInit 0 */
ARM GAS  /tmp/ccHT5p9F.s 			page 5


  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 104:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 105:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 106:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 107:Core/Src/stm32f1xx_hal_msp.c ****     */
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 110:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 111:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 115:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspInit 1 */
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI2_MspInit 1 */
 121:Core/Src/stm32f1xx_hal_msp.c **** 
 122:Core/Src/stm32f1xx_hal_msp.c ****   }
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 124:Core/Src/stm32f1xx_hal_msp.c **** }
 135              		.loc 1 124 1 view .LVU27
 136 0016 06B0     		add	sp, sp, #24
 137              	.LCFI4:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 8
 140              		@ sp needed
 141 0018 10BD     		pop	{r4, pc}
 142              	.LVL5:
 143              	.L8:
 144              	.LCFI5:
 145              		.cfi_restore_state
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 146              		.loc 1 99 5 is_stmt 1 view .LVU28
 147              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 99 5 view .LVU29
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 149              		.loc 1 99 5 view .LVU30
 150 001a 03F5EC33 		add	r3, r3, #120832
 151 001e DA69     		ldr	r2, [r3, #28]
 152 0020 42F48042 		orr	r2, r2, #16384
 153 0024 DA61     		str	r2, [r3, #28]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 154              		.loc 1 99 5 view .LVU31
 155 0026 DA69     		ldr	r2, [r3, #28]
 156 0028 02F48042 		and	r2, r2, #16384
 157 002c 0092     		str	r2, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 99 5 view .LVU32
 159 002e 009A     		ldr	r2, [sp]
ARM GAS  /tmp/ccHT5p9F.s 			page 6


 160              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 161              		.loc 1 99 5 view .LVU33
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 162              		.loc 1 101 5 view .LVU34
 163              	.LBB6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 164              		.loc 1 101 5 view .LVU35
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 165              		.loc 1 101 5 view .LVU36
 166 0030 9A69     		ldr	r2, [r3, #24]
 167 0032 42F00802 		orr	r2, r2, #8
 168 0036 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 169              		.loc 1 101 5 view .LVU37
 170 0038 9B69     		ldr	r3, [r3, #24]
 171 003a 03F00803 		and	r3, r3, #8
 172 003e 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 173              		.loc 1 101 5 view .LVU38
 174 0040 019B     		ldr	r3, [sp, #4]
 175              	.LBE6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 176              		.loc 1 101 5 view .LVU39
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177              		.loc 1 108 5 view .LVU40
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 108 25 is_stmt 0 view .LVU41
 179 0042 4FF43043 		mov	r3, #45056
 180 0046 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 181              		.loc 1 109 5 is_stmt 1 view .LVU42
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 182              		.loc 1 109 26 is_stmt 0 view .LVU43
 183 0048 0223     		movs	r3, #2
 184 004a 0393     		str	r3, [sp, #12]
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 185              		.loc 1 110 5 is_stmt 1 view .LVU44
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 186              		.loc 1 110 27 is_stmt 0 view .LVU45
 187 004c 0323     		movs	r3, #3
 188 004e 0593     		str	r3, [sp, #20]
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 189              		.loc 1 111 5 is_stmt 1 view .LVU46
 190 0050 084C     		ldr	r4, .L9+4
 191 0052 02A9     		add	r1, sp, #8
 192 0054 2046     		mov	r0, r4
 193              	.LVL6:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 194              		.loc 1 111 5 is_stmt 0 view .LVU47
 195 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL7:
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 197              		.loc 1 113 5 is_stmt 1 view .LVU48
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 198              		.loc 1 113 25 is_stmt 0 view .LVU49
 199 005a 4FF48043 		mov	r3, #16384
ARM GAS  /tmp/ccHT5p9F.s 			page 7


 200 005e 0293     		str	r3, [sp, #8]
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 114 5 is_stmt 1 view .LVU50
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 114 26 is_stmt 0 view .LVU51
 203 0060 0023     		movs	r3, #0
 204 0062 0393     		str	r3, [sp, #12]
 115:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 205              		.loc 1 115 5 is_stmt 1 view .LVU52
 115:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 206              		.loc 1 115 26 is_stmt 0 view .LVU53
 207 0064 0493     		str	r3, [sp, #16]
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 208              		.loc 1 116 5 is_stmt 1 view .LVU54
 209 0066 02A9     		add	r1, sp, #8
 210 0068 2046     		mov	r0, r4
 211 006a FFF7FEFF 		bl	HAL_GPIO_Init
 212              	.LVL8:
 213              		.loc 1 124 1 is_stmt 0 view .LVU55
 214 006e D2E7     		b	.L5
 215              	.L10:
 216              		.align	2
 217              	.L9:
 218 0070 00380040 		.word	1073756160
 219 0074 000C0140 		.word	1073810432
 220              		.cfi_endproc
 221              	.LFE66:
 223              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 224              		.align	1
 225              		.global	HAL_SPI_MspDeInit
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 230              	HAL_SPI_MspDeInit:
 231              	.LVL9:
 232              	.LFB67:
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 126:Core/Src/stm32f1xx_hal_msp.c **** /**
 127:Core/Src/stm32f1xx_hal_msp.c ****   * @brief SPI MSP De-Initialization
 128:Core/Src/stm32f1xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 129:Core/Src/stm32f1xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 130:Core/Src/stm32f1xx_hal_msp.c ****   * @retval None
 131:Core/Src/stm32f1xx_hal_msp.c ****   */
 132:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 133:Core/Src/stm32f1xx_hal_msp.c **** {
 233              		.loc 1 133 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		.loc 1 133 1 is_stmt 0 view .LVU57
 238 0000 08B5     		push	{r3, lr}
 239              	.LCFI6:
 240              		.cfi_def_cfa_offset 8
 241              		.cfi_offset 3, -8
 242              		.cfi_offset 14, -4
 134:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 243              		.loc 1 134 3 is_stmt 1 view .LVU58
ARM GAS  /tmp/ccHT5p9F.s 			page 8


 244              		.loc 1 134 10 is_stmt 0 view .LVU59
 245 0002 0268     		ldr	r2, [r0]
 246              		.loc 1 134 5 view .LVU60
 247 0004 074B     		ldr	r3, .L15
 248 0006 9A42     		cmp	r2, r3
 249 0008 00D0     		beq	.L14
 250              	.LVL10:
 251              	.L11:
 135:Core/Src/stm32f1xx_hal_msp.c ****   {
 136:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspDeInit 0 */
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI2_MspDeInit 0 */
 139:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 140:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 143:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> SPI2_NSS
 144:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 145:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 146:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 147:Core/Src/stm32f1xx_hal_msp.c ****     */
 148:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE BEGIN SPI2_MspDeInit 1 */
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c ****     /* USER CODE END SPI2_MspDeInit 1 */
 153:Core/Src/stm32f1xx_hal_msp.c ****   }
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 155:Core/Src/stm32f1xx_hal_msp.c **** }
 252              		.loc 1 155 1 view .LVU61
 253 000a 08BD     		pop	{r3, pc}
 254              	.LVL11:
 255              	.L14:
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 256              		.loc 1 140 5 is_stmt 1 view .LVU62
 257 000c 064A     		ldr	r2, .L15+4
 258 000e D369     		ldr	r3, [r2, #28]
 259 0010 23F48043 		bic	r3, r3, #16384
 260 0014 D361     		str	r3, [r2, #28]
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 261              		.loc 1 148 5 view .LVU63
 262 0016 4FF47041 		mov	r1, #61440
 263 001a 0448     		ldr	r0, .L15+8
 264              	.LVL12:
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 265              		.loc 1 148 5 is_stmt 0 view .LVU64
 266 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 267              	.LVL13:
 268              		.loc 1 155 1 view .LVU65
 269 0020 F3E7     		b	.L11
 270              	.L16:
 271 0022 00BF     		.align	2
 272              	.L15:
 273 0024 00380040 		.word	1073756160
 274 0028 00100240 		.word	1073876992
 275 002c 000C0140 		.word	1073810432
 276              		.cfi_endproc
ARM GAS  /tmp/ccHT5p9F.s 			page 9


 277              	.LFE67:
 279              		.text
 280              	.Letext0:
 281              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 282              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f100xb.h"
 283              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 284              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 285              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 286              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
ARM GAS  /tmp/ccHT5p9F.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccHT5p9F.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccHT5p9F.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccHT5p9F.s:91     .text.HAL_MspInit:0000003c $d
     /tmp/ccHT5p9F.s:97     .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccHT5p9F.s:103    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccHT5p9F.s:218    .text.HAL_SPI_MspInit:00000070 $d
     /tmp/ccHT5p9F.s:224    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccHT5p9F.s:230    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccHT5p9F.s:273    .text.HAL_SPI_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
