[2025-03-25, 09:28:45.326346] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 09:28:45.328859] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 09:28:45.328859] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 09:28:45.449157] place: INFO : Progress   20%: loading netlist "lab2_dc_pack.xml" ...
[2025-03-25, 09:28:45.538564] place: INFO : Progress   30%: loading constraint "D:\Documents\UFDE_projects\lab2\lab2_cons.xml" ...
[2025-03-25, 09:28:45.538564] place: INFO : Effort Level  : 10
[2025-03-25, 09:28:45.538564] place: INFO : Mode          : Timing Driven
[2025-03-25, 09:28:45.540568] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 09:28:45.553858] place: INFO : Design        : "top", resource statistic:
[2025-03-25, 09:28:45.553858] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 09:28:45.553858] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 09:28:45.553858] place: INFO :   * Amount of IOB: 68
[2025-03-25, 09:28:45.553858] place: INFO :   * Amount of SLICE: 1398
[2025-03-25, 09:28:45.553858] place: INFO :   * Amount of Net: 2790
[2025-03-25, 09:28:45.553858] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 09:28:45.553858] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 09:28:45.553858] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 09:28:45.553858] place: INFO :   * Proportion of IOB: 47.89%
[2025-03-25, 09:28:45.553858] place: INFO :   * Proportion of SLICE(LUT170812517): 45.51%
[2025-03-25, 09:28:45.555864] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 09:28:45.587729] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 09:28:45.643481] place: INFO :   * Initial cost = 1
[2025-03-25, 09:28:45.643481] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 09:28:45.659644] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 09:28:47.292547] place: INFO :   * Final cost = 0.999987
[2025-03-25, 09:28:47.292547] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 09:28:47.400792] place: INFO : Successfully finish the placement. Elapsed Time: 2s
[2025-03-25, 11:39:11.251668] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 11:39:11.256944] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 11:39:11.256944] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 11:39:11.473771] place: INFO : Progress   20%: loading netlist "lab2_dc_pack.xml" ...
[2025-03-25, 11:39:11.622816] place: INFO : Progress   30%: loading constraint "D:\Documents\UFDE_projects\lab2\lab2_cons.xml" ...
[2025-03-25, 11:39:11.622816] place: INFO : Effort Level  : 10
[2025-03-25, 11:39:11.622816] place: INFO : Mode          : Timing Driven
[2025-03-25, 11:39:11.622816] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 11:39:11.648080] place: INFO : Design        : "top", resource statistic:
[2025-03-25, 11:39:11.649268] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 11:39:11.649268] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 11:39:11.649268] place: INFO :   * Amount of IOB: 68
[2025-03-25, 11:39:11.649268] place: INFO :   * Amount of SLICE: 1389
[2025-03-25, 11:39:11.649268] place: INFO :   * Amount of Net: 2772
[2025-03-25, 11:39:11.649268] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 11:39:11.649268] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 11:39:11.649268] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 11:39:11.649268] place: INFO :   * Proportion of IOB: 47.89%
[2025-03-25, 11:39:11.649268] place: INFO :   * Proportion of SLICE(LUT170812517): 45.21%
[2025-03-25, 11:39:11.649268] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 11:39:11.699589] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 11:39:11.823635] place: INFO :   * Initial cost = 1
[2025-03-25, 11:39:11.823635] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 11:39:11.857156] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 11:39:15.064171] place: INFO :   * Final cost = 1
[2025-03-25, 11:39:15.064171] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 11:39:15.264494] place: INFO : Successfully finish the placement. Elapsed Time: 4s
[2025-03-25, 11:46:44.151243] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 11:46:44.157734] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 11:46:44.157734] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 11:46:44.353882] place: INFO : Progress   20%: loading netlist "lab2_dc_pack.xml" ...
[2025-03-25, 11:46:44.502129] place: INFO : Progress   30%: loading constraint "D:\Documents\UFDE_projects\lab2\lab2_cons.xml" ...
[2025-03-25, 11:46:44.502129] place: INFO : Effort Level  : 10
[2025-03-25, 11:46:44.502129] place: INFO : Mode          : Timing Driven
[2025-03-25, 11:46:44.502129] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 11:46:44.530886] place: INFO : Design        : "top", resource statistic:
[2025-03-25, 11:46:44.532889] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 11:46:44.532889] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 11:46:44.532889] place: INFO :   * Amount of IOB: 68
[2025-03-25, 11:46:44.532889] place: INFO :   * Amount of SLICE: 1389
[2025-03-25, 11:46:44.532889] place: INFO :   * Amount of Net: 2772
[2025-03-25, 11:46:44.532889] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 11:46:44.532889] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 11:46:44.532889] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 11:46:44.532889] place: INFO :   * Proportion of IOB: 47.89%
[2025-03-25, 11:46:44.532889] place: INFO :   * Proportion of SLICE(LUT170812517): 45.21%
[2025-03-25, 11:46:44.532889] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 11:46:44.584714] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 11:46:44.685308] place: INFO :   * Initial cost = 1
[2025-03-25, 11:46:44.685308] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 11:46:44.718073] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 11:46:47.352170] place: INFO :   * Final cost = 1
[2025-03-25, 11:46:47.354741] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 11:46:47.581005] place: INFO : Successfully finish the placement. Elapsed Time: 3s
[2025-03-25, 12:21:09.046947] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 12:21:09.052151] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 12:21:09.053090] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 12:21:09.273023] place: INFO : Progress   20%: loading netlist "lab2_dc_pack.xml" ...
[2025-03-25, 12:21:09.432723] place: INFO : Progress   30%: loading constraint "D:\Documents\UFDE_projects\lab2\lab2_cons.xml" ...
[2025-03-25, 12:21:09.436754] place: INFO : Effort Level  : 10
[2025-03-25, 12:21:09.436754] place: INFO : Mode          : Timing Driven
[2025-03-25, 12:21:09.436754] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 12:21:09.457679] place: INFO : Design        : "top", resource statistic:
[2025-03-25, 12:21:09.457679] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 12:21:09.457679] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 12:21:09.457679] place: INFO :   * Amount of IOB: 68
[2025-03-25, 12:21:09.457679] place: INFO :   * Amount of SLICE: 1389
[2025-03-25, 12:21:09.457679] place: INFO :   * Amount of Net: 2772
[2025-03-25, 12:21:09.457679] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 12:21:09.457679] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 12:21:09.457679] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 12:21:09.457679] place: INFO :   * Proportion of IOB: 47.89%
[2025-03-25, 12:21:09.457679] place: INFO :   * Proportion of SLICE(LUT0): 45.21%
[2025-03-25, 12:21:09.457679] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 12:21:09.522911] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 12:21:09.616812] place: INFO :   * Initial cost = 1
[2025-03-25, 12:21:09.616812] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 12:21:09.645318] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 12:21:12.758054] place: INFO :   * Final cost = 1
[2025-03-25, 12:21:12.758054] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 12:21:12.980729] place: INFO : Successfully finish the placement. Elapsed Time: 3s
[2025-03-25, 13:40:56.480010] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 13:40:56.482017] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 13:40:56.482017] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 13:40:56.595748] place: INFO : Progress   20%: loading netlist "lab2_dc_pack.xml" ...
[2025-03-25, 13:40:56.699141] place: INFO : Progress   30%: loading constraint "D:\Documents\UFDE_projects\lab2\lab2_cons.xml" ...
[2025-03-25, 13:40:56.699141] place: INFO : Effort Level  : 10
[2025-03-25, 13:40:56.699141] place: INFO : Mode          : Timing Driven
[2025-03-25, 13:40:56.699141] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 13:40:56.711553] place: INFO : Design        : "top", resource statistic:
[2025-03-25, 13:40:56.711553] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 13:40:56.711553] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 13:40:56.711553] place: INFO :   * Amount of IOB: 68
[2025-03-25, 13:40:56.711553] place: INFO :   * Amount of SLICE: 1713
[2025-03-25, 13:40:56.712559] place: INFO :   * Amount of Net: 3566
[2025-03-25, 13:40:56.712559] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 13:40:56.712559] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 13:40:56.712559] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 13:40:56.712559] place: INFO :   * Proportion of IOB: 47.89%
[2025-03-25, 13:40:56.712559] place: INFO :   * Proportion of SLICE(LUT0): 55.76%
[2025-03-25, 13:40:56.714558] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 13:40:56.744588] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 13:40:56.810999] place: INFO :   * Initial cost = 1
[2025-03-25, 13:40:56.810999] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 13:40:56.831256] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 13:40:58.977110] place: INFO :   * Final cost = 0.999996
[2025-03-25, 13:40:58.979115] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 13:40:59.125824] place: INFO : Successfully finish the placement. Elapsed Time: 3s
[2025-03-25, 13:50:08.844765] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 13:50:08.844765] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 13:50:08.844765] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 13:50:08.956490] place: INFO : Progress   20%: loading netlist "lab2_dc_pack.xml" ...
[2025-03-25, 13:50:09.047253] place: INFO : Progress   30%: loading constraint "D:\Documents\UFDE_projects\lab2\lab2_cons.xml" ...
[2025-03-25, 13:50:09.047253] place: INFO : Effort Level  : 10
[2025-03-25, 13:50:09.047253] place: INFO : Mode          : Timing Driven
[2025-03-25, 13:50:09.047253] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 13:50:09.064336] place: INFO : Design        : "top", resource statistic:
[2025-03-25, 13:50:09.066644] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 13:50:09.066644] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 13:50:09.066644] place: INFO :   * Amount of IOB: 68
[2025-03-25, 13:50:09.066644] place: INFO :   * Amount of SLICE: 1389
[2025-03-25, 13:50:09.066644] place: INFO :   * Amount of Net: 2772
[2025-03-25, 13:50:09.066644] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 13:50:09.066644] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 13:50:09.066644] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 13:50:09.066644] place: INFO :   * Proportion of IOB: 47.89%
[2025-03-25, 13:50:09.066644] place: INFO :   * Proportion of SLICE(LUT170812517): 45.21%
[2025-03-25, 13:50:09.066644] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 13:50:09.082021] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 13:50:09.158761] place: INFO :   * Initial cost = 1
[2025-03-25, 13:50:09.158761] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 13:50:09.177259] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 13:50:10.591604] place: INFO :   * Final cost = 1
[2025-03-25, 13:50:10.592603] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 13:50:10.698558] place: INFO : Successfully finish the placement. Elapsed Time: 2s
[2025-03-25, 14:10:21.124922] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-25, 14:10:21.131773] place: INFO : Progress    0%: parsing commands ...
[2025-03-25, 14:10:21.132786] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-25, 14:10:21.396951] place: INFO : Progress   20%: loading netlist "lab2_dc_pack.xml" ...
[2025-03-25, 14:10:21.582404] place: INFO : Progress   30%: loading constraint "D:\Documents\UFDE_projects\lab2\lab2_cons.xml" ...
[2025-03-25, 14:10:21.583914] place: INFO : Effort Level  : 10
[2025-03-25, 14:10:21.583914] place: INFO : Mode          : Timing Driven
[2025-03-25, 14:10:21.584927] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\31410\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-25, 14:10:21.612087] place: INFO : Design        : "top", resource statistic:
[2025-03-25, 14:10:21.613389] place: INFO :   * Amount of GCLK: 1
[2025-03-25, 14:10:21.614403] place: INFO :   * Amount of GCLKIOB: 1
[2025-03-25, 14:10:21.614403] place: INFO :   * Amount of IOB: 68
[2025-03-25, 14:10:21.614403] place: INFO :   * Amount of SLICE: 1389
[2025-03-25, 14:10:21.615405] place: INFO :   * Amount of Net: 2772
[2025-03-25, 14:10:21.615405] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-25, 14:10:21.616609] place: INFO :   * Proportion of GCLK: 25.00%
[2025-03-25, 14:10:21.616609] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-03-25, 14:10:21.616609] place: INFO :   * Proportion of IOB: 47.89%
[2025-03-25, 14:10:21.618619] place: INFO :   * Proportion of SLICE(LUT170812517): 45.21%
[2025-03-25, 14:10:21.619810] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-25, 14:10:21.706550] place: INFO : Progress   60%: begin to initially place ...
[2025-03-25, 14:10:21.814004] place: INFO :   * Initial cost = 1
[2025-03-25, 14:10:21.814004] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-25, 14:10:21.839476] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-25, 14:10:23.816687] place: INFO :   * Final cost = 1
[2025-03-25, 14:10:23.819892] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-25, 14:10:24.077478] place: INFO : Successfully finish the placement. Elapsed Time: 3s
