{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 00:28:23 2017 " "Info: Processing started: Fri Jun 02 00:28:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov7670_top EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"ov7670_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25  " "Info: Automatically promoted node clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25~0 " "Info: Destination node clk25~0" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50  " "Info: Automatically promoted node clk50 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25 " "Info: Destination node clk25" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk50~0 " "Info: Destination node clk50~0" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register vga:Inst_vga\|cnt\[1\] register vga:Inst_vga\|vSum\[15\] -202.423 ns " "Info: Slack time is -202.423 ns between source register \"vga:Inst_vga\|cnt\[1\]\" and destination register \"vga:Inst_vga\|vSum\[15\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 10.140 ns   Shortest register " "Info:   Shortest clock path from clock \"clk100\" to destination register is 10.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.395 ns) + CELL(0.970 ns) 5.219 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.395 ns) + CELL(0.970 ns) = 5.219 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.622 ns clk25 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.622 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.000 ns) 8.026 ns clk25~clkctrl 4 COMB Unassigned 1716 " "Info: 4: + IC(1.404 ns) + CELL(0.000 ns) = 8.026 ns; Loc. = Unassigned; Fanout = 1716; COMB Node = 'clk25~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 10.140 ns vga:Inst_vga\|vSum\[15\] 5 REG Unassigned 3 " "Info: 5: + IC(1.448 ns) + CELL(0.666 ns) = 10.140 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'vga:Inst_vga\|vSum\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk25~clkctrl vga:Inst_vga|vSum[15] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 34.12 % ) " "Info: Total cell delay = 3.460 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.680 ns ( 65.88 % ) " "Info: Total interconnect delay = 6.680 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 10.140 ns   Longest register " "Info:   Longest clock path from clock \"clk100\" to destination register is 10.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.395 ns) + CELL(0.970 ns) 5.219 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.395 ns) + CELL(0.970 ns) = 5.219 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.622 ns clk25 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.622 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.000 ns) 8.026 ns clk25~clkctrl 4 COMB Unassigned 1716 " "Info: 4: + IC(1.404 ns) + CELL(0.000 ns) = 8.026 ns; Loc. = Unassigned; Fanout = 1716; COMB Node = 'clk25~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 10.140 ns vga:Inst_vga\|vSum\[15\] 5 REG Unassigned 3 " "Info: 5: + IC(1.448 ns) + CELL(0.666 ns) = 10.140 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'vga:Inst_vga\|vSum\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk25~clkctrl vga:Inst_vga|vSum[15] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 34.12 % ) " "Info: Total cell delay = 3.460 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.680 ns ( 65.88 % ) " "Info: Total interconnect delay = 6.680 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 10.140 ns   Shortest register " "Info:   Shortest clock path from clock \"clk100\" to source register is 10.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.395 ns) + CELL(0.970 ns) 5.219 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.395 ns) + CELL(0.970 ns) = 5.219 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.622 ns clk25 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.622 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.000 ns) 8.026 ns clk25~clkctrl 4 COMB Unassigned 1716 " "Info: 4: + IC(1.404 ns) + CELL(0.000 ns) = 8.026 ns; Loc. = Unassigned; Fanout = 1716; COMB Node = 'clk25~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 10.140 ns vga:Inst_vga\|cnt\[1\] 5 REG Unassigned 5 " "Info: 5: + IC(1.448 ns) + CELL(0.666 ns) = 10.140 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'vga:Inst_vga\|cnt\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk25~clkctrl vga:Inst_vga|cnt[1] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 34.12 % ) " "Info: Total cell delay = 3.460 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.680 ns ( 65.88 % ) " "Info: Total interconnect delay = 6.680 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 10.140 ns   Longest register " "Info:   Longest clock path from clock \"clk100\" to source register is 10.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.395 ns) + CELL(0.970 ns) 5.219 ns clk50 2 REG Unassigned 3 " "Info: 2: + IC(3.395 ns) + CELL(0.970 ns) = 5.219 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.365 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.622 ns clk25 3 REG Unassigned 2 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.622 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk50 clk25 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.000 ns) 8.026 ns clk25~clkctrl 4 COMB Unassigned 1716 " "Info: 4: + IC(1.404 ns) + CELL(0.000 ns) = 8.026 ns; Loc. = Unassigned; Fanout = 1716; COMB Node = 'clk25~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 10.140 ns vga:Inst_vga\|cnt\[1\] 5 REG Unassigned 5 " "Info: 5: + IC(1.448 ns) + CELL(0.666 ns) = 10.140 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'vga:Inst_vga\|cnt\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { clk25~clkctrl vga:Inst_vga|cnt[1] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 34.12 % ) " "Info: Total cell delay = 3.460 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.680 ns ( 65.88 % ) " "Info: Total interconnect delay = 6.680 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "203.159 ns - Longest register register " "Info: - Longest register to register delay is 203.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:Inst_vga\|cnt\[1\] 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'vga:Inst_vga\|cnt\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:Inst_vga|cnt[1] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.370 ns) 1.607 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|_~61 2 COMB Unassigned 4 " "Info: 2: + IC(1.237 ns) + CELL(0.370 ns) = 1.607 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|_~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { vga:Inst_vga|cnt[1] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|_~61 } "NODE_NAME" } } { "db/abs_divider_4dg.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/abs_divider_4dg.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.621 ns) 3.532 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62 3 COMB Unassigned 2 " "Info: 3: + IC(1.304 ns) + CELL(0.621 ns) = 3.532 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|_~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.618 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.618 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.704 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.704 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.790 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.790 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.876 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.876 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.962 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.962 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.048 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.048 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.134 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.134 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.220 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.220 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.306 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80 12 COMB Unassigned 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.306 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.392 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82 13 COMB Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.392 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.478 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84 14 COMB Unassigned 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 4.478 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.564 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86 15 COMB Unassigned 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.564 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.650 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88 16 COMB Unassigned 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 4.650 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.736 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90 17 COMB Unassigned 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 4.736 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 4.929 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92 18 COMB Unassigned 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 4.929 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.015 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94 19 COMB Unassigned 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 5.015 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.101 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96 20 COMB Unassigned 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.101 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.187 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 5.187 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.273 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 5.273 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.359 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 5.359 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.445 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 5.445 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.531 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 5.531 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.617 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 5.617 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.703 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 5.703 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.789 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112 28 COMB Unassigned 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 5.789 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.875 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 5.875 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.961 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 5.961 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.047 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118 31 COMB Unassigned 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 6.047 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.133 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120 32 COMB Unassigned 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 6.133 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.639 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121 33 COMB Unassigned 39 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 6.639 ns; Loc. = Unassigned; Fanout = 39; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(0.206 ns) 8.953 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\] 34 COMB Unassigned 34 " "Info: 34: + IC(2.108 ns) + CELL(0.206 ns) = 8.953 ns; Loc. = Unassigned; Fanout = 34; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 9.765 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\] 35 COMB Unassigned 33 " "Info: 35: + IC(0.606 ns) + CELL(0.206 ns) = 9.765 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 10.577 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\] 36 COMB Unassigned 29 " "Info: 36: + IC(0.606 ns) + CELL(0.206 ns) = 10.577 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.206 ns) 13.181 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\] 37 COMB Unassigned 27 " "Info: 37: + IC(2.398 ns) + CELL(0.206 ns) = 13.181 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 13.993 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\] 38 COMB Unassigned 23 " "Info: 38: + IC(0.606 ns) + CELL(0.206 ns) = 13.993 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 14.805 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\] 39 COMB Unassigned 19 " "Info: 39: + IC(0.606 ns) + CELL(0.206 ns) = 14.805 ns; Loc. = Unassigned; Fanout = 19; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.413 ns) + CELL(0.206 ns) 17.424 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\] 40 COMB Unassigned 16 " "Info: 40: + IC(2.413 ns) + CELL(0.206 ns) = 17.424 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 18.236 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\] 41 COMB Unassigned 14 " "Info: 41: + IC(0.606 ns) + CELL(0.206 ns) = 18.236 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.319 ns) 18.997 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\] 42 COMB Unassigned 6 " "Info: 42: + IC(0.442 ns) + CELL(0.319 ns) = 18.997 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 19.809 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2048 43 COMB Unassigned 2 " "Info: 43: + IC(0.442 ns) + CELL(0.370 ns) = 19.809 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2048'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.651 ns) 20.621 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4 44 COMB Unassigned 4 " "Info: 44: + IC(0.161 ns) + CELL(0.651 ns) = 20.621 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 } "NODE_NAME" } } { "db/add_sub_mkc.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/add_sub_mkc.tdf" 30 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 21.433 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2050 45 COMB Unassigned 3 " "Info: 45: + IC(0.606 ns) + CELL(0.206 ns) = 21.433 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2050'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 22.635 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3 46 COMB Unassigned 2 " "Info: 46: + IC(0.606 ns) + CELL(0.596 ns) = 22.635 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.721 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5 47 COMB Unassigned 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 22.721 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.227 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6 48 COMB Unassigned 6 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 23.227 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.206 ns) 24.738 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2053 49 COMB Unassigned 3 " "Info: 49: + IC(1.305 ns) + CELL(0.206 ns) = 24.738 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2053'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 25.940 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3 50 COMB Unassigned 2 " "Info: 50: + IC(0.606 ns) + CELL(0.596 ns) = 25.940 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.026 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5 51 COMB Unassigned 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 26.026 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.112 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7 52 COMB Unassigned 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 26.112 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.618 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8 53 COMB Unassigned 7 " "Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 26.618 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 27.430 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2057 54 COMB Unassigned 3 " "Info: 54: + IC(0.606 ns) + CELL(0.206 ns) = 27.430 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2057'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2057 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 28.938 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3 55 COMB Unassigned 2 " "Info: 55: + IC(0.912 ns) + CELL(0.596 ns) = 28.938 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2057 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.024 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5 56 COMB Unassigned 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 29.024 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.110 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7 57 COMB Unassigned 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 29.110 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.196 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9 58 COMB Unassigned 1 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 29.196 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.702 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10 59 COMB Unassigned 8 " "Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 29.702 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.206 ns) 30.844 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[130\]~2060 60 COMB Unassigned 3 " "Info: 60: + IC(0.936 ns) + CELL(0.206 ns) = 30.844 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[130\]~2060'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[130]~2060 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.596 ns) 32.744 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7 61 COMB Unassigned 2 " "Info: 61: + IC(1.304 ns) + CELL(0.596 ns) = 32.744 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[130]~2060 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.830 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9 62 COMB Unassigned 2 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 32.830 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.916 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11 63 COMB Unassigned 1 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 32.916 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 33.422 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12 64 COMB Unassigned 9 " "Info: 64: + IC(0.000 ns) + CELL(0.506 ns) = 33.422 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 34.234 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2068 65 COMB Unassigned 3 " "Info: 65: + IC(0.606 ns) + CELL(0.206 ns) = 34.234 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2068'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.596 ns) 35.766 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3 66 COMB Unassigned 2 " "Info: 66: + IC(0.936 ns) + CELL(0.596 ns) = 35.766 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.852 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5 67 COMB Unassigned 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 35.852 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.938 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7 68 COMB Unassigned 2 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 35.938 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.024 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9 69 COMB Unassigned 2 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 36.024 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.110 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11 70 COMB Unassigned 2 " "Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 36.110 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.196 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13 71 COMB Unassigned 1 " "Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 36.196 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 36.702 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14 72 COMB Unassigned 10 " "Info: 72: + IC(0.000 ns) + CELL(0.506 ns) = 36.702 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.206 ns) 38.242 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[193\]~2074 73 COMB Unassigned 3 " "Info: 73: + IC(1.334 ns) + CELL(0.206 ns) = 38.242 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[193\]~2074'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[193]~2074 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 39.750 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5 74 COMB Unassigned 2 " "Info: 74: + IC(0.912 ns) + CELL(0.596 ns) = 39.750 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[193]~2074 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.836 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7 75 COMB Unassigned 2 " "Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 39.836 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.922 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9 76 COMB Unassigned 2 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 39.922 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.008 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11 77 COMB Unassigned 2 " "Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 40.008 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.094 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13 78 COMB Unassigned 2 " "Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 40.094 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.180 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15 79 COMB Unassigned 1 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 40.180 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 40.686 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16 80 COMB Unassigned 11 " "Info: 80: + IC(0.000 ns) + CELL(0.506 ns) = 40.686 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.206 ns) 42.196 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2083 81 COMB Unassigned 3 " "Info: 81: + IC(1.304 ns) + CELL(0.206 ns) = 42.196 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2083'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2083 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 43.398 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3 82 COMB Unassigned 2 " "Info: 82: + IC(0.606 ns) + CELL(0.596 ns) = 43.398 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2083 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.484 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5 83 COMB Unassigned 2 " "Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 43.484 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.570 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7 84 COMB Unassigned 2 " "Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 43.570 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.656 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9 85 COMB Unassigned 2 " "Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 43.656 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.742 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11 86 COMB Unassigned 2 " "Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 43.742 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.828 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13 87 COMB Unassigned 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 43.828 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.914 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15 88 COMB Unassigned 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 43.914 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.000 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17 89 COMB Unassigned 1 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 44.000 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.506 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18 90 COMB Unassigned 12 " "Info: 90: + IC(0.000 ns) + CELL(0.506 ns) = 44.506 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 46.029 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2092 91 COMB Unassigned 3 " "Info: 91: + IC(1.317 ns) + CELL(0.206 ns) = 46.029 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2092'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2092 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 47.231 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3 92 COMB Unassigned 2 " "Info: 92: + IC(0.606 ns) + CELL(0.596 ns) = 47.231 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2092 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.317 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5 93 COMB Unassigned 2 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 47.317 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.403 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7 94 COMB Unassigned 2 " "Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 47.403 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.489 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9 95 COMB Unassigned 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 47.489 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.575 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11 96 COMB Unassigned 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 47.575 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.661 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13 97 COMB Unassigned 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 47.661 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.747 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15 98 COMB Unassigned 2 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 47.747 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.833 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17 99 COMB Unassigned 2 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 47.833 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.919 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19 100 COMB Unassigned 1 " "Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 47.919 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 48.425 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20 101 COMB Unassigned 13 " "Info: 101: + IC(0.000 ns) + CELL(0.506 ns) = 48.425 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 49.948 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[297\]~2093 102 COMB Unassigned 3 " "Info: 102: + IC(1.317 ns) + CELL(0.206 ns) = 49.948 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[297\]~2093'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[297]~2093 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.596 ns) 52.254 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21 103 COMB Unassigned 1 " "Info: 103: + IC(1.710 ns) + CELL(0.596 ns) = 52.254 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[297]~2093 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 52.760 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22 104 COMB Unassigned 14 " "Info: 104: + IC(0.000 ns) + CELL(0.506 ns) = 52.760 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 54.297 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[324\]~2109 105 COMB Unassigned 3 " "Info: 105: + IC(1.331 ns) + CELL(0.206 ns) = 54.297 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[324\]~2109'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2109 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.596 ns) 56.209 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11 106 COMB Unassigned 2 " "Info: 106: + IC(1.316 ns) + CELL(0.596 ns) = 56.209 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2109 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.295 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13 107 COMB Unassigned 2 " "Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 56.295 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.381 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15 108 COMB Unassigned 2 " "Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 56.381 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.467 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17 109 COMB Unassigned 2 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 56.467 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.553 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19 110 COMB Unassigned 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 56.553 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.639 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21 111 COMB Unassigned 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 56.639 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.725 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23 112 COMB Unassigned 1 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 56.725 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 57.231 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24 113 COMB Unassigned 15 " "Info: 113: + IC(0.000 ns) + CELL(0.506 ns) = 57.231 ns; Loc. = Unassigned; Fanout = 15; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 58.754 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[357\]~2120 114 COMB Unassigned 3 " "Info: 114: + IC(1.317 ns) + CELL(0.206 ns) = 58.754 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[357\]~2120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[357]~2120 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.596 ns) 60.677 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13 115 COMB Unassigned 2 " "Info: 115: + IC(1.327 ns) + CELL(0.596 ns) = 60.677 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[357]~2120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 60.763 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15 116 COMB Unassigned 2 " "Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 60.763 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 60.849 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17 117 COMB Unassigned 2 " "Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 60.849 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 60.935 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19 118 COMB Unassigned 2 " "Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 60.935 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.021 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21 119 COMB Unassigned 2 " "Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 61.021 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.107 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23 120 COMB Unassigned 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 61.107 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.193 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25 121 COMB Unassigned 1 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 61.193 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 61.699 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26 122 COMB Unassigned 16 " "Info: 122: + IC(0.000 ns) + CELL(0.506 ns) = 61.699 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.415 ns) + CELL(0.206 ns) 64.320 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2138 123 COMB Unassigned 3 " "Info: 123: + IC(2.415 ns) + CELL(0.206 ns) = 64.320 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2138'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.596 ns) 67.298 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3 124 COMB Unassigned 2 " "Info: 124: + IC(2.382 ns) + CELL(0.596 ns) = 67.298 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.384 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5 125 COMB Unassigned 2 " "Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 67.384 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.470 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7 126 COMB Unassigned 2 " "Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 67.470 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.556 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9 127 COMB Unassigned 2 " "Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 67.556 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.642 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11 128 COMB Unassigned 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 67.642 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.728 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13 129 COMB Unassigned 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 67.728 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.814 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15 130 COMB Unassigned 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 67.814 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.900 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17 131 COMB Unassigned 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 67.900 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.986 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19 132 COMB Unassigned 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 67.986 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.072 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21 133 COMB Unassigned 2 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 68.072 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.158 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23 134 COMB Unassigned 2 " "Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 68.158 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.244 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25 135 COMB Unassigned 2 " "Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 68.244 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.330 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27 136 COMB Unassigned 1 " "Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 68.330 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 68.836 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28 137 COMB Unassigned 17 " "Info: 137: + IC(0.000 ns) + CELL(0.506 ns) = 68.836 ns; Loc. = Unassigned; Fanout = 17; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.206 ns) 71.424 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2151 138 COMB Unassigned 3 " "Info: 138: + IC(2.382 ns) + CELL(0.206 ns) = 71.424 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2151'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.389 ns) + CELL(0.596 ns) 74.409 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5 139 COMB Unassigned 2 " "Info: 139: + IC(2.389 ns) + CELL(0.596 ns) = 74.409 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7 140 COMB Unassigned 2 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 74.495 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9 141 COMB Unassigned 2 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 74.581 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.667 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11 142 COMB Unassigned 2 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 74.667 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.753 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13 143 COMB Unassigned 2 " "Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 74.753 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.839 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15 144 COMB Unassigned 2 " "Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 74.839 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.925 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17 145 COMB Unassigned 2 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 74.925 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.011 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19 146 COMB Unassigned 2 " "Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 75.011 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.097 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21 147 COMB Unassigned 2 " "Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 75.097 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.183 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23 148 COMB Unassigned 2 " "Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 75.183 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.269 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25 149 COMB Unassigned 2 " "Info: 149: + IC(0.000 ns) + CELL(0.086 ns) = 75.269 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.355 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27 150 COMB Unassigned 2 " "Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 75.355 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.441 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29 151 COMB Unassigned 1 " "Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 75.441 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 75.947 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30 152 COMB Unassigned 18 " "Info: 152: + IC(0.000 ns) + CELL(0.506 ns) = 75.947 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.206 ns) 77.875 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[451\]~2164 153 COMB Unassigned 3 " "Info: 153: + IC(1.722 ns) + CELL(0.206 ns) = 77.875 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[451\]~2164'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[451]~2164 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.416 ns) + CELL(0.596 ns) 80.887 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9 154 COMB Unassigned 2 " "Info: 154: + IC(2.416 ns) + CELL(0.596 ns) = 80.887 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[451]~2164 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 80.973 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11 155 COMB Unassigned 2 " "Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 80.973 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.059 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13 156 COMB Unassigned 2 " "Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 81.059 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.145 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15 157 COMB Unassigned 2 " "Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 81.145 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 81.338 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17 158 COMB Unassigned 2 " "Info: 158: + IC(0.107 ns) + CELL(0.086 ns) = 81.338 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.424 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19 159 COMB Unassigned 2 " "Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 81.424 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.510 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21 160 COMB Unassigned 2 " "Info: 160: + IC(0.000 ns) + CELL(0.086 ns) = 81.510 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.596 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23 161 COMB Unassigned 2 " "Info: 161: + IC(0.000 ns) + CELL(0.086 ns) = 81.596 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.682 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25 162 COMB Unassigned 2 " "Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 81.682 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.768 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27 163 COMB Unassigned 2 " "Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 81.768 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.854 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29 164 COMB Unassigned 2 " "Info: 164: + IC(0.000 ns) + CELL(0.086 ns) = 81.854 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.940 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31 165 COMB Unassigned 1 " "Info: 165: + IC(0.000 ns) + CELL(0.086 ns) = 81.940 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 82.446 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32 166 COMB Unassigned 19 " "Info: 166: + IC(0.000 ns) + CELL(0.506 ns) = 82.446 ns; Loc. = Unassigned; Fanout = 19; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(0.206 ns) 84.999 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[488\]~2175 167 COMB Unassigned 3 " "Info: 167: + IC(2.347 ns) + CELL(0.206 ns) = 84.999 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[488\]~2175'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2175 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.596 ns) 87.937 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19 168 COMB Unassigned 2 " "Info: 168: + IC(2.342 ns) + CELL(0.596 ns) = 87.937 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2175 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.023 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21 169 COMB Unassigned 2 " "Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 88.023 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.109 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23 170 COMB Unassigned 2 " "Info: 170: + IC(0.000 ns) + CELL(0.086 ns) = 88.109 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.195 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25 171 COMB Unassigned 2 " "Info: 171: + IC(0.000 ns) + CELL(0.086 ns) = 88.195 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.281 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27 172 COMB Unassigned 2 " "Info: 172: + IC(0.000 ns) + CELL(0.086 ns) = 88.281 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.367 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29 173 COMB Unassigned 2 " "Info: 173: + IC(0.000 ns) + CELL(0.086 ns) = 88.367 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.453 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31 174 COMB Unassigned 2 " "Info: 174: + IC(0.000 ns) + CELL(0.086 ns) = 88.453 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.539 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33 175 COMB Unassigned 1 " "Info: 175: + IC(0.000 ns) + CELL(0.086 ns) = 88.539 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 89.045 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34 176 COMB Unassigned 20 " "Info: 176: + IC(0.000 ns) + CELL(0.506 ns) = 89.045 ns; Loc. = Unassigned; Fanout = 20; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.379 ns) + CELL(0.206 ns) 91.630 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[525\]~2187 177 COMB Unassigned 3 " "Info: 177: + IC(2.379 ns) + CELL(0.206 ns) = 91.630 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[525\]~2187'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[525]~2187 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.420 ns) + CELL(0.596 ns) 94.646 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29 178 COMB Unassigned 2 " "Info: 178: + IC(2.420 ns) + CELL(0.596 ns) = 94.646 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.016 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[525]~2187 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 94.732 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31 179 COMB Unassigned 2 " "Info: 179: + IC(0.000 ns) + CELL(0.086 ns) = 94.732 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 94.818 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33 180 COMB Unassigned 2 " "Info: 180: + IC(0.000 ns) + CELL(0.086 ns) = 94.818 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 94.904 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35 181 COMB Unassigned 1 " "Info: 181: + IC(0.000 ns) + CELL(0.086 ns) = 94.904 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 95.410 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36 182 COMB Unassigned 21 " "Info: 182: + IC(0.000 ns) + CELL(0.506 ns) = 95.410 ns; Loc. = Unassigned; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.206 ns) 97.337 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[550\]~2212 183 COMB Unassigned 3 " "Info: 183: + IC(1.721 ns) + CELL(0.206 ns) = 97.337 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[550\]~2212'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[550]~2212 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.596 ns) 99.250 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15 184 COMB Unassigned 2 " "Info: 184: + IC(1.317 ns) + CELL(0.596 ns) = 99.250 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[550]~2212 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.336 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17 185 COMB Unassigned 2 " "Info: 185: + IC(0.000 ns) + CELL(0.086 ns) = 99.336 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.422 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19 186 COMB Unassigned 2 " "Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 99.422 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 99.615 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21 187 COMB Unassigned 2 " "Info: 187: + IC(0.107 ns) + CELL(0.086 ns) = 99.615 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.701 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23 188 COMB Unassigned 2 " "Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 99.701 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.787 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25 189 COMB Unassigned 2 " "Info: 189: + IC(0.000 ns) + CELL(0.086 ns) = 99.787 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.873 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27 190 COMB Unassigned 2 " "Info: 190: + IC(0.000 ns) + CELL(0.086 ns) = 99.873 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.959 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29 191 COMB Unassigned 2 " "Info: 191: + IC(0.000 ns) + CELL(0.086 ns) = 99.959 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.045 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31 192 COMB Unassigned 2 " "Info: 192: + IC(0.000 ns) + CELL(0.086 ns) = 100.045 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.131 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33 193 COMB Unassigned 2 " "Info: 193: + IC(0.000 ns) + CELL(0.086 ns) = 100.131 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.217 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35 194 COMB Unassigned 2 " "Info: 194: + IC(0.000 ns) + CELL(0.086 ns) = 100.217 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.303 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37 195 COMB Unassigned 1 " "Info: 195: + IC(0.000 ns) + CELL(0.086 ns) = 100.303 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 100.809 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38 196 COMB Unassigned 22 " "Info: 196: + IC(0.000 ns) + CELL(0.506 ns) = 100.809 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 102.739 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[582\]~2231 197 COMB Unassigned 3 " "Info: 197: + IC(1.724 ns) + CELL(0.206 ns) = 102.739 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[582\]~2231'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[582]~2231 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.596 ns) 104.640 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[7\]~15 198 COMB Unassigned 2 " "Info: 198: + IC(1.305 ns) + CELL(0.596 ns) = 104.640 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[582]~2231 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 104.726 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17 199 COMB Unassigned 2 " "Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 104.726 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 104.812 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19 200 COMB Unassigned 2 " "Info: 200: + IC(0.000 ns) + CELL(0.086 ns) = 104.812 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 105.005 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21 201 COMB Unassigned 2 " "Info: 201: + IC(0.107 ns) + CELL(0.086 ns) = 105.005 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.091 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23 202 COMB Unassigned 2 " "Info: 202: + IC(0.000 ns) + CELL(0.086 ns) = 105.091 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.177 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25 203 COMB Unassigned 2 " "Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 105.177 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.263 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27 204 COMB Unassigned 2 " "Info: 204: + IC(0.000 ns) + CELL(0.086 ns) = 105.263 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.349 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29 205 COMB Unassigned 2 " "Info: 205: + IC(0.000 ns) + CELL(0.086 ns) = 105.349 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.435 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31 206 COMB Unassigned 2 " "Info: 206: + IC(0.000 ns) + CELL(0.086 ns) = 105.435 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.521 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33 207 COMB Unassigned 2 " "Info: 207: + IC(0.000 ns) + CELL(0.086 ns) = 105.521 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.607 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35 208 COMB Unassigned 2 " "Info: 208: + IC(0.000 ns) + CELL(0.086 ns) = 105.607 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.693 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37 209 COMB Unassigned 2 " "Info: 209: + IC(0.000 ns) + CELL(0.086 ns) = 105.693 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.779 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39 210 COMB Unassigned 1 " "Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 105.779 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 106.285 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40 211 COMB Unassigned 23 " "Info: 211: + IC(0.000 ns) + CELL(0.506 ns) = 106.285 ns; Loc. = Unassigned; Fanout = 23; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.206 ns) 108.201 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[613\]~2252 212 COMB Unassigned 3 " "Info: 212: + IC(1.710 ns) + CELL(0.206 ns) = 108.201 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[613\]~2252'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[613]~2252 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 110.125 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[6\]~13 213 COMB Unassigned 2 " "Info: 213: + IC(1.328 ns) + CELL(0.596 ns) = 110.125 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[613]~2252 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.211 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15 214 COMB Unassigned 2 " "Info: 214: + IC(0.000 ns) + CELL(0.086 ns) = 110.211 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.297 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17 215 COMB Unassigned 2 " "Info: 215: + IC(0.000 ns) + CELL(0.086 ns) = 110.297 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.383 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19 216 COMB Unassigned 2 " "Info: 216: + IC(0.000 ns) + CELL(0.086 ns) = 110.383 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.469 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21 217 COMB Unassigned 2 " "Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 110.469 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 110.662 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23 218 COMB Unassigned 2 " "Info: 218: + IC(0.107 ns) + CELL(0.086 ns) = 110.662 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.748 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25 219 COMB Unassigned 2 " "Info: 219: + IC(0.000 ns) + CELL(0.086 ns) = 110.748 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.834 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27 220 COMB Unassigned 2 " "Info: 220: + IC(0.000 ns) + CELL(0.086 ns) = 110.834 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.920 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29 221 COMB Unassigned 2 " "Info: 221: + IC(0.000 ns) + CELL(0.086 ns) = 110.920 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.006 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31 222 COMB Unassigned 2 " "Info: 222: + IC(0.000 ns) + CELL(0.086 ns) = 111.006 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.092 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33 223 COMB Unassigned 2 " "Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 111.092 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.178 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35 224 COMB Unassigned 2 " "Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 111.178 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.264 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37 225 COMB Unassigned 2 " "Info: 225: + IC(0.000 ns) + CELL(0.086 ns) = 111.264 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.350 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39 226 COMB Unassigned 2 " "Info: 226: + IC(0.000 ns) + CELL(0.086 ns) = 111.350 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.436 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41 227 COMB Unassigned 1 " "Info: 227: + IC(0.000 ns) + CELL(0.086 ns) = 111.436 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 111.942 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42 228 COMB Unassigned 24 " "Info: 228: + IC(0.000 ns) + CELL(0.506 ns) = 111.942 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.206 ns) 113.858 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[648\]~2270 229 COMB Unassigned 3 " "Info: 229: + IC(1.710 ns) + CELL(0.206 ns) = 113.858 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[648\]~2270'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[648]~2270 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.596 ns) 116.174 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19 230 COMB Unassigned 2 " "Info: 230: + IC(1.720 ns) + CELL(0.596 ns) = 116.174 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[648]~2270 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.260 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21 231 COMB Unassigned 2 " "Info: 231: + IC(0.000 ns) + CELL(0.086 ns) = 116.260 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 116.453 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23 232 COMB Unassigned 2 " "Info: 232: + IC(0.107 ns) + CELL(0.086 ns) = 116.453 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.539 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25 233 COMB Unassigned 2 " "Info: 233: + IC(0.000 ns) + CELL(0.086 ns) = 116.539 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.625 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27 234 COMB Unassigned 2 " "Info: 234: + IC(0.000 ns) + CELL(0.086 ns) = 116.625 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.711 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29 235 COMB Unassigned 2 " "Info: 235: + IC(0.000 ns) + CELL(0.086 ns) = 116.711 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.797 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31 236 COMB Unassigned 2 " "Info: 236: + IC(0.000 ns) + CELL(0.086 ns) = 116.797 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.883 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33 237 COMB Unassigned 2 " "Info: 237: + IC(0.000 ns) + CELL(0.086 ns) = 116.883 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.969 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35 238 COMB Unassigned 2 " "Info: 238: + IC(0.000 ns) + CELL(0.086 ns) = 116.969 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.055 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37 239 COMB Unassigned 2 " "Info: 239: + IC(0.000 ns) + CELL(0.086 ns) = 117.055 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.141 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39 240 COMB Unassigned 2 " "Info: 240: + IC(0.000 ns) + CELL(0.086 ns) = 117.141 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.227 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41 241 COMB Unassigned 2 " "Info: 241: + IC(0.000 ns) + CELL(0.086 ns) = 117.227 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.313 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43 242 COMB Unassigned 1 " "Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 117.313 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 117.819 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44 243 COMB Unassigned 25 " "Info: 243: + IC(0.000 ns) + CELL(0.506 ns) = 117.819 ns; Loc. = Unassigned; Fanout = 25; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 119.749 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[676\]~2296 244 COMB Unassigned 3 " "Info: 244: + IC(1.724 ns) + CELL(0.206 ns) = 119.749 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[676\]~2296'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 121.676 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11 245 COMB Unassigned 2 " "Info: 245: + IC(1.331 ns) + CELL(0.596 ns) = 121.676 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 121.762 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13 246 COMB Unassigned 2 " "Info: 246: + IC(0.000 ns) + CELL(0.086 ns) = 121.762 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 121.848 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15 247 COMB Unassigned 2 " "Info: 247: + IC(0.000 ns) + CELL(0.086 ns) = 121.848 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 121.934 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17 248 COMB Unassigned 2 " "Info: 248: + IC(0.000 ns) + CELL(0.086 ns) = 121.934 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.020 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19 249 COMB Unassigned 2 " "Info: 249: + IC(0.000 ns) + CELL(0.086 ns) = 122.020 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.106 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21 250 COMB Unassigned 2 " "Info: 250: + IC(0.000 ns) + CELL(0.086 ns) = 122.106 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.192 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23 251 COMB Unassigned 2 " "Info: 251: + IC(0.000 ns) + CELL(0.086 ns) = 122.192 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 122.385 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25 252 COMB Unassigned 2 " "Info: 252: + IC(0.107 ns) + CELL(0.086 ns) = 122.385 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.471 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27 253 COMB Unassigned 2 " "Info: 253: + IC(0.000 ns) + CELL(0.086 ns) = 122.471 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.557 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29 254 COMB Unassigned 2 " "Info: 254: + IC(0.000 ns) + CELL(0.086 ns) = 122.557 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.643 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31 255 COMB Unassigned 2 " "Info: 255: + IC(0.000 ns) + CELL(0.086 ns) = 122.643 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.729 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33 256 COMB Unassigned 2 " "Info: 256: + IC(0.000 ns) + CELL(0.086 ns) = 122.729 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.815 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35 257 COMB Unassigned 2 " "Info: 257: + IC(0.000 ns) + CELL(0.086 ns) = 122.815 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.901 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37 258 COMB Unassigned 2 " "Info: 258: + IC(0.000 ns) + CELL(0.086 ns) = 122.901 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.987 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39 259 COMB Unassigned 2 " "Info: 259: + IC(0.000 ns) + CELL(0.086 ns) = 122.987 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.073 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41 260 COMB Unassigned 2 " "Info: 260: + IC(0.000 ns) + CELL(0.086 ns) = 123.073 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.159 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43 261 COMB Unassigned 2 " "Info: 261: + IC(0.000 ns) + CELL(0.086 ns) = 123.159 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.245 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45 262 COMB Unassigned 1 " "Info: 262: + IC(0.000 ns) + CELL(0.086 ns) = 123.245 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 123.751 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46 263 COMB Unassigned 26 " "Info: 263: + IC(0.000 ns) + CELL(0.506 ns) = 123.751 ns; Loc. = Unassigned; Fanout = 26; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.206 ns) 125.668 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[708\]~2319 264 COMB Unassigned 3 " "Info: 264: + IC(1.711 ns) + CELL(0.206 ns) = 125.668 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[708\]~2319'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.596 ns) 127.984 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~11 265 COMB Unassigned 2 " "Info: 265: + IC(1.720 ns) + CELL(0.596 ns) = 127.984 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.070 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~13 266 COMB Unassigned 2 " "Info: 266: + IC(0.000 ns) + CELL(0.086 ns) = 128.070 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.156 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~15 267 COMB Unassigned 2 " "Info: 267: + IC(0.000 ns) + CELL(0.086 ns) = 128.156 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.242 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~17 268 COMB Unassigned 2 " "Info: 268: + IC(0.000 ns) + CELL(0.086 ns) = 128.242 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.328 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~19 269 COMB Unassigned 2 " "Info: 269: + IC(0.000 ns) + CELL(0.086 ns) = 128.328 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.414 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21 270 COMB Unassigned 2 " "Info: 270: + IC(0.000 ns) + CELL(0.086 ns) = 128.414 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.500 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23 271 COMB Unassigned 2 " "Info: 271: + IC(0.000 ns) + CELL(0.086 ns) = 128.500 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 128.693 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25 272 COMB Unassigned 2 " "Info: 272: + IC(0.107 ns) + CELL(0.086 ns) = 128.693 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.779 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27 273 COMB Unassigned 2 " "Info: 273: + IC(0.000 ns) + CELL(0.086 ns) = 128.779 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.865 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29 274 COMB Unassigned 2 " "Info: 274: + IC(0.000 ns) + CELL(0.086 ns) = 128.865 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.951 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31 275 COMB Unassigned 2 " "Info: 275: + IC(0.000 ns) + CELL(0.086 ns) = 128.951 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.037 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33 276 COMB Unassigned 2 " "Info: 276: + IC(0.000 ns) + CELL(0.086 ns) = 129.037 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.123 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35 277 COMB Unassigned 2 " "Info: 277: + IC(0.000 ns) + CELL(0.086 ns) = 129.123 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.209 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37 278 COMB Unassigned 2 " "Info: 278: + IC(0.000 ns) + CELL(0.086 ns) = 129.209 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.295 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39 279 COMB Unassigned 2 " "Info: 279: + IC(0.000 ns) + CELL(0.086 ns) = 129.295 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.381 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41 280 COMB Unassigned 2 " "Info: 280: + IC(0.000 ns) + CELL(0.086 ns) = 129.381 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.467 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43 281 COMB Unassigned 2 " "Info: 281: + IC(0.000 ns) + CELL(0.086 ns) = 129.467 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.553 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45 282 COMB Unassigned 2 " "Info: 282: + IC(0.000 ns) + CELL(0.086 ns) = 129.553 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.639 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47 283 COMB Unassigned 1 " "Info: 283: + IC(0.000 ns) + CELL(0.086 ns) = 129.639 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 130.145 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48 284 COMB Unassigned 27 " "Info: 284: + IC(0.000 ns) + CELL(0.506 ns) = 130.145 ns; Loc. = Unassigned; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.206 ns) 132.483 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[736\]~2347 285 COMB Unassigned 3 " "Info: 285: + IC(2.132 ns) + CELL(0.206 ns) = 132.483 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[736\]~2347'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[736]~2347 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.596 ns) 134.406 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[1\]~3 286 COMB Unassigned 2 " "Info: 286: + IC(1.327 ns) + CELL(0.596 ns) = 134.406 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[736]~2347 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.492 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5 287 COMB Unassigned 2 " "Info: 287: + IC(0.000 ns) + CELL(0.086 ns) = 134.492 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.578 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7 288 COMB Unassigned 2 " "Info: 288: + IC(0.000 ns) + CELL(0.086 ns) = 134.578 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.664 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9 289 COMB Unassigned 2 " "Info: 289: + IC(0.000 ns) + CELL(0.086 ns) = 134.664 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.750 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11 290 COMB Unassigned 2 " "Info: 290: + IC(0.000 ns) + CELL(0.086 ns) = 134.750 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.836 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13 291 COMB Unassigned 2 " "Info: 291: + IC(0.000 ns) + CELL(0.086 ns) = 134.836 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.922 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15 292 COMB Unassigned 2 " "Info: 292: + IC(0.000 ns) + CELL(0.086 ns) = 134.922 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.008 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17 293 COMB Unassigned 2 " "Info: 293: + IC(0.000 ns) + CELL(0.086 ns) = 135.008 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.094 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19 294 COMB Unassigned 2 " "Info: 294: + IC(0.000 ns) + CELL(0.086 ns) = 135.094 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.180 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21 295 COMB Unassigned 2 " "Info: 295: + IC(0.000 ns) + CELL(0.086 ns) = 135.180 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.266 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23 296 COMB Unassigned 2 " "Info: 296: + IC(0.000 ns) + CELL(0.086 ns) = 135.266 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.352 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25 297 COMB Unassigned 2 " "Info: 297: + IC(0.000 ns) + CELL(0.086 ns) = 135.352 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 135.545 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27 298 COMB Unassigned 2 " "Info: 298: + IC(0.107 ns) + CELL(0.086 ns) = 135.545 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.631 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29 299 COMB Unassigned 2 " "Info: 299: + IC(0.000 ns) + CELL(0.086 ns) = 135.631 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.717 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31 300 COMB Unassigned 2 " "Info: 300: + IC(0.000 ns) + CELL(0.086 ns) = 135.717 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.803 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33 301 COMB Unassigned 2 " "Info: 301: + IC(0.000 ns) + CELL(0.086 ns) = 135.803 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.889 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35 302 COMB Unassigned 2 " "Info: 302: + IC(0.000 ns) + CELL(0.086 ns) = 135.889 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.975 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37 303 COMB Unassigned 2 " "Info: 303: + IC(0.000 ns) + CELL(0.086 ns) = 135.975 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.061 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39 304 COMB Unassigned 2 " "Info: 304: + IC(0.000 ns) + CELL(0.086 ns) = 136.061 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.147 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41 305 COMB Unassigned 2 " "Info: 305: + IC(0.000 ns) + CELL(0.086 ns) = 136.147 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.233 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43 306 COMB Unassigned 2 " "Info: 306: + IC(0.000 ns) + CELL(0.086 ns) = 136.233 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.319 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45 307 COMB Unassigned 2 " "Info: 307: + IC(0.000 ns) + CELL(0.086 ns) = 136.319 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.405 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47 308 COMB Unassigned 2 " "Info: 308: + IC(0.000 ns) + CELL(0.086 ns) = 136.405 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.491 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49 309 COMB Unassigned 1 " "Info: 309: + IC(0.000 ns) + CELL(0.086 ns) = 136.491 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 136.997 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50 310 COMB Unassigned 28 " "Info: 310: + IC(0.000 ns) + CELL(0.506 ns) = 136.997 ns; Loc. = Unassigned; Fanout = 28; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.206 ns) 138.519 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[769\]~2371 311 COMB Unassigned 3 " "Info: 311: + IC(1.316 ns) + CELL(0.206 ns) = 138.519 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[769\]~2371'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[769]~2371 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.596 ns) 140.442 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[2\]~5 312 COMB Unassigned 2 " "Info: 312: + IC(1.327 ns) + CELL(0.596 ns) = 140.442 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[769]~2371 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.528 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~7 313 COMB Unassigned 2 " "Info: 313: + IC(0.000 ns) + CELL(0.086 ns) = 140.528 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.614 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~9 314 COMB Unassigned 2 " "Info: 314: + IC(0.000 ns) + CELL(0.086 ns) = 140.614 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.700 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~11 315 COMB Unassigned 2 " "Info: 315: + IC(0.000 ns) + CELL(0.086 ns) = 140.700 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.786 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~13 316 COMB Unassigned 2 " "Info: 316: + IC(0.000 ns) + CELL(0.086 ns) = 140.786 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.872 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~15 317 COMB Unassigned 2 " "Info: 317: + IC(0.000 ns) + CELL(0.086 ns) = 140.872 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.958 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~17 318 COMB Unassigned 2 " "Info: 318: + IC(0.000 ns) + CELL(0.086 ns) = 140.958 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.044 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19 319 COMB Unassigned 2 " "Info: 319: + IC(0.000 ns) + CELL(0.086 ns) = 141.044 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.130 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21 320 COMB Unassigned 2 " "Info: 320: + IC(0.000 ns) + CELL(0.086 ns) = 141.130 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.216 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23 321 COMB Unassigned 2 " "Info: 321: + IC(0.000 ns) + CELL(0.086 ns) = 141.216 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.302 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25 322 COMB Unassigned 2 " "Info: 322: + IC(0.000 ns) + CELL(0.086 ns) = 141.302 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 141.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27 323 COMB Unassigned 2 " "Info: 323: + IC(0.107 ns) + CELL(0.086 ns) = 141.495 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29 324 COMB Unassigned 2 " "Info: 324: + IC(0.000 ns) + CELL(0.086 ns) = 141.581 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.667 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31 325 COMB Unassigned 2 " "Info: 325: + IC(0.000 ns) + CELL(0.086 ns) = 141.667 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.753 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33 326 COMB Unassigned 2 " "Info: 326: + IC(0.000 ns) + CELL(0.086 ns) = 141.753 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.839 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35 327 COMB Unassigned 2 " "Info: 327: + IC(0.000 ns) + CELL(0.086 ns) = 141.839 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.925 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37 328 COMB Unassigned 2 " "Info: 328: + IC(0.000 ns) + CELL(0.086 ns) = 141.925 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.011 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39 329 COMB Unassigned 2 " "Info: 329: + IC(0.000 ns) + CELL(0.086 ns) = 142.011 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.097 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41 330 COMB Unassigned 2 " "Info: 330: + IC(0.000 ns) + CELL(0.086 ns) = 142.097 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.183 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43 331 COMB Unassigned 2 " "Info: 331: + IC(0.000 ns) + CELL(0.086 ns) = 142.183 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.269 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45 332 COMB Unassigned 2 " "Info: 332: + IC(0.000 ns) + CELL(0.086 ns) = 142.269 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.355 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47 333 COMB Unassigned 2 " "Info: 333: + IC(0.000 ns) + CELL(0.086 ns) = 142.355 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.441 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49 334 COMB Unassigned 2 " "Info: 334: + IC(0.000 ns) + CELL(0.086 ns) = 142.441 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.527 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51 335 COMB Unassigned 1 " "Info: 335: + IC(0.000 ns) + CELL(0.086 ns) = 142.527 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 143.033 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52 336 COMB Unassigned 29 " "Info: 336: + IC(0.000 ns) + CELL(0.506 ns) = 143.033 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.206 ns) 144.549 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~2398 337 COMB Unassigned 3 " "Info: 337: + IC(1.310 ns) + CELL(0.206 ns) = 144.549 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~2398'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2398 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.596 ns) 146.860 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[1\]~3 338 COMB Unassigned 2 " "Info: 338: + IC(1.715 ns) + CELL(0.596 ns) = 146.860 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2398 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.946 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~5 339 COMB Unassigned 2 " "Info: 339: + IC(0.000 ns) + CELL(0.086 ns) = 146.946 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.032 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~7 340 COMB Unassigned 2 " "Info: 340: + IC(0.000 ns) + CELL(0.086 ns) = 147.032 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.118 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~9 341 COMB Unassigned 2 " "Info: 341: + IC(0.000 ns) + CELL(0.086 ns) = 147.118 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.204 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~11 342 COMB Unassigned 2 " "Info: 342: + IC(0.000 ns) + CELL(0.086 ns) = 147.204 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.290 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~13 343 COMB Unassigned 2 " "Info: 343: + IC(0.000 ns) + CELL(0.086 ns) = 147.290 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15 344 COMB Unassigned 2 " "Info: 344: + IC(0.000 ns) + CELL(0.086 ns) = 147.376 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.462 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17 345 COMB Unassigned 2 " "Info: 345: + IC(0.000 ns) + CELL(0.086 ns) = 147.462 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.548 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19 346 COMB Unassigned 2 " "Info: 346: + IC(0.000 ns) + CELL(0.086 ns) = 147.548 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.634 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21 347 COMB Unassigned 2 " "Info: 347: + IC(0.000 ns) + CELL(0.086 ns) = 147.634 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.720 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23 348 COMB Unassigned 2 " "Info: 348: + IC(0.000 ns) + CELL(0.086 ns) = 147.720 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25 349 COMB Unassigned 2 " "Info: 349: + IC(0.000 ns) + CELL(0.086 ns) = 147.806 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.892 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27 350 COMB Unassigned 2 " "Info: 350: + IC(0.000 ns) + CELL(0.086 ns) = 147.892 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 148.085 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29 351 COMB Unassigned 2 " "Info: 351: + IC(0.107 ns) + CELL(0.086 ns) = 148.085 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.171 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31 352 COMB Unassigned 2 " "Info: 352: + IC(0.000 ns) + CELL(0.086 ns) = 148.171 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.257 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33 353 COMB Unassigned 2 " "Info: 353: + IC(0.000 ns) + CELL(0.086 ns) = 148.257 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.343 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35 354 COMB Unassigned 2 " "Info: 354: + IC(0.000 ns) + CELL(0.086 ns) = 148.343 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.429 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37 355 COMB Unassigned 2 " "Info: 355: + IC(0.000 ns) + CELL(0.086 ns) = 148.429 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.515 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39 356 COMB Unassigned 2 " "Info: 356: + IC(0.000 ns) + CELL(0.086 ns) = 148.515 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.601 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41 357 COMB Unassigned 2 " "Info: 357: + IC(0.000 ns) + CELL(0.086 ns) = 148.601 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.687 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43 358 COMB Unassigned 2 " "Info: 358: + IC(0.000 ns) + CELL(0.086 ns) = 148.687 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.773 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45 359 COMB Unassigned 2 " "Info: 359: + IC(0.000 ns) + CELL(0.086 ns) = 148.773 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.859 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47 360 COMB Unassigned 2 " "Info: 360: + IC(0.000 ns) + CELL(0.086 ns) = 148.859 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.945 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49 361 COMB Unassigned 2 " "Info: 361: + IC(0.000 ns) + CELL(0.086 ns) = 148.945 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.031 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51 362 COMB Unassigned 2 " "Info: 362: + IC(0.000 ns) + CELL(0.086 ns) = 149.031 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.117 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53 363 COMB Unassigned 1 " "Info: 363: + IC(0.000 ns) + CELL(0.086 ns) = 149.117 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 149.623 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54 364 COMB Unassigned 30 " "Info: 364: + IC(0.000 ns) + CELL(0.506 ns) = 149.623 ns; Loc. = Unassigned; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.206 ns) 151.555 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[833\]~2424 365 COMB Unassigned 3 " "Info: 365: + IC(1.726 ns) + CELL(0.206 ns) = 151.555 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[833\]~2424'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2424 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.596 ns) 153.873 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[2\]~5 366 COMB Unassigned 2 " "Info: 366: + IC(1.722 ns) + CELL(0.596 ns) = 153.873 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2424 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.959 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~7 367 COMB Unassigned 2 " "Info: 367: + IC(0.000 ns) + CELL(0.086 ns) = 153.959 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.045 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~9 368 COMB Unassigned 2 " "Info: 368: + IC(0.000 ns) + CELL(0.086 ns) = 154.045 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.131 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~11 369 COMB Unassigned 2 " "Info: 369: + IC(0.000 ns) + CELL(0.086 ns) = 154.131 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.217 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~13 370 COMB Unassigned 2 " "Info: 370: + IC(0.000 ns) + CELL(0.086 ns) = 154.217 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.303 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~15 371 COMB Unassigned 2 " "Info: 371: + IC(0.000 ns) + CELL(0.086 ns) = 154.303 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.389 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~17 372 COMB Unassigned 2 " "Info: 372: + IC(0.000 ns) + CELL(0.086 ns) = 154.389 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.475 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~19 373 COMB Unassigned 2 " "Info: 373: + IC(0.000 ns) + CELL(0.086 ns) = 154.475 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.561 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~21 374 COMB Unassigned 2 " "Info: 374: + IC(0.000 ns) + CELL(0.086 ns) = 154.561 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.647 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~23 375 COMB Unassigned 2 " "Info: 375: + IC(0.000 ns) + CELL(0.086 ns) = 154.647 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.733 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~25 376 COMB Unassigned 2 " "Info: 376: + IC(0.000 ns) + CELL(0.086 ns) = 154.733 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.819 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27 377 COMB Unassigned 2 " "Info: 377: + IC(0.000 ns) + CELL(0.086 ns) = 154.819 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 155.012 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29 378 COMB Unassigned 2 " "Info: 378: + IC(0.107 ns) + CELL(0.086 ns) = 155.012 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.098 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31 379 COMB Unassigned 2 " "Info: 379: + IC(0.000 ns) + CELL(0.086 ns) = 155.098 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.184 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33 380 COMB Unassigned 2 " "Info: 380: + IC(0.000 ns) + CELL(0.086 ns) = 155.184 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.270 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35 381 COMB Unassigned 2 " "Info: 381: + IC(0.000 ns) + CELL(0.086 ns) = 155.270 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.356 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37 382 COMB Unassigned 2 " "Info: 382: + IC(0.000 ns) + CELL(0.086 ns) = 155.356 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.442 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39 383 COMB Unassigned 2 " "Info: 383: + IC(0.000 ns) + CELL(0.086 ns) = 155.442 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.528 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41 384 COMB Unassigned 2 " "Info: 384: + IC(0.000 ns) + CELL(0.086 ns) = 155.528 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.614 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43 385 COMB Unassigned 2 " "Info: 385: + IC(0.000 ns) + CELL(0.086 ns) = 155.614 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.700 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45 386 COMB Unassigned 2 " "Info: 386: + IC(0.000 ns) + CELL(0.086 ns) = 155.700 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.786 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47 387 COMB Unassigned 2 " "Info: 387: + IC(0.000 ns) + CELL(0.086 ns) = 155.786 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.872 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49 388 COMB Unassigned 2 " "Info: 388: + IC(0.000 ns) + CELL(0.086 ns) = 155.872 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.958 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51 389 COMB Unassigned 2 " "Info: 389: + IC(0.000 ns) + CELL(0.086 ns) = 155.958 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.044 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53 390 COMB Unassigned 2 " "Info: 390: + IC(0.000 ns) + CELL(0.086 ns) = 156.044 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.130 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55 391 COMB Unassigned 1 " "Info: 391: + IC(0.000 ns) + CELL(0.086 ns) = 156.130 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 156.636 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56 392 COMB Unassigned 31 " "Info: 392: + IC(0.000 ns) + CELL(0.506 ns) = 156.636 ns; Loc. = Unassigned; Fanout = 31; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.206 ns) 158.567 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[866\]~2451 393 COMB Unassigned 3 " "Info: 393: + IC(1.725 ns) + CELL(0.206 ns) = 158.567 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[866\]~2451'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2451 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.596 ns) 160.874 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[3\]~7 394 COMB Unassigned 2 " "Info: 394: + IC(1.711 ns) + CELL(0.596 ns) = 160.874 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2451 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 160.960 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[4\]~9 395 COMB Unassigned 2 " "Info: 395: + IC(0.000 ns) + CELL(0.086 ns) = 160.960 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.046 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[5\]~11 396 COMB Unassigned 2 " "Info: 396: + IC(0.000 ns) + CELL(0.086 ns) = 161.046 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.132 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~13 397 COMB Unassigned 2 " "Info: 397: + IC(0.000 ns) + CELL(0.086 ns) = 161.132 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.218 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~15 398 COMB Unassigned 2 " "Info: 398: + IC(0.000 ns) + CELL(0.086 ns) = 161.218 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.304 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17 399 COMB Unassigned 2 " "Info: 399: + IC(0.000 ns) + CELL(0.086 ns) = 161.304 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.390 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19 400 COMB Unassigned 2 " "Info: 400: + IC(0.000 ns) + CELL(0.086 ns) = 161.390 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.476 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21 401 COMB Unassigned 2 " "Info: 401: + IC(0.000 ns) + CELL(0.086 ns) = 161.476 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.562 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23 402 COMB Unassigned 2 " "Info: 402: + IC(0.000 ns) + CELL(0.086 ns) = 161.562 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.648 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25 403 COMB Unassigned 2 " "Info: 403: + IC(0.000 ns) + CELL(0.086 ns) = 161.648 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.734 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27 404 COMB Unassigned 2 " "Info: 404: + IC(0.000 ns) + CELL(0.086 ns) = 161.734 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.820 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29 405 COMB Unassigned 2 " "Info: 405: + IC(0.000 ns) + CELL(0.086 ns) = 161.820 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 162.013 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31 406 COMB Unassigned 2 " "Info: 406: + IC(0.107 ns) + CELL(0.086 ns) = 162.013 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.099 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33 407 COMB Unassigned 2 " "Info: 407: + IC(0.000 ns) + CELL(0.086 ns) = 162.099 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.185 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35 408 COMB Unassigned 2 " "Info: 408: + IC(0.000 ns) + CELL(0.086 ns) = 162.185 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.271 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37 409 COMB Unassigned 2 " "Info: 409: + IC(0.000 ns) + CELL(0.086 ns) = 162.271 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.357 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39 410 COMB Unassigned 2 " "Info: 410: + IC(0.000 ns) + CELL(0.086 ns) = 162.357 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.443 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41 411 COMB Unassigned 2 " "Info: 411: + IC(0.000 ns) + CELL(0.086 ns) = 162.443 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.529 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43 412 COMB Unassigned 2 " "Info: 412: + IC(0.000 ns) + CELL(0.086 ns) = 162.529 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.615 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45 413 COMB Unassigned 2 " "Info: 413: + IC(0.000 ns) + CELL(0.086 ns) = 162.615 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.701 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47 414 COMB Unassigned 2 " "Info: 414: + IC(0.000 ns) + CELL(0.086 ns) = 162.701 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.787 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49 415 COMB Unassigned 2 " "Info: 415: + IC(0.000 ns) + CELL(0.086 ns) = 162.787 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.873 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51 416 COMB Unassigned 2 " "Info: 416: + IC(0.000 ns) + CELL(0.086 ns) = 162.873 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.959 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53 417 COMB Unassigned 2 " "Info: 417: + IC(0.000 ns) + CELL(0.086 ns) = 162.959 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.045 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55 418 COMB Unassigned 2 " "Info: 418: + IC(0.000 ns) + CELL(0.086 ns) = 163.045 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.131 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57 419 COMB Unassigned 1 " "Info: 419: + IC(0.000 ns) + CELL(0.086 ns) = 163.131 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 163.637 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58 420 COMB Unassigned 32 " "Info: 420: + IC(0.000 ns) + CELL(0.506 ns) = 163.637 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 165.567 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~2482 421 COMB Unassigned 3 " "Info: 421: + IC(1.724 ns) + CELL(0.206 ns) = 165.567 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~2482'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.596 ns) 167.467 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[1\]~3 422 COMB Unassigned 2 " "Info: 422: + IC(1.304 ns) + CELL(0.596 ns) = 167.467 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.553 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~5 423 COMB Unassigned 2 " "Info: 423: + IC(0.000 ns) + CELL(0.086 ns) = 167.553 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.639 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~7 424 COMB Unassigned 2 " "Info: 424: + IC(0.000 ns) + CELL(0.086 ns) = 167.639 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.725 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~9 425 COMB Unassigned 2 " "Info: 425: + IC(0.000 ns) + CELL(0.086 ns) = 167.725 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.811 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~11 426 COMB Unassigned 2 " "Info: 426: + IC(0.000 ns) + CELL(0.086 ns) = 167.811 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.897 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~13 427 COMB Unassigned 2 " "Info: 427: + IC(0.000 ns) + CELL(0.086 ns) = 167.897 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.983 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15 428 COMB Unassigned 2 " "Info: 428: + IC(0.000 ns) + CELL(0.086 ns) = 167.983 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.069 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17 429 COMB Unassigned 2 " "Info: 429: + IC(0.000 ns) + CELL(0.086 ns) = 168.069 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.155 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19 430 COMB Unassigned 2 " "Info: 430: + IC(0.000 ns) + CELL(0.086 ns) = 168.155 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.241 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21 431 COMB Unassigned 2 " "Info: 431: + IC(0.000 ns) + CELL(0.086 ns) = 168.241 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.327 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23 432 COMB Unassigned 2 " "Info: 432: + IC(0.000 ns) + CELL(0.086 ns) = 168.327 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.413 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25 433 COMB Unassigned 2 " "Info: 433: + IC(0.000 ns) + CELL(0.086 ns) = 168.413 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.499 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27 434 COMB Unassigned 2 " "Info: 434: + IC(0.000 ns) + CELL(0.086 ns) = 168.499 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.585 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29 435 COMB Unassigned 2 " "Info: 435: + IC(0.000 ns) + CELL(0.086 ns) = 168.585 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 168.778 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31 436 COMB Unassigned 2 " "Info: 436: + IC(0.107 ns) + CELL(0.086 ns) = 168.778 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.864 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33 437 COMB Unassigned 2 " "Info: 437: + IC(0.000 ns) + CELL(0.086 ns) = 168.864 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.950 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35 438 COMB Unassigned 2 " "Info: 438: + IC(0.000 ns) + CELL(0.086 ns) = 168.950 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.036 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37 439 COMB Unassigned 2 " "Info: 439: + IC(0.000 ns) + CELL(0.086 ns) = 169.036 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.122 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39 440 COMB Unassigned 2 " "Info: 440: + IC(0.000 ns) + CELL(0.086 ns) = 169.122 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.208 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41 441 COMB Unassigned 2 " "Info: 441: + IC(0.000 ns) + CELL(0.086 ns) = 169.208 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.294 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43 442 COMB Unassigned 2 " "Info: 442: + IC(0.000 ns) + CELL(0.086 ns) = 169.294 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.380 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45 443 COMB Unassigned 2 " "Info: 443: + IC(0.000 ns) + CELL(0.086 ns) = 169.380 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.466 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47 444 COMB Unassigned 2 " "Info: 444: + IC(0.000 ns) + CELL(0.086 ns) = 169.466 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.552 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49 445 COMB Unassigned 2 " "Info: 445: + IC(0.000 ns) + CELL(0.086 ns) = 169.552 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.638 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51 446 COMB Unassigned 2 " "Info: 446: + IC(0.000 ns) + CELL(0.086 ns) = 169.638 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.724 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53 447 COMB Unassigned 2 " "Info: 447: + IC(0.000 ns) + CELL(0.086 ns) = 169.724 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.810 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55 448 COMB Unassigned 2 " "Info: 448: + IC(0.000 ns) + CELL(0.086 ns) = 169.810 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.896 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57 449 COMB Unassigned 2 " "Info: 449: + IC(0.000 ns) + CELL(0.086 ns) = 169.896 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.982 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59 450 COMB Unassigned 1 " "Info: 450: + IC(0.000 ns) + CELL(0.086 ns) = 169.982 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 170.488 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60 451 COMB Unassigned 33 " "Info: 451: + IC(0.000 ns) + CELL(0.506 ns) = 170.488 ns; Loc. = Unassigned; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.206 ns) 172.404 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[929\]~2511 452 COMB Unassigned 3 " "Info: 452: + IC(1.710 ns) + CELL(0.206 ns) = 172.404 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[929\]~2511'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[929]~2511 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 174.331 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[2\]~5 453 COMB Unassigned 2 " "Info: 453: + IC(1.331 ns) + CELL(0.596 ns) = 174.331 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[929]~2511 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.417 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~7 454 COMB Unassigned 2 " "Info: 454: + IC(0.000 ns) + CELL(0.086 ns) = 174.417 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.503 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~9 455 COMB Unassigned 2 " "Info: 455: + IC(0.000 ns) + CELL(0.086 ns) = 174.503 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.589 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~11 456 COMB Unassigned 2 " "Info: 456: + IC(0.000 ns) + CELL(0.086 ns) = 174.589 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.675 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13 457 COMB Unassigned 2 " "Info: 457: + IC(0.000 ns) + CELL(0.086 ns) = 174.675 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.761 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15 458 COMB Unassigned 2 " "Info: 458: + IC(0.000 ns) + CELL(0.086 ns) = 174.761 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.847 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17 459 COMB Unassigned 2 " "Info: 459: + IC(0.000 ns) + CELL(0.086 ns) = 174.847 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.933 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19 460 COMB Unassigned 2 " "Info: 460: + IC(0.000 ns) + CELL(0.086 ns) = 174.933 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.019 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21 461 COMB Unassigned 2 " "Info: 461: + IC(0.000 ns) + CELL(0.086 ns) = 175.019 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.105 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23 462 COMB Unassigned 2 " "Info: 462: + IC(0.000 ns) + CELL(0.086 ns) = 175.105 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.191 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25 463 COMB Unassigned 2 " "Info: 463: + IC(0.000 ns) + CELL(0.086 ns) = 175.191 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.277 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27 464 COMB Unassigned 2 " "Info: 464: + IC(0.000 ns) + CELL(0.086 ns) = 175.277 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.363 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29 465 COMB Unassigned 2 " "Info: 465: + IC(0.000 ns) + CELL(0.086 ns) = 175.363 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.449 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31 466 COMB Unassigned 2 " "Info: 466: + IC(0.000 ns) + CELL(0.086 ns) = 175.449 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 175.642 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33 467 COMB Unassigned 2 " "Info: 467: + IC(0.107 ns) + CELL(0.086 ns) = 175.642 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.728 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35 468 COMB Unassigned 2 " "Info: 468: + IC(0.000 ns) + CELL(0.086 ns) = 175.728 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.814 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37 469 COMB Unassigned 2 " "Info: 469: + IC(0.000 ns) + CELL(0.086 ns) = 175.814 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.900 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39 470 COMB Unassigned 2 " "Info: 470: + IC(0.000 ns) + CELL(0.086 ns) = 175.900 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.986 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41 471 COMB Unassigned 2 " "Info: 471: + IC(0.000 ns) + CELL(0.086 ns) = 175.986 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.072 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43 472 COMB Unassigned 2 " "Info: 472: + IC(0.000 ns) + CELL(0.086 ns) = 176.072 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.158 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45 473 COMB Unassigned 2 " "Info: 473: + IC(0.000 ns) + CELL(0.086 ns) = 176.158 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.244 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47 474 COMB Unassigned 2 " "Info: 474: + IC(0.000 ns) + CELL(0.086 ns) = 176.244 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.330 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49 475 COMB Unassigned 2 " "Info: 475: + IC(0.000 ns) + CELL(0.086 ns) = 176.330 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.416 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51 476 COMB Unassigned 2 " "Info: 476: + IC(0.000 ns) + CELL(0.086 ns) = 176.416 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.502 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53 477 COMB Unassigned 2 " "Info: 477: + IC(0.000 ns) + CELL(0.086 ns) = 176.502 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.588 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55 478 COMB Unassigned 2 " "Info: 478: + IC(0.000 ns) + CELL(0.086 ns) = 176.588 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.674 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57 479 COMB Unassigned 2 " "Info: 479: + IC(0.000 ns) + CELL(0.086 ns) = 176.674 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.760 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59 480 COMB Unassigned 2 " "Info: 480: + IC(0.000 ns) + CELL(0.086 ns) = 176.760 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.846 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61 481 COMB Unassigned 1 " "Info: 481: + IC(0.000 ns) + CELL(0.086 ns) = 176.846 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 177.352 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62 482 COMB Unassigned 34 " "Info: 482: + IC(0.000 ns) + CELL(0.506 ns) = 177.352 ns; Loc. = Unassigned; Fanout = 34; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.206 ns) 179.280 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[968\]~2535 483 COMB Unassigned 1 " "Info: 483: + IC(1.722 ns) + CELL(0.206 ns) = 179.280 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[968\]~2535'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2535 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.596 ns) 182.009 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~19 484 COMB Unassigned 1 " "Info: 484: + IC(2.133 ns) + CELL(0.596 ns) = 182.009 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2535 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.095 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~21 485 COMB Unassigned 1 " "Info: 485: + IC(0.000 ns) + CELL(0.086 ns) = 182.095 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.181 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~23 486 COMB Unassigned 1 " "Info: 486: + IC(0.000 ns) + CELL(0.086 ns) = 182.181 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.267 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25 487 COMB Unassigned 1 " "Info: 487: + IC(0.000 ns) + CELL(0.086 ns) = 182.267 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.353 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27 488 COMB Unassigned 1 " "Info: 488: + IC(0.000 ns) + CELL(0.086 ns) = 182.353 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.439 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29 489 COMB Unassigned 1 " "Info: 489: + IC(0.000 ns) + CELL(0.086 ns) = 182.439 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.525 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31 490 COMB Unassigned 1 " "Info: 490: + IC(0.000 ns) + CELL(0.086 ns) = 182.525 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.611 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33 491 COMB Unassigned 1 " "Info: 491: + IC(0.000 ns) + CELL(0.086 ns) = 182.611 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.697 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35 492 COMB Unassigned 1 " "Info: 492: + IC(0.000 ns) + CELL(0.086 ns) = 182.697 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.783 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37 493 COMB Unassigned 1 " "Info: 493: + IC(0.000 ns) + CELL(0.086 ns) = 182.783 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.869 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39 494 COMB Unassigned 1 " "Info: 494: + IC(0.000 ns) + CELL(0.086 ns) = 182.869 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.955 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41 495 COMB Unassigned 1 " "Info: 495: + IC(0.000 ns) + CELL(0.086 ns) = 182.955 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.041 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43 496 COMB Unassigned 1 " "Info: 496: + IC(0.000 ns) + CELL(0.086 ns) = 183.041 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.127 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45 497 COMB Unassigned 1 " "Info: 497: + IC(0.000 ns) + CELL(0.086 ns) = 183.127 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.213 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47 498 COMB Unassigned 1 " "Info: 498: + IC(0.000 ns) + CELL(0.086 ns) = 183.213 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 183.406 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49 499 COMB Unassigned 1 " "Info: 499: + IC(0.107 ns) + CELL(0.086 ns) = 183.406 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.492 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51 500 COMB Unassigned 1 " "Info: 500: + IC(0.000 ns) + CELL(0.086 ns) = 183.492 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.578 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53 501 COMB Unassigned 1 " "Info: 501: + IC(0.000 ns) + CELL(0.086 ns) = 183.578 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.664 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55 502 COMB Unassigned 1 " "Info: 502: + IC(0.000 ns) + CELL(0.086 ns) = 183.664 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.750 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57 503 COMB Unassigned 1 " "Info: 503: + IC(0.000 ns) + CELL(0.086 ns) = 183.750 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.836 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59 504 COMB Unassigned 1 " "Info: 504: + IC(0.000 ns) + CELL(0.086 ns) = 183.836 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.922 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61 505 COMB Unassigned 1 " "Info: 505: + IC(0.000 ns) + CELL(0.086 ns) = 183.922 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.008 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63 506 COMB Unassigned 1 " "Info: 506: + IC(0.000 ns) + CELL(0.086 ns) = 184.008 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 184.514 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64 507 COMB Unassigned 3 " "Info: 507: + IC(0.000 ns) + CELL(0.506 ns) = 184.514 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(0.621 ns) 187.254 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94 508 COMB Unassigned 2 " "Info: 508: + IC(2.119 ns) + CELL(0.621 ns) = 187.254 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.340 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96 509 COMB Unassigned 2 " "Info: 509: + IC(0.000 ns) + CELL(0.086 ns) = 187.340 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.426 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98 510 COMB Unassigned 2 " "Info: 510: + IC(0.000 ns) + CELL(0.086 ns) = 187.426 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.512 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100 511 COMB Unassigned 2 " "Info: 511: + IC(0.000 ns) + CELL(0.086 ns) = 187.512 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.598 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102 512 COMB Unassigned 2 " "Info: 512: + IC(0.000 ns) + CELL(0.086 ns) = 187.598 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.684 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104 513 COMB Unassigned 2 " "Info: 513: + IC(0.000 ns) + CELL(0.086 ns) = 187.684 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.770 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106 514 COMB Unassigned 2 " "Info: 514: + IC(0.000 ns) + CELL(0.086 ns) = 187.770 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.856 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108 515 COMB Unassigned 2 " "Info: 515: + IC(0.000 ns) + CELL(0.086 ns) = 187.856 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.942 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110 516 COMB Unassigned 2 " "Info: 516: + IC(0.000 ns) + CELL(0.086 ns) = 187.942 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.028 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112 517 COMB Unassigned 2 " "Info: 517: + IC(0.000 ns) + CELL(0.086 ns) = 188.028 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.114 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114 518 COMB Unassigned 2 " "Info: 518: + IC(0.000 ns) + CELL(0.086 ns) = 188.114 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.200 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116 519 COMB Unassigned 2 " "Info: 519: + IC(0.000 ns) + CELL(0.086 ns) = 188.200 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.286 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118 520 COMB Unassigned 2 " "Info: 520: + IC(0.000 ns) + CELL(0.086 ns) = 188.286 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.372 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120 521 COMB Unassigned 2 " "Info: 521: + IC(0.000 ns) + CELL(0.086 ns) = 188.372 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.458 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122 522 COMB Unassigned 2 " "Info: 522: + IC(0.000 ns) + CELL(0.086 ns) = 188.458 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.544 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124 523 COMB Unassigned 2 " "Info: 523: + IC(0.000 ns) + CELL(0.086 ns) = 188.544 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.506 ns) 189.157 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~125 524 COMB Unassigned 1 " "Info: 524: + IC(0.107 ns) + CELL(0.506 ns) = 189.157 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~125 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.366 ns) 190.676 ns vga:Inst_vga\|lasth~99 525 COMB Unassigned 1 " "Info: 525: + IC(1.153 ns) + CELL(0.366 ns) = 190.676 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|lasth~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~125 vga:Inst_vga|lasth~99 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 191.488 ns vga:Inst_vga\|lasth~100 526 COMB Unassigned 5 " "Info: 526: + IC(0.606 ns) + CELL(0.206 ns) = 191.488 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'vga:Inst_vga\|lasth~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lasth~99 vga:Inst_vga|lasth~100 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.621 ns) 193.792 ns vga:Inst_vga\|Add4~29 527 COMB Unassigned 2 " "Info: 527: + IC(1.683 ns) + CELL(0.621 ns) = 193.792 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { vga:Inst_vga|lasth~100 vga:Inst_vga|Add4~29 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.506 ns) 194.405 ns vga:Inst_vga\|Add4~30 528 COMB Unassigned 1 " "Info: 528: + IC(0.107 ns) + CELL(0.506 ns) = 194.405 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|Add4~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { vga:Inst_vga|Add4~29 vga:Inst_vga|Add4~30 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 195.911 ns vga:Inst_vga\|LessThan7~35 529 COMB Unassigned 1 " "Info: 529: + IC(0.885 ns) + CELL(0.621 ns) = 195.911 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { vga:Inst_vga|Add4~30 vga:Inst_vga|LessThan7~35 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.997 ns vga:Inst_vga\|LessThan7~37 530 COMB Unassigned 1 " "Info: 530: + IC(0.000 ns) + CELL(0.086 ns) = 195.997 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~35 vga:Inst_vga|LessThan7~37 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.083 ns vga:Inst_vga\|LessThan7~39 531 COMB Unassigned 1 " "Info: 531: + IC(0.000 ns) + CELL(0.086 ns) = 196.083 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~37 vga:Inst_vga|LessThan7~39 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.169 ns vga:Inst_vga\|LessThan7~41 532 COMB Unassigned 1 " "Info: 532: + IC(0.000 ns) + CELL(0.086 ns) = 196.169 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~39 vga:Inst_vga|LessThan7~41 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.255 ns vga:Inst_vga\|LessThan7~43 533 COMB Unassigned 1 " "Info: 533: + IC(0.000 ns) + CELL(0.086 ns) = 196.255 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~41 vga:Inst_vga|LessThan7~43 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.341 ns vga:Inst_vga\|LessThan7~45 534 COMB Unassigned 1 " "Info: 534: + IC(0.000 ns) + CELL(0.086 ns) = 196.341 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~43 vga:Inst_vga|LessThan7~45 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.427 ns vga:Inst_vga\|LessThan7~47 535 COMB Unassigned 1 " "Info: 535: + IC(0.000 ns) + CELL(0.086 ns) = 196.427 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~45 vga:Inst_vga|LessThan7~47 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.513 ns vga:Inst_vga\|LessThan7~49 536 COMB Unassigned 1 " "Info: 536: + IC(0.000 ns) + CELL(0.086 ns) = 196.513 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~47 vga:Inst_vga|LessThan7~49 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.599 ns vga:Inst_vga\|LessThan7~51 537 COMB Unassigned 1 " "Info: 537: + IC(0.000 ns) + CELL(0.086 ns) = 196.599 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~49 vga:Inst_vga|LessThan7~51 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.685 ns vga:Inst_vga\|LessThan7~53 538 COMB Unassigned 1 " "Info: 538: + IC(0.000 ns) + CELL(0.086 ns) = 196.685 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~51 vga:Inst_vga|LessThan7~53 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.771 ns vga:Inst_vga\|LessThan7~55 539 COMB Unassigned 1 " "Info: 539: + IC(0.000 ns) + CELL(0.086 ns) = 196.771 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~53 vga:Inst_vga|LessThan7~55 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.857 ns vga:Inst_vga\|LessThan7~57 540 COMB Unassigned 1 " "Info: 540: + IC(0.000 ns) + CELL(0.086 ns) = 196.857 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~55 vga:Inst_vga|LessThan7~57 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.943 ns vga:Inst_vga\|LessThan7~59 541 COMB Unassigned 1 " "Info: 541: + IC(0.000 ns) + CELL(0.086 ns) = 196.943 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~57 vga:Inst_vga|LessThan7~59 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.029 ns vga:Inst_vga\|LessThan7~61 542 COMB Unassigned 1 " "Info: 542: + IC(0.000 ns) + CELL(0.086 ns) = 197.029 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~59 vga:Inst_vga|LessThan7~61 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 197.535 ns vga:Inst_vga\|LessThan7~62 543 COMB Unassigned 1 " "Info: 543: + IC(0.000 ns) + CELL(0.506 ns) = 197.535 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|LessThan7~61 vga:Inst_vga|LessThan7~62 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.319 ns) 199.415 ns vga:Inst_vga\|process_0~47 544 COMB Unassigned 5 " "Info: 544: + IC(1.561 ns) + CELL(0.319 ns) = 199.415 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'vga:Inst_vga\|process_0~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { vga:Inst_vga|LessThan7~62 vga:Inst_vga|process_0~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 200.227 ns vga:Inst_vga\|hSum\[17\]~288 545 COMB Unassigned 64 " "Info: 545: + IC(0.606 ns) + CELL(0.206 ns) = 200.227 ns; Loc. = Unassigned; Fanout = 64; COMB Node = 'vga:Inst_vga\|hSum\[17\]~288'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|process_0~47 vga:Inst_vga|hSum[17]~288 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.110 ns) + CELL(0.822 ns) 203.159 ns vga:Inst_vga\|vSum\[15\] 546 REG Unassigned 3 " "Info: 546: + IC(2.110 ns) + CELL(0.822 ns) = 203.159 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'vga:Inst_vga\|vSum\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { vga:Inst_vga|hSum[17]~288 vga:Inst_vga|vSum[15] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "86.005 ns ( 42.33 % ) " "Info: Total cell delay = 86.005 ns ( 42.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "117.154 ns ( 57.67 % ) " "Info: Total interconnect delay = 117.154 ns ( 57.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "203.159 ns" { vga:Inst_vga|cnt[1] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|_~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2057 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[130]~2060 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[193]~2074 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2083 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2092 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[297]~2093 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2109 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[357]~2120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[451]~2164 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2175 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[525]~2187 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[550]~2212 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[582]~2231 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[613]~2252 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[648]~2270 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[736]~2347 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[769]~2371 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2398 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2424 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2451 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[929]~2511 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2535 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~125 vga:Inst_vga|lasth~99 vga:Inst_vga|lasth~100 vga:Inst_vga|Add4~29 vga:Inst_vga|Add4~30 vga:Inst_vga|LessThan7~35 vga:Inst_vga|LessThan7~37 vga:Inst_vga|LessThan7~39 vga:Inst_vga|LessThan7~41 vga:Inst_vga|LessThan7~43 vga:Inst_vga|LessThan7~45 vga:Inst_vga|LessThan7~47 vga:Inst_vga|LessThan7~49 vga:Inst_vga|LessThan7~51 vga:Inst_vga|LessThan7~53 vga:Inst_vga|LessThan7~55 vga:Inst_vga|LessThan7~57 vga:Inst_vga|LessThan7~59 vga:Inst_vga|LessThan7~61 vga:Inst_vga|LessThan7~62 vga:Inst_vga|process_0~47 vga:Inst_vga|hSum[17]~288 vga:Inst_vga|vSum[15] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "203.159 ns" { vga:Inst_vga|cnt[1] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|_~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2057 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[130]~2060 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[193]~2074 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2083 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2092 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[297]~2093 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2109 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[357]~2120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[451]~2164 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2175 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[525]~2187 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[550]~2212 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[582]~2231 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[613]~2252 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[648]~2270 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[736]~2347 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[769]~2371 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2398 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2424 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2451 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[929]~2511 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2535 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~125 vga:Inst_vga|lasth~99 vga:Inst_vga|lasth~100 vga:Inst_vga|Add4~29 vga:Inst_vga|Add4~30 vga:Inst_vga|LessThan7~35 vga:Inst_vga|LessThan7~37 vga:Inst_vga|LessThan7~39 vga:Inst_vga|LessThan7~41 vga:Inst_vga|LessThan7~43 vga:Inst_vga|LessThan7~45 vga:Inst_vga|LessThan7~47 vga:Inst_vga|LessThan7~49 vga:Inst_vga|LessThan7~51 vga:Inst_vga|LessThan7~53 vga:Inst_vga|LessThan7~55 vga:Inst_vga|LessThan7~57 vga:Inst_vga|LessThan7~59 vga:Inst_vga|LessThan7~61 vga:Inst_vga|LessThan7~62 vga:Inst_vga|process_0~47 vga:Inst_vga|hSum[17]~288 vga:Inst_vga|vSum[15] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "203.159 ns register register " "Info: Estimated most critical path is register to register delay of 203.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:Inst_vga\|cnt\[1\] 1 REG LAB_X53_Y29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X53_Y29; Fanout = 5; REG Node = 'vga:Inst_vga\|cnt\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:Inst_vga|cnt[1] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.370 ns) 1.607 ns vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|_~61 2 COMB LAB_X53_Y26 4 " "Info: 2: + IC(1.237 ns) + CELL(0.370 ns) = 1.607 ns; Loc. = LAB_X53_Y26; Fanout = 4; COMB Node = 'vga:Inst_vga\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|_~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { vga:Inst_vga|cnt[1] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|_~61 } "NODE_NAME" } } { "db/abs_divider_4dg.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/abs_divider_4dg.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.621 ns) 3.532 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62 3 COMB LAB_X54_Y29 2 " "Info: 3: + IC(1.304 ns) + CELL(0.621 ns) = 3.532 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|_~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.618 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64 4 COMB LAB_X54_Y29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.618 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.704 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66 5 COMB LAB_X54_Y29 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.704 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~66'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.790 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68 6 COMB LAB_X54_Y29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.790 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~68'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.876 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70 7 COMB LAB_X54_Y29 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.876 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~70'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.962 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72 8 COMB LAB_X54_Y29 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.962 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~72'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.048 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74 9 COMB LAB_X54_Y29 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.048 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~74'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.134 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76 10 COMB LAB_X54_Y29 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.134 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~76'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.220 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78 11 COMB LAB_X54_Y29 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.220 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~78'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.306 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80 12 COMB LAB_X54_Y29 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.306 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~80'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.392 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82 13 COMB LAB_X54_Y29 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.392 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~82'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.478 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84 14 COMB LAB_X54_Y29 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 4.478 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~84'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.564 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86 15 COMB LAB_X54_Y29 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 4.564 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~86'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.650 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88 16 COMB LAB_X54_Y29 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 4.650 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~88'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.736 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90 17 COMB LAB_X54_Y29 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 4.736 ns; Loc. = LAB_X54_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~90'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 4.929 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92 18 COMB LAB_X54_Y28 2 " "Info: 18: + IC(0.107 ns) + CELL(0.086 ns) = 4.929 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~92'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.015 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94 19 COMB LAB_X54_Y28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 5.015 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.101 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96 20 COMB LAB_X54_Y28 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 5.101 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.187 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98 21 COMB LAB_X54_Y28 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 5.187 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.273 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100 22 COMB LAB_X54_Y28 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 5.273 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.359 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102 23 COMB LAB_X54_Y28 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 5.359 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.445 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104 24 COMB LAB_X54_Y28 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 5.445 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.531 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106 25 COMB LAB_X54_Y28 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 5.531 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.617 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108 26 COMB LAB_X54_Y28 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 5.617 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.703 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110 27 COMB LAB_X54_Y28 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 5.703 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.789 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112 28 COMB LAB_X54_Y28 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 5.789 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.875 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114 29 COMB LAB_X54_Y28 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 5.875 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.961 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116 30 COMB LAB_X54_Y28 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 5.961 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.047 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118 31 COMB LAB_X54_Y28 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 6.047 ns; Loc. = LAB_X54_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.133 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120 32 COMB LAB_X54_Y28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 6.133 ns; Loc. = LAB_X54_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.639 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121 33 COMB LAB_X54_Y28 39 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 6.639 ns; Loc. = LAB_X54_Y28; Fanout = 39; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_den\|cs1a\[1\]~121'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(0.206 ns) 8.953 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\] 34 COMB LAB_X42_Y28 34 " "Info: 34: + IC(2.108 ns) + CELL(0.206 ns) = 8.953 ns; Loc. = LAB_X42_Y28; Fanout = 34; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[27\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 9.765 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\] 35 COMB LAB_X42_Y28 33 " "Info: 35: + IC(0.606 ns) + CELL(0.206 ns) = 9.765 ns; Loc. = LAB_X42_Y28; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[24\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 10.577 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\] 36 COMB LAB_X42_Y28 29 " "Info: 36: + IC(0.606 ns) + CELL(0.206 ns) = 10.577 ns; Loc. = LAB_X42_Y28; Fanout = 29; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[21\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.206 ns) 13.181 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\] 37 COMB LAB_X34_Y23 27 " "Info: 37: + IC(2.398 ns) + CELL(0.206 ns) = 13.181 ns; Loc. = LAB_X34_Y23; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[18\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 13.993 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\] 38 COMB LAB_X34_Y23 23 " "Info: 38: + IC(0.606 ns) + CELL(0.206 ns) = 13.993 ns; Loc. = LAB_X34_Y23; Fanout = 23; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 14.805 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\] 39 COMB LAB_X34_Y23 19 " "Info: 39: + IC(0.606 ns) + CELL(0.206 ns) = 14.805 ns; Loc. = LAB_X34_Y23; Fanout = 19; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.413 ns) + CELL(0.206 ns) 17.424 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\] 40 COMB LAB_X50_Y18 16 " "Info: 40: + IC(2.413 ns) + CELL(0.206 ns) = 17.424 ns; Loc. = LAB_X50_Y18; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[9\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 18.236 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\] 41 COMB LAB_X50_Y18 14 " "Info: 41: + IC(0.606 ns) + CELL(0.206 ns) = 18.236 ns; Loc. = LAB_X50_Y18; Fanout = 14; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.319 ns) 18.997 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\] 42 COMB LAB_X50_Y18 6 " "Info: 42: + IC(0.442 ns) + CELL(0.319 ns) = 18.997 ns; Loc. = LAB_X50_Y18; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|sel\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 194 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 19.809 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2048 43 COMB LAB_X50_Y18 2 " "Info: 43: + IC(0.442 ns) + CELL(0.370 ns) = 19.809 ns; Loc. = LAB_X50_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~2048'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.651 ns) 20.621 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4 44 COMB LAB_X50_Y18 4 " "Info: 44: + IC(0.161 ns) + CELL(0.651 ns) = 20.621 ns; Loc. = LAB_X50_Y18; Fanout = 4; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_mkc:add_sub_1\|carry_eqn\[1\]~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 } "NODE_NAME" } } { "db/add_sub_mkc.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/add_sub_mkc.tdf" 30 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 21.433 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2050 45 COMB LAB_X50_Y18 3 " "Info: 45: + IC(0.606 ns) + CELL(0.206 ns) = 21.433 ns; Loc. = LAB_X50_Y18; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~2050'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 22.635 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3 46 COMB LAB_X50_Y18 2 " "Info: 46: + IC(0.606 ns) + CELL(0.596 ns) = 22.635 ns; Loc. = LAB_X50_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 22.721 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5 47 COMB LAB_X50_Y18 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 22.721 ns; Loc. = LAB_X50_Y18; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 23.227 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6 48 COMB LAB_X50_Y18 6 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 23.227 ns; Loc. = LAB_X50_Y18; Fanout = 6; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.206 ns) 24.738 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2053 49 COMB LAB_X47_Y18 3 " "Info: 49: + IC(1.305 ns) + CELL(0.206 ns) = 24.738 ns; Loc. = LAB_X47_Y18; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~2053'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 25.940 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3 50 COMB LAB_X47_Y18 2 " "Info: 50: + IC(0.606 ns) + CELL(0.596 ns) = 25.940 ns; Loc. = LAB_X47_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.026 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5 51 COMB LAB_X47_Y18 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 26.026 ns; Loc. = LAB_X47_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.112 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7 52 COMB LAB_X47_Y18 1 " "Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 26.112 ns; Loc. = LAB_X47_Y18; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 26.618 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8 53 COMB LAB_X47_Y18 7 " "Info: 53: + IC(0.000 ns) + CELL(0.506 ns) = 26.618 ns; Loc. = LAB_X47_Y18; Fanout = 7; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 141 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 27.430 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2057 54 COMB LAB_X47_Y18 3 " "Info: 54: + IC(0.606 ns) + CELL(0.206 ns) = 27.430 ns; Loc. = LAB_X47_Y18; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~2057'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2057 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 28.938 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3 55 COMB LAB_X48_Y18 2 " "Info: 55: + IC(0.912 ns) + CELL(0.596 ns) = 28.938 ns; Loc. = LAB_X48_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2057 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.024 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5 56 COMB LAB_X48_Y18 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 29.024 ns; Loc. = LAB_X48_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.110 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7 57 COMB LAB_X48_Y18 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 29.110 ns; Loc. = LAB_X48_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.196 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9 58 COMB LAB_X48_Y18 1 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 29.196 ns; Loc. = LAB_X48_Y18; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.702 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10 59 COMB LAB_X48_Y18 8 " "Info: 59: + IC(0.000 ns) + CELL(0.506 ns) = 29.702 ns; Loc. = LAB_X48_Y18; Fanout = 8; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 156 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.206 ns) 30.844 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[130\]~2060 60 COMB LAB_X47_Y18 3 " "Info: 60: + IC(0.936 ns) + CELL(0.206 ns) = 30.844 ns; Loc. = LAB_X47_Y18; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[130\]~2060'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[130]~2060 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.596 ns) 32.744 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7 61 COMB LAB_X49_Y18 2 " "Info: 61: + IC(1.304 ns) + CELL(0.596 ns) = 32.744 ns; Loc. = LAB_X49_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[130]~2060 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.830 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9 62 COMB LAB_X49_Y18 2 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 32.830 ns; Loc. = LAB_X49_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 32.916 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11 63 COMB LAB_X49_Y18 1 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 32.916 ns; Loc. = LAB_X49_Y18; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 33.422 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12 64 COMB LAB_X49_Y18 9 " "Info: 64: + IC(0.000 ns) + CELL(0.506 ns) = 33.422 ns; Loc. = LAB_X49_Y18; Fanout = 9; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~12'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 161 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 34.234 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2068 65 COMB LAB_X49_Y18 3 " "Info: 65: + IC(0.606 ns) + CELL(0.206 ns) = 34.234 ns; Loc. = LAB_X49_Y18; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~2068'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.596 ns) 35.766 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3 66 COMB LAB_X48_Y18 2 " "Info: 66: + IC(0.936 ns) + CELL(0.596 ns) = 35.766 ns; Loc. = LAB_X48_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.852 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5 67 COMB LAB_X48_Y18 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 35.852 ns; Loc. = LAB_X48_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.938 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7 68 COMB LAB_X48_Y18 2 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 35.938 ns; Loc. = LAB_X48_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.024 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9 69 COMB LAB_X48_Y18 2 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 36.024 ns; Loc. = LAB_X48_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.110 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11 70 COMB LAB_X48_Y18 2 " "Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 36.110 ns; Loc. = LAB_X48_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 36.196 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13 71 COMB LAB_X48_Y18 1 " "Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 36.196 ns; Loc. = LAB_X48_Y18; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 36.702 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14 72 COMB LAB_X48_Y18 10 " "Info: 72: + IC(0.000 ns) + CELL(0.506 ns) = 36.702 ns; Loc. = LAB_X48_Y18; Fanout = 10; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[7\]~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 166 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.206 ns) 38.242 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[193\]~2074 73 COMB LAB_X52_Y18 3 " "Info: 73: + IC(1.334 ns) + CELL(0.206 ns) = 38.242 ns; Loc. = LAB_X52_Y18; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[193\]~2074'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[193]~2074 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 39.750 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5 74 COMB LAB_X51_Y18 2 " "Info: 74: + IC(0.912 ns) + CELL(0.596 ns) = 39.750 ns; Loc. = LAB_X51_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[193]~2074 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.836 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7 75 COMB LAB_X51_Y18 2 " "Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 39.836 ns; Loc. = LAB_X51_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.922 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9 76 COMB LAB_X51_Y18 2 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 39.922 ns; Loc. = LAB_X51_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.008 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11 77 COMB LAB_X51_Y18 2 " "Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 40.008 ns; Loc. = LAB_X51_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.094 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13 78 COMB LAB_X51_Y18 2 " "Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 40.094 ns; Loc. = LAB_X51_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.180 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15 79 COMB LAB_X51_Y18 1 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 40.180 ns; Loc. = LAB_X51_Y18; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 40.686 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16 80 COMB LAB_X51_Y18 11 " "Info: 80: + IC(0.000 ns) + CELL(0.506 ns) = 40.686 ns; Loc. = LAB_X51_Y18; Fanout = 11; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 171 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.206 ns) 42.196 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2083 81 COMB LAB_X53_Y18 3 " "Info: 81: + IC(1.304 ns) + CELL(0.206 ns) = 42.196 ns; Loc. = LAB_X53_Y18; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[224\]~2083'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2083 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 43.398 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3 82 COMB LAB_X53_Y18 2 " "Info: 82: + IC(0.606 ns) + CELL(0.596 ns) = 43.398 ns; Loc. = LAB_X53_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2083 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.484 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5 83 COMB LAB_X53_Y18 2 " "Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 43.484 ns; Loc. = LAB_X53_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.570 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7 84 COMB LAB_X53_Y18 2 " "Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 43.570 ns; Loc. = LAB_X53_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.656 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9 85 COMB LAB_X53_Y18 2 " "Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 43.656 ns; Loc. = LAB_X53_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.742 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11 86 COMB LAB_X53_Y18 2 " "Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 43.742 ns; Loc. = LAB_X53_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.828 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13 87 COMB LAB_X53_Y18 2 " "Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 43.828 ns; Loc. = LAB_X53_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.914 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15 88 COMB LAB_X53_Y18 2 " "Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 43.914 ns; Loc. = LAB_X53_Y18; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.000 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17 89 COMB LAB_X53_Y18 1 " "Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 44.000 ns; Loc. = LAB_X53_Y18; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.506 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18 90 COMB LAB_X53_Y18 12 " "Info: 90: + IC(0.000 ns) + CELL(0.506 ns) = 44.506 ns; Loc. = LAB_X53_Y18; Fanout = 12; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 176 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 46.029 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2092 91 COMB LAB_X53_Y17 3 " "Info: 91: + IC(1.317 ns) + CELL(0.206 ns) = 46.029 ns; Loc. = LAB_X53_Y17; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[256\]~2092'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2092 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.596 ns) 47.231 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3 92 COMB LAB_X53_Y17 2 " "Info: 92: + IC(0.606 ns) + CELL(0.596 ns) = 47.231 ns; Loc. = LAB_X53_Y17; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2092 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.317 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5 93 COMB LAB_X53_Y17 2 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 47.317 ns; Loc. = LAB_X53_Y17; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.403 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7 94 COMB LAB_X53_Y17 2 " "Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 47.403 ns; Loc. = LAB_X53_Y17; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.489 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9 95 COMB LAB_X53_Y17 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 47.489 ns; Loc. = LAB_X53_Y17; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.575 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11 96 COMB LAB_X53_Y17 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 47.575 ns; Loc. = LAB_X53_Y17; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.661 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13 97 COMB LAB_X53_Y17 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 47.661 ns; Loc. = LAB_X53_Y17; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.747 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15 98 COMB LAB_X53_Y17 2 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 47.747 ns; Loc. = LAB_X53_Y17; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.833 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17 99 COMB LAB_X53_Y17 2 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 47.833 ns; Loc. = LAB_X53_Y17; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 47.919 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19 100 COMB LAB_X53_Y17 1 " "Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 47.919 ns; Loc. = LAB_X53_Y17; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 48.425 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20 101 COMB LAB_X53_Y17 13 " "Info: 101: + IC(0.000 ns) + CELL(0.506 ns) = 48.425 ns; Loc. = LAB_X53_Y17; Fanout = 13; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 181 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 49.948 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[297\]~2093 102 COMB LAB_X52_Y18 3 " "Info: 102: + IC(1.317 ns) + CELL(0.206 ns) = 49.948 ns; Loc. = LAB_X52_Y18; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[297\]~2093'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[297]~2093 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.596 ns) 52.254 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21 103 COMB LAB_X54_Y17 1 " "Info: 103: + IC(1.710 ns) + CELL(0.596 ns) = 52.254 ns; Loc. = LAB_X54_Y17; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[297]~2093 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 52.760 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22 104 COMB LAB_X54_Y17 14 " "Info: 104: + IC(0.000 ns) + CELL(0.506 ns) = 52.760 ns; Loc. = LAB_X54_Y17; Fanout = 14; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.206 ns) 54.297 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[324\]~2109 105 COMB LAB_X54_Y21 3 " "Info: 105: + IC(1.331 ns) + CELL(0.206 ns) = 54.297 ns; Loc. = LAB_X54_Y21; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[324\]~2109'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2109 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.596 ns) 56.209 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11 106 COMB LAB_X53_Y20 2 " "Info: 106: + IC(1.316 ns) + CELL(0.596 ns) = 56.209 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2109 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.295 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13 107 COMB LAB_X53_Y20 2 " "Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 56.295 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.381 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15 108 COMB LAB_X53_Y20 2 " "Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 56.381 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.467 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17 109 COMB LAB_X53_Y20 2 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 56.467 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.553 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19 110 COMB LAB_X53_Y20 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 56.553 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.639 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21 111 COMB LAB_X53_Y20 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 56.639 ns; Loc. = LAB_X53_Y20; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 56.725 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23 112 COMB LAB_X53_Y20 1 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 56.725 ns; Loc. = LAB_X53_Y20; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 57.231 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24 113 COMB LAB_X53_Y20 15 " "Info: 113: + IC(0.000 ns) + CELL(0.506 ns) = 57.231 ns; Loc. = LAB_X53_Y20; Fanout = 15; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.206 ns) 58.754 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[357\]~2120 114 COMB LAB_X54_Y21 3 " "Info: 114: + IC(1.317 ns) + CELL(0.206 ns) = 58.754 ns; Loc. = LAB_X54_Y21; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[357\]~2120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[357]~2120 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.596 ns) 60.677 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13 115 COMB LAB_X53_Y19 2 " "Info: 115: + IC(1.327 ns) + CELL(0.596 ns) = 60.677 ns; Loc. = LAB_X53_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[357]~2120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 60.763 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15 116 COMB LAB_X53_Y19 2 " "Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 60.763 ns; Loc. = LAB_X53_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 60.849 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17 117 COMB LAB_X53_Y19 2 " "Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 60.849 ns; Loc. = LAB_X53_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 60.935 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19 118 COMB LAB_X53_Y19 2 " "Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 60.935 ns; Loc. = LAB_X53_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.021 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21 119 COMB LAB_X53_Y19 2 " "Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 61.021 ns; Loc. = LAB_X53_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.107 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23 120 COMB LAB_X53_Y19 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 61.107 ns; Loc. = LAB_X53_Y19; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 61.193 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25 121 COMB LAB_X53_Y19 1 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 61.193 ns; Loc. = LAB_X53_Y19; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 61.699 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26 122 COMB LAB_X53_Y19 16 " "Info: 122: + IC(0.000 ns) + CELL(0.506 ns) = 61.699 ns; Loc. = LAB_X53_Y19; Fanout = 16; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.415 ns) + CELL(0.206 ns) 64.320 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2138 123 COMB LAB_X33_Y24 3 " "Info: 123: + IC(2.415 ns) + CELL(0.206 ns) = 64.320 ns; Loc. = LAB_X33_Y24; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[384\]~2138'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.596 ns) 67.298 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3 124 COMB LAB_X53_Y21 2 " "Info: 124: + IC(2.382 ns) + CELL(0.596 ns) = 67.298 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.978 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.384 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5 125 COMB LAB_X53_Y21 2 " "Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 67.384 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.470 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7 126 COMB LAB_X53_Y21 2 " "Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 67.470 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.556 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9 127 COMB LAB_X53_Y21 2 " "Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 67.556 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.642 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11 128 COMB LAB_X53_Y21 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 67.642 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.728 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13 129 COMB LAB_X53_Y21 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 67.728 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.814 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15 130 COMB LAB_X53_Y21 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 67.814 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.900 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17 131 COMB LAB_X53_Y21 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 67.900 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 67.986 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19 132 COMB LAB_X53_Y21 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 67.986 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.072 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21 133 COMB LAB_X53_Y21 2 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 68.072 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.158 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23 134 COMB LAB_X53_Y21 2 " "Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 68.158 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.244 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25 135 COMB LAB_X53_Y21 2 " "Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 68.244 ns; Loc. = LAB_X53_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.330 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27 136 COMB LAB_X53_Y21 1 " "Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 68.330 ns; Loc. = LAB_X53_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 68.836 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28 137 COMB LAB_X53_Y21 17 " "Info: 137: + IC(0.000 ns) + CELL(0.506 ns) = 68.836 ns; Loc. = LAB_X53_Y21; Fanout = 17; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.206 ns) 71.424 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2151 138 COMB LAB_X33_Y24 3 " "Info: 138: + IC(2.382 ns) + CELL(0.206 ns) = 71.424 ns; Loc. = LAB_X33_Y24; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~2151'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.389 ns) + CELL(0.596 ns) 74.409 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5 139 COMB LAB_X57_Y21 2 " "Info: 139: + IC(2.389 ns) + CELL(0.596 ns) = 74.409 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7 140 COMB LAB_X57_Y21 2 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 74.495 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9 141 COMB LAB_X57_Y21 2 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 74.581 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.667 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11 142 COMB LAB_X57_Y21 2 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 74.667 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.753 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13 143 COMB LAB_X57_Y21 2 " "Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 74.753 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.839 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15 144 COMB LAB_X57_Y21 2 " "Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 74.839 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 74.925 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17 145 COMB LAB_X57_Y21 2 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 74.925 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.011 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19 146 COMB LAB_X57_Y21 2 " "Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 75.011 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.097 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21 147 COMB LAB_X57_Y21 2 " "Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 75.097 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.183 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23 148 COMB LAB_X57_Y21 2 " "Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 75.183 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.269 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25 149 COMB LAB_X57_Y21 2 " "Info: 149: + IC(0.000 ns) + CELL(0.086 ns) = 75.269 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.355 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27 150 COMB LAB_X57_Y21 2 " "Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 75.355 ns; Loc. = LAB_X57_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 75.441 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29 151 COMB LAB_X57_Y21 1 " "Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 75.441 ns; Loc. = LAB_X57_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 75.947 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30 152 COMB LAB_X57_Y21 18 " "Info: 152: + IC(0.000 ns) + CELL(0.506 ns) = 75.947 ns; Loc. = LAB_X57_Y21; Fanout = 18; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 56 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.206 ns) 77.875 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[451\]~2164 153 COMB LAB_X54_Y19 3 " "Info: 153: + IC(1.722 ns) + CELL(0.206 ns) = 77.875 ns; Loc. = LAB_X54_Y19; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[451\]~2164'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[451]~2164 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.416 ns) + CELL(0.596 ns) 80.887 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9 154 COMB LAB_X33_Y24 2 " "Info: 154: + IC(2.416 ns) + CELL(0.596 ns) = 80.887 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[451]~2164 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 80.973 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11 155 COMB LAB_X33_Y24 2 " "Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 80.973 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.059 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13 156 COMB LAB_X33_Y24 2 " "Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 81.059 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.145 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15 157 COMB LAB_X33_Y24 2 " "Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 81.145 ns; Loc. = LAB_X33_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 81.338 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17 158 COMB LAB_X33_Y23 2 " "Info: 158: + IC(0.107 ns) + CELL(0.086 ns) = 81.338 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.424 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19 159 COMB LAB_X33_Y23 2 " "Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 81.424 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.510 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21 160 COMB LAB_X33_Y23 2 " "Info: 160: + IC(0.000 ns) + CELL(0.086 ns) = 81.510 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.596 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23 161 COMB LAB_X33_Y23 2 " "Info: 161: + IC(0.000 ns) + CELL(0.086 ns) = 81.596 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.682 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25 162 COMB LAB_X33_Y23 2 " "Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 81.682 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.768 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27 163 COMB LAB_X33_Y23 2 " "Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 81.768 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.854 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29 164 COMB LAB_X33_Y23 2 " "Info: 164: + IC(0.000 ns) + CELL(0.086 ns) = 81.854 ns; Loc. = LAB_X33_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 81.940 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31 165 COMB LAB_X33_Y23 1 " "Info: 165: + IC(0.000 ns) + CELL(0.086 ns) = 81.940 ns; Loc. = LAB_X33_Y23; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 82.446 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32 166 COMB LAB_X33_Y23 19 " "Info: 166: + IC(0.000 ns) + CELL(0.506 ns) = 82.446 ns; Loc. = LAB_X33_Y23; Fanout = 19; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 61 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(0.206 ns) 84.999 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[488\]~2175 167 COMB LAB_X53_Y23 3 " "Info: 167: + IC(2.347 ns) + CELL(0.206 ns) = 84.999 ns; Loc. = LAB_X53_Y23; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[488\]~2175'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2175 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(0.596 ns) 87.937 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19 168 COMB LAB_X34_Y23 2 " "Info: 168: + IC(2.342 ns) + CELL(0.596 ns) = 87.937 ns; Loc. = LAB_X34_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2175 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.023 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21 169 COMB LAB_X34_Y23 2 " "Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 88.023 ns; Loc. = LAB_X34_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.109 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23 170 COMB LAB_X34_Y23 2 " "Info: 170: + IC(0.000 ns) + CELL(0.086 ns) = 88.109 ns; Loc. = LAB_X34_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.195 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25 171 COMB LAB_X34_Y23 2 " "Info: 171: + IC(0.000 ns) + CELL(0.086 ns) = 88.195 ns; Loc. = LAB_X34_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.281 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27 172 COMB LAB_X34_Y23 2 " "Info: 172: + IC(0.000 ns) + CELL(0.086 ns) = 88.281 ns; Loc. = LAB_X34_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.367 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29 173 COMB LAB_X34_Y23 2 " "Info: 173: + IC(0.000 ns) + CELL(0.086 ns) = 88.367 ns; Loc. = LAB_X34_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.453 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31 174 COMB LAB_X34_Y23 2 " "Info: 174: + IC(0.000 ns) + CELL(0.086 ns) = 88.453 ns; Loc. = LAB_X34_Y23; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 88.539 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33 175 COMB LAB_X34_Y23 1 " "Info: 175: + IC(0.000 ns) + CELL(0.086 ns) = 88.539 ns; Loc. = LAB_X34_Y23; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 89.045 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34 176 COMB LAB_X34_Y23 20 " "Info: 176: + IC(0.000 ns) + CELL(0.506 ns) = 89.045 ns; Loc. = LAB_X34_Y23; Fanout = 20; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 66 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.379 ns) + CELL(0.206 ns) 91.630 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[525\]~2187 177 COMB LAB_X56_Y21 3 " "Info: 177: + IC(2.379 ns) + CELL(0.206 ns) = 91.630 ns; Loc. = LAB_X56_Y21; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[525\]~2187'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[525]~2187 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.420 ns) + CELL(0.596 ns) 94.646 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29 178 COMB LAB_X33_Y27 2 " "Info: 178: + IC(2.420 ns) + CELL(0.596 ns) = 94.646 ns; Loc. = LAB_X33_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.016 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[525]~2187 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 94.732 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31 179 COMB LAB_X33_Y27 2 " "Info: 179: + IC(0.000 ns) + CELL(0.086 ns) = 94.732 ns; Loc. = LAB_X33_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 94.818 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33 180 COMB LAB_X33_Y27 2 " "Info: 180: + IC(0.000 ns) + CELL(0.086 ns) = 94.818 ns; Loc. = LAB_X33_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 94.904 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35 181 COMB LAB_X33_Y27 1 " "Info: 181: + IC(0.000 ns) + CELL(0.086 ns) = 94.904 ns; Loc. = LAB_X33_Y27; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 95.410 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36 182 COMB LAB_X33_Y27 21 " "Info: 182: + IC(0.000 ns) + CELL(0.506 ns) = 95.410 ns; Loc. = LAB_X33_Y27; Fanout = 21; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 71 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.206 ns) 97.337 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[550\]~2212 183 COMB LAB_X35_Y29 3 " "Info: 183: + IC(1.721 ns) + CELL(0.206 ns) = 97.337 ns; Loc. = LAB_X35_Y29; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[550\]~2212'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[550]~2212 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.596 ns) 99.250 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15 184 COMB LAB_X34_Y28 2 " "Info: 184: + IC(1.317 ns) + CELL(0.596 ns) = 99.250 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[550]~2212 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.336 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17 185 COMB LAB_X34_Y28 2 " "Info: 185: + IC(0.000 ns) + CELL(0.086 ns) = 99.336 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.422 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19 186 COMB LAB_X34_Y28 2 " "Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 99.422 ns; Loc. = LAB_X34_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 99.615 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21 187 COMB LAB_X34_Y27 2 " "Info: 187: + IC(0.107 ns) + CELL(0.086 ns) = 99.615 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.701 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23 188 COMB LAB_X34_Y27 2 " "Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 99.701 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.787 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25 189 COMB LAB_X34_Y27 2 " "Info: 189: + IC(0.000 ns) + CELL(0.086 ns) = 99.787 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.873 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27 190 COMB LAB_X34_Y27 2 " "Info: 190: + IC(0.000 ns) + CELL(0.086 ns) = 99.873 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 99.959 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29 191 COMB LAB_X34_Y27 2 " "Info: 191: + IC(0.000 ns) + CELL(0.086 ns) = 99.959 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.045 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31 192 COMB LAB_X34_Y27 2 " "Info: 192: + IC(0.000 ns) + CELL(0.086 ns) = 100.045 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.131 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33 193 COMB LAB_X34_Y27 2 " "Info: 193: + IC(0.000 ns) + CELL(0.086 ns) = 100.131 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.217 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35 194 COMB LAB_X34_Y27 2 " "Info: 194: + IC(0.000 ns) + CELL(0.086 ns) = 100.217 ns; Loc. = LAB_X34_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 100.303 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37 195 COMB LAB_X34_Y27 1 " "Info: 195: + IC(0.000 ns) + CELL(0.086 ns) = 100.303 ns; Loc. = LAB_X34_Y27; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 100.809 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38 196 COMB LAB_X34_Y27 22 " "Info: 196: + IC(0.000 ns) + CELL(0.506 ns) = 100.809 ns; Loc. = LAB_X34_Y27; Fanout = 22; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 76 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 102.739 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[582\]~2231 197 COMB LAB_X36_Y30 3 " "Info: 197: + IC(1.724 ns) + CELL(0.206 ns) = 102.739 ns; Loc. = LAB_X36_Y30; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[582\]~2231'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[582]~2231 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.596 ns) 104.640 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[7\]~15 198 COMB LAB_X33_Y30 2 " "Info: 198: + IC(1.305 ns) + CELL(0.596 ns) = 104.640 ns; Loc. = LAB_X33_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[582]~2231 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 104.726 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17 199 COMB LAB_X33_Y30 2 " "Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 104.726 ns; Loc. = LAB_X33_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 104.812 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19 200 COMB LAB_X33_Y30 2 " "Info: 200: + IC(0.000 ns) + CELL(0.086 ns) = 104.812 ns; Loc. = LAB_X33_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 105.005 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21 201 COMB LAB_X33_Y29 2 " "Info: 201: + IC(0.107 ns) + CELL(0.086 ns) = 105.005 ns; Loc. = LAB_X33_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.091 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23 202 COMB LAB_X33_Y29 2 " "Info: 202: + IC(0.000 ns) + CELL(0.086 ns) = 105.091 ns; Loc. = LAB_X33_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.177 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25 203 COMB LAB_X33_Y29 2 " "Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 105.177 ns; Loc. = LAB_X33_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.263 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27 204 COMB LAB_X33_Y29 2 " "Info: 204: + IC(0.000 ns) + CELL(0.086 ns) = 105.263 ns; Loc. = LAB_X33_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.349 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29 205 COMB LAB_X33_Y29 2 " "Info: 205: + IC(0.000 ns) + CELL(0.086 ns) = 105.349 ns; Loc. = LAB_X33_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.435 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31 206 COMB LAB_X33_Y29 2 " "Info: 206: + IC(0.000 ns) + CELL(0.086 ns) = 105.435 ns; Loc. = LAB_X33_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.521 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33 207 COMB LAB_X33_Y29 2 " "Info: 207: + IC(0.000 ns) + CELL(0.086 ns) = 105.521 ns; Loc. = LAB_X33_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.607 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35 208 COMB LAB_X33_Y29 2 " "Info: 208: + IC(0.000 ns) + CELL(0.086 ns) = 105.607 ns; Loc. = LAB_X33_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.693 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37 209 COMB LAB_X33_Y29 2 " "Info: 209: + IC(0.000 ns) + CELL(0.086 ns) = 105.693 ns; Loc. = LAB_X33_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 105.779 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39 210 COMB LAB_X33_Y29 1 " "Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 105.779 ns; Loc. = LAB_X33_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 106.285 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40 211 COMB LAB_X33_Y29 23 " "Info: 211: + IC(0.000 ns) + CELL(0.506 ns) = 106.285 ns; Loc. = LAB_X33_Y29; Fanout = 23; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 81 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.206 ns) 108.201 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[613\]~2252 212 COMB LAB_X35_Y28 3 " "Info: 212: + IC(1.710 ns) + CELL(0.206 ns) = 108.201 ns; Loc. = LAB_X35_Y28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[613\]~2252'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[613]~2252 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.596 ns) 110.125 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[6\]~13 213 COMB LAB_X34_Y30 2 " "Info: 213: + IC(1.328 ns) + CELL(0.596 ns) = 110.125 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[613]~2252 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.211 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15 214 COMB LAB_X34_Y30 2 " "Info: 214: + IC(0.000 ns) + CELL(0.086 ns) = 110.211 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.297 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17 215 COMB LAB_X34_Y30 2 " "Info: 215: + IC(0.000 ns) + CELL(0.086 ns) = 110.297 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.383 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19 216 COMB LAB_X34_Y30 2 " "Info: 216: + IC(0.000 ns) + CELL(0.086 ns) = 110.383 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.469 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21 217 COMB LAB_X34_Y30 2 " "Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 110.469 ns; Loc. = LAB_X34_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 110.662 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23 218 COMB LAB_X34_Y29 2 " "Info: 218: + IC(0.107 ns) + CELL(0.086 ns) = 110.662 ns; Loc. = LAB_X34_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.748 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25 219 COMB LAB_X34_Y29 2 " "Info: 219: + IC(0.000 ns) + CELL(0.086 ns) = 110.748 ns; Loc. = LAB_X34_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.834 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27 220 COMB LAB_X34_Y29 2 " "Info: 220: + IC(0.000 ns) + CELL(0.086 ns) = 110.834 ns; Loc. = LAB_X34_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 110.920 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29 221 COMB LAB_X34_Y29 2 " "Info: 221: + IC(0.000 ns) + CELL(0.086 ns) = 110.920 ns; Loc. = LAB_X34_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.006 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31 222 COMB LAB_X34_Y29 2 " "Info: 222: + IC(0.000 ns) + CELL(0.086 ns) = 111.006 ns; Loc. = LAB_X34_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.092 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33 223 COMB LAB_X34_Y29 2 " "Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 111.092 ns; Loc. = LAB_X34_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.178 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35 224 COMB LAB_X34_Y29 2 " "Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 111.178 ns; Loc. = LAB_X34_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.264 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37 225 COMB LAB_X34_Y29 2 " "Info: 225: + IC(0.000 ns) + CELL(0.086 ns) = 111.264 ns; Loc. = LAB_X34_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.350 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39 226 COMB LAB_X34_Y29 2 " "Info: 226: + IC(0.000 ns) + CELL(0.086 ns) = 111.350 ns; Loc. = LAB_X34_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 111.436 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41 227 COMB LAB_X34_Y29 1 " "Info: 227: + IC(0.000 ns) + CELL(0.086 ns) = 111.436 ns; Loc. = LAB_X34_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 111.942 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42 228 COMB LAB_X34_Y29 24 " "Info: 228: + IC(0.000 ns) + CELL(0.506 ns) = 111.942 ns; Loc. = LAB_X34_Y29; Fanout = 24; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~42'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 91 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.206 ns) 113.858 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[648\]~2270 229 COMB LAB_X36_Y30 3 " "Info: 229: + IC(1.710 ns) + CELL(0.206 ns) = 113.858 ns; Loc. = LAB_X36_Y30; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[648\]~2270'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[648]~2270 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.596 ns) 116.174 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19 230 COMB LAB_X34_Y32 2 " "Info: 230: + IC(1.720 ns) + CELL(0.596 ns) = 116.174 ns; Loc. = LAB_X34_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[648]~2270 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.260 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21 231 COMB LAB_X34_Y32 2 " "Info: 231: + IC(0.000 ns) + CELL(0.086 ns) = 116.260 ns; Loc. = LAB_X34_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 116.453 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23 232 COMB LAB_X34_Y31 2 " "Info: 232: + IC(0.107 ns) + CELL(0.086 ns) = 116.453 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.539 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25 233 COMB LAB_X34_Y31 2 " "Info: 233: + IC(0.000 ns) + CELL(0.086 ns) = 116.539 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.625 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27 234 COMB LAB_X34_Y31 2 " "Info: 234: + IC(0.000 ns) + CELL(0.086 ns) = 116.625 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.711 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29 235 COMB LAB_X34_Y31 2 " "Info: 235: + IC(0.000 ns) + CELL(0.086 ns) = 116.711 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.797 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31 236 COMB LAB_X34_Y31 2 " "Info: 236: + IC(0.000 ns) + CELL(0.086 ns) = 116.797 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.883 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33 237 COMB LAB_X34_Y31 2 " "Info: 237: + IC(0.000 ns) + CELL(0.086 ns) = 116.883 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 116.969 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35 238 COMB LAB_X34_Y31 2 " "Info: 238: + IC(0.000 ns) + CELL(0.086 ns) = 116.969 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.055 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37 239 COMB LAB_X34_Y31 2 " "Info: 239: + IC(0.000 ns) + CELL(0.086 ns) = 117.055 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.141 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39 240 COMB LAB_X34_Y31 2 " "Info: 240: + IC(0.000 ns) + CELL(0.086 ns) = 117.141 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.227 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41 241 COMB LAB_X34_Y31 2 " "Info: 241: + IC(0.000 ns) + CELL(0.086 ns) = 117.227 ns; Loc. = LAB_X34_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 117.313 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43 242 COMB LAB_X34_Y31 1 " "Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 117.313 ns; Loc. = LAB_X34_Y31; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 117.819 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44 243 COMB LAB_X34_Y31 25 " "Info: 243: + IC(0.000 ns) + CELL(0.506 ns) = 117.819 ns; Loc. = LAB_X34_Y31; Fanout = 25; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 119.749 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[676\]~2296 244 COMB LAB_X36_Y28 3 " "Info: 244: + IC(1.724 ns) + CELL(0.206 ns) = 119.749 ns; Loc. = LAB_X36_Y28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[676\]~2296'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 121.676 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11 245 COMB LAB_X35_Y32 2 " "Info: 245: + IC(1.331 ns) + CELL(0.596 ns) = 121.676 ns; Loc. = LAB_X35_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 121.762 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13 246 COMB LAB_X35_Y32 2 " "Info: 246: + IC(0.000 ns) + CELL(0.086 ns) = 121.762 ns; Loc. = LAB_X35_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 121.848 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15 247 COMB LAB_X35_Y32 2 " "Info: 247: + IC(0.000 ns) + CELL(0.086 ns) = 121.848 ns; Loc. = LAB_X35_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 121.934 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17 248 COMB LAB_X35_Y32 2 " "Info: 248: + IC(0.000 ns) + CELL(0.086 ns) = 121.934 ns; Loc. = LAB_X35_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.020 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19 249 COMB LAB_X35_Y32 2 " "Info: 249: + IC(0.000 ns) + CELL(0.086 ns) = 122.020 ns; Loc. = LAB_X35_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.106 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21 250 COMB LAB_X35_Y32 2 " "Info: 250: + IC(0.000 ns) + CELL(0.086 ns) = 122.106 ns; Loc. = LAB_X35_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.192 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23 251 COMB LAB_X35_Y32 2 " "Info: 251: + IC(0.000 ns) + CELL(0.086 ns) = 122.192 ns; Loc. = LAB_X35_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 122.385 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25 252 COMB LAB_X35_Y31 2 " "Info: 252: + IC(0.107 ns) + CELL(0.086 ns) = 122.385 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.471 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27 253 COMB LAB_X35_Y31 2 " "Info: 253: + IC(0.000 ns) + CELL(0.086 ns) = 122.471 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.557 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29 254 COMB LAB_X35_Y31 2 " "Info: 254: + IC(0.000 ns) + CELL(0.086 ns) = 122.557 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.643 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31 255 COMB LAB_X35_Y31 2 " "Info: 255: + IC(0.000 ns) + CELL(0.086 ns) = 122.643 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.729 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33 256 COMB LAB_X35_Y31 2 " "Info: 256: + IC(0.000 ns) + CELL(0.086 ns) = 122.729 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.815 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35 257 COMB LAB_X35_Y31 2 " "Info: 257: + IC(0.000 ns) + CELL(0.086 ns) = 122.815 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.901 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37 258 COMB LAB_X35_Y31 2 " "Info: 258: + IC(0.000 ns) + CELL(0.086 ns) = 122.901 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 122.987 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39 259 COMB LAB_X35_Y31 2 " "Info: 259: + IC(0.000 ns) + CELL(0.086 ns) = 122.987 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.073 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41 260 COMB LAB_X35_Y31 2 " "Info: 260: + IC(0.000 ns) + CELL(0.086 ns) = 123.073 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.159 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43 261 COMB LAB_X35_Y31 2 " "Info: 261: + IC(0.000 ns) + CELL(0.086 ns) = 123.159 ns; Loc. = LAB_X35_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 123.245 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45 262 COMB LAB_X35_Y31 1 " "Info: 262: + IC(0.000 ns) + CELL(0.086 ns) = 123.245 ns; Loc. = LAB_X35_Y31; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 123.751 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46 263 COMB LAB_X35_Y31 26 " "Info: 263: + IC(0.000 ns) + CELL(0.506 ns) = 123.751 ns; Loc. = LAB_X35_Y31; Fanout = 26; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~46'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 101 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.206 ns) 125.668 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[708\]~2319 264 COMB LAB_X38_Y30 3 " "Info: 264: + IC(1.711 ns) + CELL(0.206 ns) = 125.668 ns; Loc. = LAB_X38_Y30; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[708\]~2319'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.596 ns) 127.984 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~11 265 COMB LAB_X36_Y32 2 " "Info: 265: + IC(1.720 ns) + CELL(0.596 ns) = 127.984 ns; Loc. = LAB_X36_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.070 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~13 266 COMB LAB_X36_Y32 2 " "Info: 266: + IC(0.000 ns) + CELL(0.086 ns) = 128.070 ns; Loc. = LAB_X36_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.156 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~15 267 COMB LAB_X36_Y32 2 " "Info: 267: + IC(0.000 ns) + CELL(0.086 ns) = 128.156 ns; Loc. = LAB_X36_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.242 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~17 268 COMB LAB_X36_Y32 2 " "Info: 268: + IC(0.000 ns) + CELL(0.086 ns) = 128.242 ns; Loc. = LAB_X36_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.328 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~19 269 COMB LAB_X36_Y32 2 " "Info: 269: + IC(0.000 ns) + CELL(0.086 ns) = 128.328 ns; Loc. = LAB_X36_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.414 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21 270 COMB LAB_X36_Y32 2 " "Info: 270: + IC(0.000 ns) + CELL(0.086 ns) = 128.414 ns; Loc. = LAB_X36_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.500 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23 271 COMB LAB_X36_Y32 2 " "Info: 271: + IC(0.000 ns) + CELL(0.086 ns) = 128.500 ns; Loc. = LAB_X36_Y32; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 128.693 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25 272 COMB LAB_X36_Y31 2 " "Info: 272: + IC(0.107 ns) + CELL(0.086 ns) = 128.693 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.779 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27 273 COMB LAB_X36_Y31 2 " "Info: 273: + IC(0.000 ns) + CELL(0.086 ns) = 128.779 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.865 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29 274 COMB LAB_X36_Y31 2 " "Info: 274: + IC(0.000 ns) + CELL(0.086 ns) = 128.865 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 128.951 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31 275 COMB LAB_X36_Y31 2 " "Info: 275: + IC(0.000 ns) + CELL(0.086 ns) = 128.951 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.037 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33 276 COMB LAB_X36_Y31 2 " "Info: 276: + IC(0.000 ns) + CELL(0.086 ns) = 129.037 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.123 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35 277 COMB LAB_X36_Y31 2 " "Info: 277: + IC(0.000 ns) + CELL(0.086 ns) = 129.123 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.209 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37 278 COMB LAB_X36_Y31 2 " "Info: 278: + IC(0.000 ns) + CELL(0.086 ns) = 129.209 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.295 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39 279 COMB LAB_X36_Y31 2 " "Info: 279: + IC(0.000 ns) + CELL(0.086 ns) = 129.295 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.381 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41 280 COMB LAB_X36_Y31 2 " "Info: 280: + IC(0.000 ns) + CELL(0.086 ns) = 129.381 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.467 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43 281 COMB LAB_X36_Y31 2 " "Info: 281: + IC(0.000 ns) + CELL(0.086 ns) = 129.467 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.553 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45 282 COMB LAB_X36_Y31 2 " "Info: 282: + IC(0.000 ns) + CELL(0.086 ns) = 129.553 ns; Loc. = LAB_X36_Y31; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 129.639 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47 283 COMB LAB_X36_Y31 1 " "Info: 283: + IC(0.000 ns) + CELL(0.086 ns) = 129.639 ns; Loc. = LAB_X36_Y31; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 130.145 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48 284 COMB LAB_X36_Y31 27 " "Info: 284: + IC(0.000 ns) + CELL(0.506 ns) = 130.145 ns; Loc. = LAB_X36_Y31; Fanout = 27; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 106 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.206 ns) 132.483 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[736\]~2347 285 COMB LAB_X38_Y26 3 " "Info: 285: + IC(2.132 ns) + CELL(0.206 ns) = 132.483 ns; Loc. = LAB_X38_Y26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[736\]~2347'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[736]~2347 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.596 ns) 134.406 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[1\]~3 286 COMB LAB_X38_Y28 2 " "Info: 286: + IC(1.327 ns) + CELL(0.596 ns) = 134.406 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[736]~2347 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.492 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5 287 COMB LAB_X38_Y28 2 " "Info: 287: + IC(0.000 ns) + CELL(0.086 ns) = 134.492 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.578 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7 288 COMB LAB_X38_Y28 2 " "Info: 288: + IC(0.000 ns) + CELL(0.086 ns) = 134.578 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.664 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9 289 COMB LAB_X38_Y28 2 " "Info: 289: + IC(0.000 ns) + CELL(0.086 ns) = 134.664 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.750 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11 290 COMB LAB_X38_Y28 2 " "Info: 290: + IC(0.000 ns) + CELL(0.086 ns) = 134.750 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.836 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13 291 COMB LAB_X38_Y28 2 " "Info: 291: + IC(0.000 ns) + CELL(0.086 ns) = 134.836 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.922 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15 292 COMB LAB_X38_Y28 2 " "Info: 292: + IC(0.000 ns) + CELL(0.086 ns) = 134.922 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.008 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17 293 COMB LAB_X38_Y28 2 " "Info: 293: + IC(0.000 ns) + CELL(0.086 ns) = 135.008 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.094 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19 294 COMB LAB_X38_Y28 2 " "Info: 294: + IC(0.000 ns) + CELL(0.086 ns) = 135.094 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.180 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21 295 COMB LAB_X38_Y28 2 " "Info: 295: + IC(0.000 ns) + CELL(0.086 ns) = 135.180 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.266 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23 296 COMB LAB_X38_Y28 2 " "Info: 296: + IC(0.000 ns) + CELL(0.086 ns) = 135.266 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.352 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25 297 COMB LAB_X38_Y28 2 " "Info: 297: + IC(0.000 ns) + CELL(0.086 ns) = 135.352 ns; Loc. = LAB_X38_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 135.545 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27 298 COMB LAB_X38_Y27 2 " "Info: 298: + IC(0.107 ns) + CELL(0.086 ns) = 135.545 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.631 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29 299 COMB LAB_X38_Y27 2 " "Info: 299: + IC(0.000 ns) + CELL(0.086 ns) = 135.631 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.717 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31 300 COMB LAB_X38_Y27 2 " "Info: 300: + IC(0.000 ns) + CELL(0.086 ns) = 135.717 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.803 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33 301 COMB LAB_X38_Y27 2 " "Info: 301: + IC(0.000 ns) + CELL(0.086 ns) = 135.803 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.889 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35 302 COMB LAB_X38_Y27 2 " "Info: 302: + IC(0.000 ns) + CELL(0.086 ns) = 135.889 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 135.975 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37 303 COMB LAB_X38_Y27 2 " "Info: 303: + IC(0.000 ns) + CELL(0.086 ns) = 135.975 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.061 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39 304 COMB LAB_X38_Y27 2 " "Info: 304: + IC(0.000 ns) + CELL(0.086 ns) = 136.061 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.147 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41 305 COMB LAB_X38_Y27 2 " "Info: 305: + IC(0.000 ns) + CELL(0.086 ns) = 136.147 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.233 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43 306 COMB LAB_X38_Y27 2 " "Info: 306: + IC(0.000 ns) + CELL(0.086 ns) = 136.233 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.319 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45 307 COMB LAB_X38_Y27 2 " "Info: 307: + IC(0.000 ns) + CELL(0.086 ns) = 136.319 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.405 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47 308 COMB LAB_X38_Y27 2 " "Info: 308: + IC(0.000 ns) + CELL(0.086 ns) = 136.405 ns; Loc. = LAB_X38_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 136.491 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49 309 COMB LAB_X38_Y27 1 " "Info: 309: + IC(0.000 ns) + CELL(0.086 ns) = 136.491 ns; Loc. = LAB_X38_Y27; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 136.997 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50 310 COMB LAB_X38_Y27 28 " "Info: 310: + IC(0.000 ns) + CELL(0.506 ns) = 136.997 ns; Loc. = LAB_X38_Y27; Fanout = 28; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 111 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.206 ns) 138.519 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[769\]~2371 311 COMB LAB_X38_Y26 3 " "Info: 311: + IC(1.316 ns) + CELL(0.206 ns) = 138.519 ns; Loc. = LAB_X38_Y26; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[769\]~2371'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[769]~2371 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.596 ns) 140.442 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[2\]~5 312 COMB LAB_X39_Y28 2 " "Info: 312: + IC(1.327 ns) + CELL(0.596 ns) = 140.442 ns; Loc. = LAB_X39_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[769]~2371 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.528 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~7 313 COMB LAB_X39_Y28 2 " "Info: 313: + IC(0.000 ns) + CELL(0.086 ns) = 140.528 ns; Loc. = LAB_X39_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.614 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~9 314 COMB LAB_X39_Y28 2 " "Info: 314: + IC(0.000 ns) + CELL(0.086 ns) = 140.614 ns; Loc. = LAB_X39_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.700 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~11 315 COMB LAB_X39_Y28 2 " "Info: 315: + IC(0.000 ns) + CELL(0.086 ns) = 140.700 ns; Loc. = LAB_X39_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.786 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~13 316 COMB LAB_X39_Y28 2 " "Info: 316: + IC(0.000 ns) + CELL(0.086 ns) = 140.786 ns; Loc. = LAB_X39_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.872 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~15 317 COMB LAB_X39_Y28 2 " "Info: 317: + IC(0.000 ns) + CELL(0.086 ns) = 140.872 ns; Loc. = LAB_X39_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.958 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~17 318 COMB LAB_X39_Y28 2 " "Info: 318: + IC(0.000 ns) + CELL(0.086 ns) = 140.958 ns; Loc. = LAB_X39_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.044 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19 319 COMB LAB_X39_Y28 2 " "Info: 319: + IC(0.000 ns) + CELL(0.086 ns) = 141.044 ns; Loc. = LAB_X39_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.130 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21 320 COMB LAB_X39_Y28 2 " "Info: 320: + IC(0.000 ns) + CELL(0.086 ns) = 141.130 ns; Loc. = LAB_X39_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.216 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23 321 COMB LAB_X39_Y28 2 " "Info: 321: + IC(0.000 ns) + CELL(0.086 ns) = 141.216 ns; Loc. = LAB_X39_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.302 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25 322 COMB LAB_X39_Y28 2 " "Info: 322: + IC(0.000 ns) + CELL(0.086 ns) = 141.302 ns; Loc. = LAB_X39_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 141.495 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27 323 COMB LAB_X39_Y27 2 " "Info: 323: + IC(0.107 ns) + CELL(0.086 ns) = 141.495 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.581 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29 324 COMB LAB_X39_Y27 2 " "Info: 324: + IC(0.000 ns) + CELL(0.086 ns) = 141.581 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.667 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31 325 COMB LAB_X39_Y27 2 " "Info: 325: + IC(0.000 ns) + CELL(0.086 ns) = 141.667 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.753 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33 326 COMB LAB_X39_Y27 2 " "Info: 326: + IC(0.000 ns) + CELL(0.086 ns) = 141.753 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.839 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35 327 COMB LAB_X39_Y27 2 " "Info: 327: + IC(0.000 ns) + CELL(0.086 ns) = 141.839 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.925 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37 328 COMB LAB_X39_Y27 2 " "Info: 328: + IC(0.000 ns) + CELL(0.086 ns) = 141.925 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.011 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39 329 COMB LAB_X39_Y27 2 " "Info: 329: + IC(0.000 ns) + CELL(0.086 ns) = 142.011 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.097 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41 330 COMB LAB_X39_Y27 2 " "Info: 330: + IC(0.000 ns) + CELL(0.086 ns) = 142.097 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.183 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43 331 COMB LAB_X39_Y27 2 " "Info: 331: + IC(0.000 ns) + CELL(0.086 ns) = 142.183 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.269 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45 332 COMB LAB_X39_Y27 2 " "Info: 332: + IC(0.000 ns) + CELL(0.086 ns) = 142.269 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.355 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47 333 COMB LAB_X39_Y27 2 " "Info: 333: + IC(0.000 ns) + CELL(0.086 ns) = 142.355 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.441 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49 334 COMB LAB_X39_Y27 2 " "Info: 334: + IC(0.000 ns) + CELL(0.086 ns) = 142.441 ns; Loc. = LAB_X39_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 142.527 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51 335 COMB LAB_X39_Y27 1 " "Info: 335: + IC(0.000 ns) + CELL(0.086 ns) = 142.527 ns; Loc. = LAB_X39_Y27; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 143.033 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52 336 COMB LAB_X39_Y27 29 " "Info: 336: + IC(0.000 ns) + CELL(0.506 ns) = 143.033 ns; Loc. = LAB_X39_Y27; Fanout = 29; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~52'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.206 ns) 144.549 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~2398 337 COMB LAB_X43_Y27 3 " "Info: 337: + IC(1.310 ns) + CELL(0.206 ns) = 144.549 ns; Loc. = LAB_X43_Y27; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~2398'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2398 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.596 ns) 146.860 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[1\]~3 338 COMB LAB_X39_Y26 2 " "Info: 338: + IC(1.715 ns) + CELL(0.596 ns) = 146.860 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2398 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.946 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~5 339 COMB LAB_X39_Y26 2 " "Info: 339: + IC(0.000 ns) + CELL(0.086 ns) = 146.946 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.032 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~7 340 COMB LAB_X39_Y26 2 " "Info: 340: + IC(0.000 ns) + CELL(0.086 ns) = 147.032 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.118 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~9 341 COMB LAB_X39_Y26 2 " "Info: 341: + IC(0.000 ns) + CELL(0.086 ns) = 147.118 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.204 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~11 342 COMB LAB_X39_Y26 2 " "Info: 342: + IC(0.000 ns) + CELL(0.086 ns) = 147.204 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.290 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~13 343 COMB LAB_X39_Y26 2 " "Info: 343: + IC(0.000 ns) + CELL(0.086 ns) = 147.290 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.376 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15 344 COMB LAB_X39_Y26 2 " "Info: 344: + IC(0.000 ns) + CELL(0.086 ns) = 147.376 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.462 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17 345 COMB LAB_X39_Y26 2 " "Info: 345: + IC(0.000 ns) + CELL(0.086 ns) = 147.462 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.548 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19 346 COMB LAB_X39_Y26 2 " "Info: 346: + IC(0.000 ns) + CELL(0.086 ns) = 147.548 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.634 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21 347 COMB LAB_X39_Y26 2 " "Info: 347: + IC(0.000 ns) + CELL(0.086 ns) = 147.634 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.720 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23 348 COMB LAB_X39_Y26 2 " "Info: 348: + IC(0.000 ns) + CELL(0.086 ns) = 147.720 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.806 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25 349 COMB LAB_X39_Y26 2 " "Info: 349: + IC(0.000 ns) + CELL(0.086 ns) = 147.806 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.892 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27 350 COMB LAB_X39_Y26 2 " "Info: 350: + IC(0.000 ns) + CELL(0.086 ns) = 147.892 ns; Loc. = LAB_X39_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 148.085 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29 351 COMB LAB_X39_Y25 2 " "Info: 351: + IC(0.107 ns) + CELL(0.086 ns) = 148.085 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.171 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31 352 COMB LAB_X39_Y25 2 " "Info: 352: + IC(0.000 ns) + CELL(0.086 ns) = 148.171 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.257 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33 353 COMB LAB_X39_Y25 2 " "Info: 353: + IC(0.000 ns) + CELL(0.086 ns) = 148.257 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.343 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35 354 COMB LAB_X39_Y25 2 " "Info: 354: + IC(0.000 ns) + CELL(0.086 ns) = 148.343 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.429 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37 355 COMB LAB_X39_Y25 2 " "Info: 355: + IC(0.000 ns) + CELL(0.086 ns) = 148.429 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.515 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39 356 COMB LAB_X39_Y25 2 " "Info: 356: + IC(0.000 ns) + CELL(0.086 ns) = 148.515 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.601 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41 357 COMB LAB_X39_Y25 2 " "Info: 357: + IC(0.000 ns) + CELL(0.086 ns) = 148.601 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.687 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43 358 COMB LAB_X39_Y25 2 " "Info: 358: + IC(0.000 ns) + CELL(0.086 ns) = 148.687 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.773 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45 359 COMB LAB_X39_Y25 2 " "Info: 359: + IC(0.000 ns) + CELL(0.086 ns) = 148.773 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.859 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47 360 COMB LAB_X39_Y25 2 " "Info: 360: + IC(0.000 ns) + CELL(0.086 ns) = 148.859 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 148.945 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49 361 COMB LAB_X39_Y25 2 " "Info: 361: + IC(0.000 ns) + CELL(0.086 ns) = 148.945 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.031 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51 362 COMB LAB_X39_Y25 2 " "Info: 362: + IC(0.000 ns) + CELL(0.086 ns) = 149.031 ns; Loc. = LAB_X39_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 149.117 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53 363 COMB LAB_X39_Y25 1 " "Info: 363: + IC(0.000 ns) + CELL(0.086 ns) = 149.117 ns; Loc. = LAB_X39_Y25; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 149.623 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54 364 COMB LAB_X39_Y25 30 " "Info: 364: + IC(0.000 ns) + CELL(0.506 ns) = 149.623 ns; Loc. = LAB_X39_Y25; Fanout = 30; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 121 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.206 ns) 151.555 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[833\]~2424 365 COMB LAB_X43_Y27 3 " "Info: 365: + IC(1.726 ns) + CELL(0.206 ns) = 151.555 ns; Loc. = LAB_X43_Y27; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[833\]~2424'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2424 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.596 ns) 153.873 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[2\]~5 366 COMB LAB_X40_Y25 2 " "Info: 366: + IC(1.722 ns) + CELL(0.596 ns) = 153.873 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2424 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.959 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~7 367 COMB LAB_X40_Y25 2 " "Info: 367: + IC(0.000 ns) + CELL(0.086 ns) = 153.959 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.045 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~9 368 COMB LAB_X40_Y25 2 " "Info: 368: + IC(0.000 ns) + CELL(0.086 ns) = 154.045 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.131 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~11 369 COMB LAB_X40_Y25 2 " "Info: 369: + IC(0.000 ns) + CELL(0.086 ns) = 154.131 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.217 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~13 370 COMB LAB_X40_Y25 2 " "Info: 370: + IC(0.000 ns) + CELL(0.086 ns) = 154.217 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.303 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~15 371 COMB LAB_X40_Y25 2 " "Info: 371: + IC(0.000 ns) + CELL(0.086 ns) = 154.303 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.389 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~17 372 COMB LAB_X40_Y25 2 " "Info: 372: + IC(0.000 ns) + CELL(0.086 ns) = 154.389 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.475 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~19 373 COMB LAB_X40_Y25 2 " "Info: 373: + IC(0.000 ns) + CELL(0.086 ns) = 154.475 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.561 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~21 374 COMB LAB_X40_Y25 2 " "Info: 374: + IC(0.000 ns) + CELL(0.086 ns) = 154.561 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.647 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~23 375 COMB LAB_X40_Y25 2 " "Info: 375: + IC(0.000 ns) + CELL(0.086 ns) = 154.647 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.733 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~25 376 COMB LAB_X40_Y25 2 " "Info: 376: + IC(0.000 ns) + CELL(0.086 ns) = 154.733 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.819 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27 377 COMB LAB_X40_Y25 2 " "Info: 377: + IC(0.000 ns) + CELL(0.086 ns) = 154.819 ns; Loc. = LAB_X40_Y25; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 155.012 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29 378 COMB LAB_X40_Y24 2 " "Info: 378: + IC(0.107 ns) + CELL(0.086 ns) = 155.012 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.098 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31 379 COMB LAB_X40_Y24 2 " "Info: 379: + IC(0.000 ns) + CELL(0.086 ns) = 155.098 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.184 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33 380 COMB LAB_X40_Y24 2 " "Info: 380: + IC(0.000 ns) + CELL(0.086 ns) = 155.184 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.270 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35 381 COMB LAB_X40_Y24 2 " "Info: 381: + IC(0.000 ns) + CELL(0.086 ns) = 155.270 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.356 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37 382 COMB LAB_X40_Y24 2 " "Info: 382: + IC(0.000 ns) + CELL(0.086 ns) = 155.356 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.442 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39 383 COMB LAB_X40_Y24 2 " "Info: 383: + IC(0.000 ns) + CELL(0.086 ns) = 155.442 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.528 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41 384 COMB LAB_X40_Y24 2 " "Info: 384: + IC(0.000 ns) + CELL(0.086 ns) = 155.528 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.614 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43 385 COMB LAB_X40_Y24 2 " "Info: 385: + IC(0.000 ns) + CELL(0.086 ns) = 155.614 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.700 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45 386 COMB LAB_X40_Y24 2 " "Info: 386: + IC(0.000 ns) + CELL(0.086 ns) = 155.700 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.786 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47 387 COMB LAB_X40_Y24 2 " "Info: 387: + IC(0.000 ns) + CELL(0.086 ns) = 155.786 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.872 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49 388 COMB LAB_X40_Y24 2 " "Info: 388: + IC(0.000 ns) + CELL(0.086 ns) = 155.872 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 155.958 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51 389 COMB LAB_X40_Y24 2 " "Info: 389: + IC(0.000 ns) + CELL(0.086 ns) = 155.958 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.044 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53 390 COMB LAB_X40_Y24 2 " "Info: 390: + IC(0.000 ns) + CELL(0.086 ns) = 156.044 ns; Loc. = LAB_X40_Y24; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 156.130 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55 391 COMB LAB_X40_Y24 1 " "Info: 391: + IC(0.000 ns) + CELL(0.086 ns) = 156.130 ns; Loc. = LAB_X40_Y24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 156.636 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56 392 COMB LAB_X40_Y24 31 " "Info: 392: + IC(0.000 ns) + CELL(0.506 ns) = 156.636 ns; Loc. = LAB_X40_Y24; Fanout = 31; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~56'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 126 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.206 ns) 158.567 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[866\]~2451 393 COMB LAB_X43_Y27 3 " "Info: 393: + IC(1.725 ns) + CELL(0.206 ns) = 158.567 ns; Loc. = LAB_X43_Y27; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[866\]~2451'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2451 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.596 ns) 160.874 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[3\]~7 394 COMB LAB_X40_Y28 2 " "Info: 394: + IC(1.711 ns) + CELL(0.596 ns) = 160.874 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2451 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 160.960 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[4\]~9 395 COMB LAB_X40_Y28 2 " "Info: 395: + IC(0.000 ns) + CELL(0.086 ns) = 160.960 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.046 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[5\]~11 396 COMB LAB_X40_Y28 2 " "Info: 396: + IC(0.000 ns) + CELL(0.086 ns) = 161.046 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.132 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~13 397 COMB LAB_X40_Y28 2 " "Info: 397: + IC(0.000 ns) + CELL(0.086 ns) = 161.132 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.218 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~15 398 COMB LAB_X40_Y28 2 " "Info: 398: + IC(0.000 ns) + CELL(0.086 ns) = 161.218 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.304 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17 399 COMB LAB_X40_Y28 2 " "Info: 399: + IC(0.000 ns) + CELL(0.086 ns) = 161.304 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.390 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19 400 COMB LAB_X40_Y28 2 " "Info: 400: + IC(0.000 ns) + CELL(0.086 ns) = 161.390 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.476 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21 401 COMB LAB_X40_Y28 2 " "Info: 401: + IC(0.000 ns) + CELL(0.086 ns) = 161.476 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.562 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23 402 COMB LAB_X40_Y28 2 " "Info: 402: + IC(0.000 ns) + CELL(0.086 ns) = 161.562 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.648 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25 403 COMB LAB_X40_Y28 2 " "Info: 403: + IC(0.000 ns) + CELL(0.086 ns) = 161.648 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.734 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27 404 COMB LAB_X40_Y28 2 " "Info: 404: + IC(0.000 ns) + CELL(0.086 ns) = 161.734 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.820 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29 405 COMB LAB_X40_Y28 2 " "Info: 405: + IC(0.000 ns) + CELL(0.086 ns) = 161.820 ns; Loc. = LAB_X40_Y28; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 162.013 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31 406 COMB LAB_X40_Y27 2 " "Info: 406: + IC(0.107 ns) + CELL(0.086 ns) = 162.013 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.099 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33 407 COMB LAB_X40_Y27 2 " "Info: 407: + IC(0.000 ns) + CELL(0.086 ns) = 162.099 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.185 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35 408 COMB LAB_X40_Y27 2 " "Info: 408: + IC(0.000 ns) + CELL(0.086 ns) = 162.185 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.271 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37 409 COMB LAB_X40_Y27 2 " "Info: 409: + IC(0.000 ns) + CELL(0.086 ns) = 162.271 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.357 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39 410 COMB LAB_X40_Y27 2 " "Info: 410: + IC(0.000 ns) + CELL(0.086 ns) = 162.357 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.443 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41 411 COMB LAB_X40_Y27 2 " "Info: 411: + IC(0.000 ns) + CELL(0.086 ns) = 162.443 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.529 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43 412 COMB LAB_X40_Y27 2 " "Info: 412: + IC(0.000 ns) + CELL(0.086 ns) = 162.529 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.615 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45 413 COMB LAB_X40_Y27 2 " "Info: 413: + IC(0.000 ns) + CELL(0.086 ns) = 162.615 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.701 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47 414 COMB LAB_X40_Y27 2 " "Info: 414: + IC(0.000 ns) + CELL(0.086 ns) = 162.701 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.787 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49 415 COMB LAB_X40_Y27 2 " "Info: 415: + IC(0.000 ns) + CELL(0.086 ns) = 162.787 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.873 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51 416 COMB LAB_X40_Y27 2 " "Info: 416: + IC(0.000 ns) + CELL(0.086 ns) = 162.873 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.959 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53 417 COMB LAB_X40_Y27 2 " "Info: 417: + IC(0.000 ns) + CELL(0.086 ns) = 162.959 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.045 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55 418 COMB LAB_X40_Y27 2 " "Info: 418: + IC(0.000 ns) + CELL(0.086 ns) = 163.045 ns; Loc. = LAB_X40_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 163.131 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57 419 COMB LAB_X40_Y27 1 " "Info: 419: + IC(0.000 ns) + CELL(0.086 ns) = 163.131 ns; Loc. = LAB_X40_Y27; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 163.637 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58 420 COMB LAB_X40_Y27 32 " "Info: 420: + IC(0.000 ns) + CELL(0.506 ns) = 163.637 ns; Loc. = LAB_X40_Y27; Fanout = 32; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~58'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 131 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(0.206 ns) 165.567 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~2482 421 COMB LAB_X42_Y30 3 " "Info: 421: + IC(1.724 ns) + CELL(0.206 ns) = 165.567 ns; Loc. = LAB_X42_Y30; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~2482'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.596 ns) 167.467 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[1\]~3 422 COMB LAB_X40_Y30 2 " "Info: 422: + IC(1.304 ns) + CELL(0.596 ns) = 167.467 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[1\]~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.553 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~5 423 COMB LAB_X40_Y30 2 " "Info: 423: + IC(0.000 ns) + CELL(0.086 ns) = 167.553 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.639 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~7 424 COMB LAB_X40_Y30 2 " "Info: 424: + IC(0.000 ns) + CELL(0.086 ns) = 167.639 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.725 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~9 425 COMB LAB_X40_Y30 2 " "Info: 425: + IC(0.000 ns) + CELL(0.086 ns) = 167.725 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.811 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~11 426 COMB LAB_X40_Y30 2 " "Info: 426: + IC(0.000 ns) + CELL(0.086 ns) = 167.811 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.897 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~13 427 COMB LAB_X40_Y30 2 " "Info: 427: + IC(0.000 ns) + CELL(0.086 ns) = 167.897 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.983 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15 428 COMB LAB_X40_Y30 2 " "Info: 428: + IC(0.000 ns) + CELL(0.086 ns) = 167.983 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.069 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17 429 COMB LAB_X40_Y30 2 " "Info: 429: + IC(0.000 ns) + CELL(0.086 ns) = 168.069 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.155 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19 430 COMB LAB_X40_Y30 2 " "Info: 430: + IC(0.000 ns) + CELL(0.086 ns) = 168.155 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.241 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21 431 COMB LAB_X40_Y30 2 " "Info: 431: + IC(0.000 ns) + CELL(0.086 ns) = 168.241 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.327 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23 432 COMB LAB_X40_Y30 2 " "Info: 432: + IC(0.000 ns) + CELL(0.086 ns) = 168.327 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.413 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25 433 COMB LAB_X40_Y30 2 " "Info: 433: + IC(0.000 ns) + CELL(0.086 ns) = 168.413 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.499 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27 434 COMB LAB_X40_Y30 2 " "Info: 434: + IC(0.000 ns) + CELL(0.086 ns) = 168.499 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.585 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29 435 COMB LAB_X40_Y30 2 " "Info: 435: + IC(0.000 ns) + CELL(0.086 ns) = 168.585 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 168.778 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31 436 COMB LAB_X40_Y29 2 " "Info: 436: + IC(0.107 ns) + CELL(0.086 ns) = 168.778 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.864 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33 437 COMB LAB_X40_Y29 2 " "Info: 437: + IC(0.000 ns) + CELL(0.086 ns) = 168.864 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.950 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35 438 COMB LAB_X40_Y29 2 " "Info: 438: + IC(0.000 ns) + CELL(0.086 ns) = 168.950 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.036 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37 439 COMB LAB_X40_Y29 2 " "Info: 439: + IC(0.000 ns) + CELL(0.086 ns) = 169.036 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.122 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39 440 COMB LAB_X40_Y29 2 " "Info: 440: + IC(0.000 ns) + CELL(0.086 ns) = 169.122 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.208 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41 441 COMB LAB_X40_Y29 2 " "Info: 441: + IC(0.000 ns) + CELL(0.086 ns) = 169.208 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.294 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43 442 COMB LAB_X40_Y29 2 " "Info: 442: + IC(0.000 ns) + CELL(0.086 ns) = 169.294 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.380 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45 443 COMB LAB_X40_Y29 2 " "Info: 443: + IC(0.000 ns) + CELL(0.086 ns) = 169.380 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.466 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47 444 COMB LAB_X40_Y29 2 " "Info: 444: + IC(0.000 ns) + CELL(0.086 ns) = 169.466 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.552 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49 445 COMB LAB_X40_Y29 2 " "Info: 445: + IC(0.000 ns) + CELL(0.086 ns) = 169.552 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.638 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51 446 COMB LAB_X40_Y29 2 " "Info: 446: + IC(0.000 ns) + CELL(0.086 ns) = 169.638 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.724 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53 447 COMB LAB_X40_Y29 2 " "Info: 447: + IC(0.000 ns) + CELL(0.086 ns) = 169.724 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.810 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55 448 COMB LAB_X40_Y29 2 " "Info: 448: + IC(0.000 ns) + CELL(0.086 ns) = 169.810 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.896 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57 449 COMB LAB_X40_Y29 2 " "Info: 449: + IC(0.000 ns) + CELL(0.086 ns) = 169.896 ns; Loc. = LAB_X40_Y29; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.982 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59 450 COMB LAB_X40_Y29 1 " "Info: 450: + IC(0.000 ns) + CELL(0.086 ns) = 169.982 ns; Loc. = LAB_X40_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 170.488 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60 451 COMB LAB_X40_Y29 33 " "Info: 451: + IC(0.000 ns) + CELL(0.506 ns) = 170.488 ns; Loc. = LAB_X40_Y29; Fanout = 33; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~60'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 136 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.710 ns) + CELL(0.206 ns) 172.404 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[929\]~2511 452 COMB LAB_X42_Y30 3 " "Info: 452: + IC(1.710 ns) + CELL(0.206 ns) = 172.404 ns; Loc. = LAB_X42_Y30; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[929\]~2511'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[929]~2511 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.596 ns) 174.331 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[2\]~5 453 COMB LAB_X42_Y27 2 " "Info: 453: + IC(1.331 ns) + CELL(0.596 ns) = 174.331 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[2\]~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.927 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[929]~2511 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.417 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~7 454 COMB LAB_X42_Y27 2 " "Info: 454: + IC(0.000 ns) + CELL(0.086 ns) = 174.417 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.503 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~9 455 COMB LAB_X42_Y27 2 " "Info: 455: + IC(0.000 ns) + CELL(0.086 ns) = 174.503 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.589 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~11 456 COMB LAB_X42_Y27 2 " "Info: 456: + IC(0.000 ns) + CELL(0.086 ns) = 174.589 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.675 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13 457 COMB LAB_X42_Y27 2 " "Info: 457: + IC(0.000 ns) + CELL(0.086 ns) = 174.675 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~13'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.761 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15 458 COMB LAB_X42_Y27 2 " "Info: 458: + IC(0.000 ns) + CELL(0.086 ns) = 174.761 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~15'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.847 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17 459 COMB LAB_X42_Y27 2 " "Info: 459: + IC(0.000 ns) + CELL(0.086 ns) = 174.847 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.933 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19 460 COMB LAB_X42_Y27 2 " "Info: 460: + IC(0.000 ns) + CELL(0.086 ns) = 174.933 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.019 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21 461 COMB LAB_X42_Y27 2 " "Info: 461: + IC(0.000 ns) + CELL(0.086 ns) = 175.019 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.105 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23 462 COMB LAB_X42_Y27 2 " "Info: 462: + IC(0.000 ns) + CELL(0.086 ns) = 175.105 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.191 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25 463 COMB LAB_X42_Y27 2 " "Info: 463: + IC(0.000 ns) + CELL(0.086 ns) = 175.191 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.277 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27 464 COMB LAB_X42_Y27 2 " "Info: 464: + IC(0.000 ns) + CELL(0.086 ns) = 175.277 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.363 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29 465 COMB LAB_X42_Y27 2 " "Info: 465: + IC(0.000 ns) + CELL(0.086 ns) = 175.363 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.449 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31 466 COMB LAB_X42_Y27 2 " "Info: 466: + IC(0.000 ns) + CELL(0.086 ns) = 175.449 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 175.642 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33 467 COMB LAB_X42_Y26 2 " "Info: 467: + IC(0.107 ns) + CELL(0.086 ns) = 175.642 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.728 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35 468 COMB LAB_X42_Y26 2 " "Info: 468: + IC(0.000 ns) + CELL(0.086 ns) = 175.728 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.814 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37 469 COMB LAB_X42_Y26 2 " "Info: 469: + IC(0.000 ns) + CELL(0.086 ns) = 175.814 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.900 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39 470 COMB LAB_X42_Y26 2 " "Info: 470: + IC(0.000 ns) + CELL(0.086 ns) = 175.900 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.986 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41 471 COMB LAB_X42_Y26 2 " "Info: 471: + IC(0.000 ns) + CELL(0.086 ns) = 175.986 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.072 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43 472 COMB LAB_X42_Y26 2 " "Info: 472: + IC(0.000 ns) + CELL(0.086 ns) = 176.072 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.158 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45 473 COMB LAB_X42_Y26 2 " "Info: 473: + IC(0.000 ns) + CELL(0.086 ns) = 176.158 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.244 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47 474 COMB LAB_X42_Y26 2 " "Info: 474: + IC(0.000 ns) + CELL(0.086 ns) = 176.244 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.330 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49 475 COMB LAB_X42_Y26 2 " "Info: 475: + IC(0.000 ns) + CELL(0.086 ns) = 176.330 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.416 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51 476 COMB LAB_X42_Y26 2 " "Info: 476: + IC(0.000 ns) + CELL(0.086 ns) = 176.416 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.502 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53 477 COMB LAB_X42_Y26 2 " "Info: 477: + IC(0.000 ns) + CELL(0.086 ns) = 176.502 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.588 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55 478 COMB LAB_X42_Y26 2 " "Info: 478: + IC(0.000 ns) + CELL(0.086 ns) = 176.588 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.674 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57 479 COMB LAB_X42_Y26 2 " "Info: 479: + IC(0.000 ns) + CELL(0.086 ns) = 176.674 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.760 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59 480 COMB LAB_X42_Y26 2 " "Info: 480: + IC(0.000 ns) + CELL(0.086 ns) = 176.760 ns; Loc. = LAB_X42_Y26; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.846 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61 481 COMB LAB_X42_Y26 1 " "Info: 481: + IC(0.000 ns) + CELL(0.086 ns) = 176.846 ns; Loc. = LAB_X42_Y26; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 177.352 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62 482 COMB LAB_X42_Y26 34 " "Info: 482: + IC(0.000 ns) + CELL(0.506 ns) = 177.352 ns; Loc. = LAB_X42_Y26; Fanout = 34; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 146 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.206 ns) 179.280 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[968\]~2535 483 COMB LAB_X39_Y24 1 " "Info: 483: + IC(1.722 ns) + CELL(0.206 ns) = 179.280 ns; Loc. = LAB_X39_Y24; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[968\]~2535'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2535 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.133 ns) + CELL(0.596 ns) 182.009 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~19 484 COMB LAB_X42_Y29 1 " "Info: 484: + IC(2.133 ns) + CELL(0.596 ns) = 182.009 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2535 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.095 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~21 485 COMB LAB_X42_Y29 1 " "Info: 485: + IC(0.000 ns) + CELL(0.086 ns) = 182.095 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.181 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~23 486 COMB LAB_X42_Y29 1 " "Info: 486: + IC(0.000 ns) + CELL(0.086 ns) = 182.181 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.267 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25 487 COMB LAB_X42_Y29 1 " "Info: 487: + IC(0.000 ns) + CELL(0.086 ns) = 182.267 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.353 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27 488 COMB LAB_X42_Y29 1 " "Info: 488: + IC(0.000 ns) + CELL(0.086 ns) = 182.353 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.439 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29 489 COMB LAB_X42_Y29 1 " "Info: 489: + IC(0.000 ns) + CELL(0.086 ns) = 182.439 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.525 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31 490 COMB LAB_X42_Y29 1 " "Info: 490: + IC(0.000 ns) + CELL(0.086 ns) = 182.525 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.611 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33 491 COMB LAB_X42_Y29 1 " "Info: 491: + IC(0.000 ns) + CELL(0.086 ns) = 182.611 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.697 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35 492 COMB LAB_X42_Y29 1 " "Info: 492: + IC(0.000 ns) + CELL(0.086 ns) = 182.697 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.783 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37 493 COMB LAB_X42_Y29 1 " "Info: 493: + IC(0.000 ns) + CELL(0.086 ns) = 182.783 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.869 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39 494 COMB LAB_X42_Y29 1 " "Info: 494: + IC(0.000 ns) + CELL(0.086 ns) = 182.869 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.955 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41 495 COMB LAB_X42_Y29 1 " "Info: 495: + IC(0.000 ns) + CELL(0.086 ns) = 182.955 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.041 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43 496 COMB LAB_X42_Y29 1 " "Info: 496: + IC(0.000 ns) + CELL(0.086 ns) = 183.041 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.127 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45 497 COMB LAB_X42_Y29 1 " "Info: 497: + IC(0.000 ns) + CELL(0.086 ns) = 183.127 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.213 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47 498 COMB LAB_X42_Y29 1 " "Info: 498: + IC(0.000 ns) + CELL(0.086 ns) = 183.213 ns; Loc. = LAB_X42_Y29; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 183.406 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49 499 COMB LAB_X42_Y28 1 " "Info: 499: + IC(0.107 ns) + CELL(0.086 ns) = 183.406 ns; Loc. = LAB_X42_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.492 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51 500 COMB LAB_X42_Y28 1 " "Info: 500: + IC(0.000 ns) + CELL(0.086 ns) = 183.492 ns; Loc. = LAB_X42_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.578 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53 501 COMB LAB_X42_Y28 1 " "Info: 501: + IC(0.000 ns) + CELL(0.086 ns) = 183.578 ns; Loc. = LAB_X42_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.664 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55 502 COMB LAB_X42_Y28 1 " "Info: 502: + IC(0.000 ns) + CELL(0.086 ns) = 183.664 ns; Loc. = LAB_X42_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.750 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57 503 COMB LAB_X42_Y28 1 " "Info: 503: + IC(0.000 ns) + CELL(0.086 ns) = 183.750 ns; Loc. = LAB_X42_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.836 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59 504 COMB LAB_X42_Y28 1 " "Info: 504: + IC(0.000 ns) + CELL(0.086 ns) = 183.836 ns; Loc. = LAB_X42_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.922 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61 505 COMB LAB_X42_Y28 1 " "Info: 505: + IC(0.000 ns) + CELL(0.086 ns) = 183.922 ns; Loc. = LAB_X42_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 184.008 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63 506 COMB LAB_X42_Y28 1 " "Info: 506: + IC(0.000 ns) + CELL(0.086 ns) = 184.008 ns; Loc. = LAB_X42_Y28; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 184.514 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64 507 COMB LAB_X42_Y28 3 " "Info: 507: + IC(0.000 ns) + CELL(0.506 ns) = 184.514 ns; Loc. = LAB_X42_Y28; Fanout = 3; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/alt_u_div_k5f.tdf" 151 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(0.621 ns) 187.254 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94 508 COMB LAB_X44_Y21 2 " "Info: 508: + IC(2.119 ns) + CELL(0.621 ns) = 187.254 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~94'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.340 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96 509 COMB LAB_X44_Y21 2 " "Info: 509: + IC(0.000 ns) + CELL(0.086 ns) = 187.340 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.426 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98 510 COMB LAB_X44_Y21 2 " "Info: 510: + IC(0.000 ns) + CELL(0.086 ns) = 187.426 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~98'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.512 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100 511 COMB LAB_X44_Y21 2 " "Info: 511: + IC(0.000 ns) + CELL(0.086 ns) = 187.512 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.598 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102 512 COMB LAB_X44_Y21 2 " "Info: 512: + IC(0.000 ns) + CELL(0.086 ns) = 187.598 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~102'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.684 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104 513 COMB LAB_X44_Y21 2 " "Info: 513: + IC(0.000 ns) + CELL(0.086 ns) = 187.684 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.770 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106 514 COMB LAB_X44_Y21 2 " "Info: 514: + IC(0.000 ns) + CELL(0.086 ns) = 187.770 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~106'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.856 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108 515 COMB LAB_X44_Y21 2 " "Info: 515: + IC(0.000 ns) + CELL(0.086 ns) = 187.856 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~108'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 187.942 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110 516 COMB LAB_X44_Y21 2 " "Info: 516: + IC(0.000 ns) + CELL(0.086 ns) = 187.942 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~110'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.028 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112 517 COMB LAB_X44_Y21 2 " "Info: 517: + IC(0.000 ns) + CELL(0.086 ns) = 188.028 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.114 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114 518 COMB LAB_X44_Y21 2 " "Info: 518: + IC(0.000 ns) + CELL(0.086 ns) = 188.114 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.200 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116 519 COMB LAB_X44_Y21 2 " "Info: 519: + IC(0.000 ns) + CELL(0.086 ns) = 188.200 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~116'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.286 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118 520 COMB LAB_X44_Y21 2 " "Info: 520: + IC(0.000 ns) + CELL(0.086 ns) = 188.286 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~118'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.372 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120 521 COMB LAB_X44_Y21 2 " "Info: 521: + IC(0.000 ns) + CELL(0.086 ns) = 188.372 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~120'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.458 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122 522 COMB LAB_X44_Y21 2 " "Info: 522: + IC(0.000 ns) + CELL(0.086 ns) = 188.458 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~122'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 188.544 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124 523 COMB LAB_X44_Y21 2 " "Info: 523: + IC(0.000 ns) + CELL(0.086 ns) = 188.544 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~124'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.506 ns) 189.157 ns vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~125 524 COMB LAB_X44_Y20 1 " "Info: 524: + IC(0.107 ns) + CELL(0.506 ns) = 189.157 ns; Loc. = LAB_X44_Y20; Fanout = 1; COMB Node = 'vga:Inst_vga\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|op_1~125'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~125 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.366 ns) 190.676 ns vga:Inst_vga\|lasth~99 525 COMB LAB_X45_Y21 1 " "Info: 525: + IC(1.153 ns) + CELL(0.366 ns) = 190.676 ns; Loc. = LAB_X45_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|lasth~99'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~125 vga:Inst_vga|lasth~99 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 191.488 ns vga:Inst_vga\|lasth~100 526 COMB LAB_X45_Y21 5 " "Info: 526: + IC(0.606 ns) + CELL(0.206 ns) = 191.488 ns; Loc. = LAB_X45_Y21; Fanout = 5; COMB Node = 'vga:Inst_vga\|lasth~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|lasth~99 vga:Inst_vga|lasth~100 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.621 ns) 193.792 ns vga:Inst_vga\|Add4~29 527 COMB LAB_X43_Y22 2 " "Info: 527: + IC(1.683 ns) + CELL(0.621 ns) = 193.792 ns; Loc. = LAB_X43_Y22; Fanout = 2; COMB Node = 'vga:Inst_vga\|Add4~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { vga:Inst_vga|lasth~100 vga:Inst_vga|Add4~29 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.506 ns) 194.405 ns vga:Inst_vga\|Add4~30 528 COMB LAB_X43_Y21 1 " "Info: 528: + IC(0.107 ns) + CELL(0.506 ns) = 194.405 ns; Loc. = LAB_X43_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|Add4~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { vga:Inst_vga|Add4~29 vga:Inst_vga|Add4~30 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 195.911 ns vga:Inst_vga\|LessThan7~35 529 COMB LAB_X42_Y21 1 " "Info: 529: + IC(0.885 ns) + CELL(0.621 ns) = 195.911 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { vga:Inst_vga|Add4~30 vga:Inst_vga|LessThan7~35 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 195.997 ns vga:Inst_vga\|LessThan7~37 530 COMB LAB_X42_Y21 1 " "Info: 530: + IC(0.000 ns) + CELL(0.086 ns) = 195.997 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~35 vga:Inst_vga|LessThan7~37 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.083 ns vga:Inst_vga\|LessThan7~39 531 COMB LAB_X42_Y21 1 " "Info: 531: + IC(0.000 ns) + CELL(0.086 ns) = 196.083 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~39'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~37 vga:Inst_vga|LessThan7~39 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.169 ns vga:Inst_vga\|LessThan7~41 532 COMB LAB_X42_Y21 1 " "Info: 532: + IC(0.000 ns) + CELL(0.086 ns) = 196.169 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~39 vga:Inst_vga|LessThan7~41 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.255 ns vga:Inst_vga\|LessThan7~43 533 COMB LAB_X42_Y21 1 " "Info: 533: + IC(0.000 ns) + CELL(0.086 ns) = 196.255 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~43'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~41 vga:Inst_vga|LessThan7~43 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.341 ns vga:Inst_vga\|LessThan7~45 534 COMB LAB_X42_Y21 1 " "Info: 534: + IC(0.000 ns) + CELL(0.086 ns) = 196.341 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~43 vga:Inst_vga|LessThan7~45 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.427 ns vga:Inst_vga\|LessThan7~47 535 COMB LAB_X42_Y21 1 " "Info: 535: + IC(0.000 ns) + CELL(0.086 ns) = 196.427 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~45 vga:Inst_vga|LessThan7~47 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.513 ns vga:Inst_vga\|LessThan7~49 536 COMB LAB_X42_Y21 1 " "Info: 536: + IC(0.000 ns) + CELL(0.086 ns) = 196.513 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~49'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~47 vga:Inst_vga|LessThan7~49 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.599 ns vga:Inst_vga\|LessThan7~51 537 COMB LAB_X42_Y21 1 " "Info: 537: + IC(0.000 ns) + CELL(0.086 ns) = 196.599 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~51'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~49 vga:Inst_vga|LessThan7~51 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.685 ns vga:Inst_vga\|LessThan7~53 538 COMB LAB_X42_Y21 1 " "Info: 538: + IC(0.000 ns) + CELL(0.086 ns) = 196.685 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~53'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~51 vga:Inst_vga|LessThan7~53 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.771 ns vga:Inst_vga\|LessThan7~55 539 COMB LAB_X42_Y21 1 " "Info: 539: + IC(0.000 ns) + CELL(0.086 ns) = 196.771 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~55'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~53 vga:Inst_vga|LessThan7~55 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.857 ns vga:Inst_vga\|LessThan7~57 540 COMB LAB_X42_Y21 1 " "Info: 540: + IC(0.000 ns) + CELL(0.086 ns) = 196.857 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~57'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~55 vga:Inst_vga|LessThan7~57 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.943 ns vga:Inst_vga\|LessThan7~59 541 COMB LAB_X42_Y21 1 " "Info: 541: + IC(0.000 ns) + CELL(0.086 ns) = 196.943 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~59'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~57 vga:Inst_vga|LessThan7~59 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.029 ns vga:Inst_vga\|LessThan7~61 542 COMB LAB_X42_Y21 1 " "Info: 542: + IC(0.000 ns) + CELL(0.086 ns) = 197.029 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~61'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga:Inst_vga|LessThan7~59 vga:Inst_vga|LessThan7~61 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 197.535 ns vga:Inst_vga\|LessThan7~62 543 COMB LAB_X42_Y21 1 " "Info: 543: + IC(0.000 ns) + CELL(0.506 ns) = 197.535 ns; Loc. = LAB_X42_Y21; Fanout = 1; COMB Node = 'vga:Inst_vga\|LessThan7~62'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga:Inst_vga|LessThan7~61 vga:Inst_vga|LessThan7~62 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.319 ns) 199.415 ns vga:Inst_vga\|process_0~47 544 COMB LAB_X45_Y25 5 " "Info: 544: + IC(1.561 ns) + CELL(0.319 ns) = 199.415 ns; Loc. = LAB_X45_Y25; Fanout = 5; COMB Node = 'vga:Inst_vga\|process_0~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { vga:Inst_vga|LessThan7~62 vga:Inst_vga|process_0~47 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 200.227 ns vga:Inst_vga\|hSum\[17\]~288 545 COMB LAB_X45_Y25 64 " "Info: 545: + IC(0.606 ns) + CELL(0.206 ns) = 200.227 ns; Loc. = LAB_X45_Y25; Fanout = 64; COMB Node = 'vga:Inst_vga\|hSum\[17\]~288'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { vga:Inst_vga|process_0~47 vga:Inst_vga|hSum[17]~288 } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.110 ns) + CELL(0.822 ns) 203.159 ns vga:Inst_vga\|vSum\[15\] 546 REG LAB_X57_Y26 3 " "Info: 546: + IC(2.110 ns) + CELL(0.822 ns) = 203.159 ns; Loc. = LAB_X57_Y26; Fanout = 3; REG Node = 'vga:Inst_vga\|vSum\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { vga:Inst_vga|hSum[17]~288 vga:Inst_vga|vSum[15] } "NODE_NAME" } } { "vga.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/vga.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "86.005 ns ( 42.33 % ) " "Info: Total cell delay = 86.005 ns ( 42.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "117.154 ns ( 57.67 % ) " "Info: Total interconnect delay = 117.154 ns ( 57.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "203.159 ns" { vga:Inst_vga|cnt[1] vga:Inst_vga|lpm_divide:Div1|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|_~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~66 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~68 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~70 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~72 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~74 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~76 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~78 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~80 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~82 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~84 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~86 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~88 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~90 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~92 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den|cs1a[1]~121 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[27] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[24] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[21] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[18] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[15] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[12] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[9] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[6] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|sel[1] vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[0]~2048 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[32]~2050 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~6 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[64]~2053 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~8 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[96]~2057 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~10 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[130]~2060 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~12 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[160]~2068 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_6_result_int[7]~14 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[193]~2074 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~16 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[224]~2083 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~18 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[256]~2092 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~20 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[297]~2093 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~22 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[324]~2109 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~24 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[357]~2120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~26 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[384]~2138 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~28 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[417]~2151 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~30 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[451]~2164 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~32 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[488]~2175 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~34 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[525]~2187 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~36 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[550]~2212 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~38 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[582]~2231 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~40 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[613]~2252 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~42 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[648]~2270 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~44 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[676]~2296 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~46 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[708]~2319 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~48 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[736]~2347 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~50 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[769]~2371 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~52 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~2398 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~54 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[833]~2424 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~56 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[866]~2451 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~58 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~2482 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~3 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~60 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[929]~2511 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~5 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~7 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~9 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~11 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~13 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~15 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~17 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~62 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[968]~2535 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~19 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~21 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~23 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~25 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~27 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~29 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~31 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~33 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~35 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~37 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~39 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~41 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~43 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~45 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~47 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~49 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~51 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~53 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~55 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~57 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~59 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~61 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~63 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~64 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~94 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~96 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~98 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~100 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~102 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~104 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~106 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~108 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~110 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~112 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~114 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~116 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~118 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~120 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~122 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~124 vga:Inst_vga|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|op_1~125 vga:Inst_vga|lasth~99 vga:Inst_vga|lasth~100 vga:Inst_vga|Add4~29 vga:Inst_vga|Add4~30 vga:Inst_vga|LessThan7~35 vga:Inst_vga|LessThan7~37 vga:Inst_vga|LessThan7~39 vga:Inst_vga|LessThan7~41 vga:Inst_vga|LessThan7~43 vga:Inst_vga|LessThan7~45 vga:Inst_vga|LessThan7~47 vga:Inst_vga|LessThan7~49 vga:Inst_vga|LessThan7~51 vga:Inst_vga|LessThan7~53 vga:Inst_vga|LessThan7~55 vga:Inst_vga|LessThan7~57 vga:Inst_vga|LessThan7~59 vga:Inst_vga|LessThan7~61 vga:Inst_vga|LessThan7~62 vga:Inst_vga|process_0~47 vga:Inst_vga|hSum[17]~288 vga:Inst_vga|vSum[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X48_Y13 X59_Y25 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Info: Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "23 " "Warning: Found 23 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_SIOD 0 " "Info: Pin \"OV7670_SIOD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_SIOC 0 " "Info: Pin \"OV7670_SIOC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_RESET 0 " "Info: Pin \"OV7670_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_PWDN 0 " "Info: Pin \"OV7670_PWDN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OV7670_XCLK 0 " "Info: Pin \"OV7670_XCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Info: Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Info: Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Info: Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Info: Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Info: Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Info: Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Info: Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Info: Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[0\] 0 " "Info: Pin \"vga_red\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[1\] 0 " "Info: Pin \"vga_red\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_red\[2\] 0 " "Info: Pin \"vga_red\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[0\] 0 " "Info: Pin \"vga_green\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[1\] 0 " "Info: Pin \"vga_green\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_green\[2\] 0 " "Info: Pin \"vga_green\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blue\[1\] 0 " "Info: Pin \"vga_blue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blue\[2\] 0 " "Info: Pin \"vga_blue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Info: Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Info: Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OV7670_RESET VCC " "Info: Pin OV7670_RESET has VCC driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_RESET } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_RESET" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 14 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OV7670_PWDN GND " "Info: Pin OV7670_PWDN has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_PWDN } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_PWDN" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 15 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PWDN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[1\] GND " "Info: Pin LED\[1\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[1] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[2\] GND " "Info: Pin LED\[2\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[2] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[3\] GND " "Info: Pin LED\[3\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[3] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[4\] GND " "Info: Pin LED\[4\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[4] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[5\] GND " "Info: Pin LED\[5\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[5] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[6\] GND " "Info: Pin LED\[6\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[6] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[7\] GND " "Info: Pin LED\[7\] has GND driving its datain port" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { LED[7] } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|process_0~1 " "Info: Following pins have the same output enable: ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|process_0~1" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional OV7670_SIOD 3.3-V LVTTL " "Info: Type bi-directional pin OV7670_SIOD uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { OV7670_SIOD } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_SIOD" } } } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 13 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_SIOD } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/vhdl/red_packet_robot/camera/ov7670_top.fit.smsg " "Info: Generated suppressed messages file D:/code/vhdl/red_packet_robot/camera/ov7670_top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Info: Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 00:28:55 2017 " "Info: Processing ended: Fri Jun 02 00:28:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Info: Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
