//Monica
//14 november 2007
//invalid test ---wrong set_radix argument

csl_unit dut{
csl_port stim_in(input), stim_v(input), exp_d(output);
csl_port clk(input);
dut(){
clk.set_attr(clock); }
};
csl_vector stim_vec{
stim_vec(){
set_unit_name(dut);
set_direction(input);
 set_radix(dec);          //wrong argument, should be binary or hex
}
};
csl_vector exp_vec{
exp_vec(){
set_unit_name(dut);
set_direction(output);
}
};

csl_testbench tb{
csl_signal clk(reg);
dut dut_1(.clk(clk));
tb(){
clk.set_attr(clock);
add_logic(clock,clk,100,ps);
}
};
