// Generated by CIRCT firtool-1.62.0
module IssueQueue_1(
  input         clock,
                reset,
                io_insts_inst_valid_0,
                io_insts_inst_valid_1,
  input  [31:0] io_insts_pc_0,
                io_insts_pc_1,
  input         io_insts_pred_jump_0,
                io_insts_pred_jump_1,
  input  [31:0] io_insts_pred_npc_0,
                io_insts_pred_npc_1,
  input         io_insts_rd_valid_0,
                io_insts_rd_valid_1,
  input  [31:0] io_insts_imm_0,
                io_insts_imm_1,
  input  [3:0]  io_insts_alu_op_0,
                io_insts_alu_op_1,
  input         io_insts_alu_rs1_sel_0,
                io_insts_alu_rs1_sel_1,
  input  [1:0]  io_insts_alu_rs2_sel_0,
                io_insts_alu_rs2_sel_1,
  input  [3:0]  io_insts_br_type_0,
                io_insts_br_type_1,
  input  [5:0]  io_insts_prj_0,
                io_insts_prj_1,
                io_insts_prk_0,
                io_insts_prk_1,
                io_insts_prd_0,
                io_insts_prd_1,
  input  [4:0]  io_insts_rob_index_0,
                io_insts_rob_index_1,
  input         io_insts_valid_0,
                io_insts_valid_1,
                io_prj_ready_0,
                io_prj_ready_1,
                io_prk_ready_0,
                io_prk_ready_1,
  output [3:0]  io_elem_num,
  input  [5:0]  io_wake_preg_0,
                io_wake_preg_1,
                io_wake_preg_2,
                io_wake_preg_3,
  output        io_issue_inst_inst_valid,
  output [31:0] io_issue_inst_pc,
  output        io_issue_inst_pred_jump,
  output [31:0] io_issue_inst_pred_npc,
  output        io_issue_inst_rd_valid,
  output [31:0] io_issue_inst_imm,
  output [3:0]  io_issue_inst_alu_op,
  output        io_issue_inst_alu_rs1_sel,
  output [1:0]  io_issue_inst_alu_rs2_sel,
  output [3:0]  io_issue_inst_br_type,
  output [5:0]  io_issue_inst_prj,
                io_issue_inst_prk,
                io_issue_inst_prd,
  output [4:0]  io_issue_inst_rob_index,
  output        io_issue_valid,
  output [5:0]  io_to_wake,
  input         io_stall,
                io_stall_in,
                io_flush,
  output        io_full
);

  reg         queue_inst_inst_valid_0;
  reg         queue_inst_inst_valid_1;
  reg         queue_inst_inst_valid_2;
  reg         queue_inst_inst_valid_3;
  reg         queue_inst_inst_valid_4;
  reg         queue_inst_inst_valid_5;
  reg         queue_inst_inst_valid_6;
  reg         queue_inst_inst_valid_7;
  reg  [31:0] queue_inst_pc_0;
  reg  [31:0] queue_inst_pc_1;
  reg  [31:0] queue_inst_pc_2;
  reg  [31:0] queue_inst_pc_3;
  reg  [31:0] queue_inst_pc_4;
  reg  [31:0] queue_inst_pc_5;
  reg  [31:0] queue_inst_pc_6;
  reg  [31:0] queue_inst_pc_7;
  reg         queue_inst_pred_jump_0;
  reg         queue_inst_pred_jump_1;
  reg         queue_inst_pred_jump_2;
  reg         queue_inst_pred_jump_3;
  reg         queue_inst_pred_jump_4;
  reg         queue_inst_pred_jump_5;
  reg         queue_inst_pred_jump_6;
  reg         queue_inst_pred_jump_7;
  reg  [31:0] queue_inst_pred_npc_0;
  reg  [31:0] queue_inst_pred_npc_1;
  reg  [31:0] queue_inst_pred_npc_2;
  reg  [31:0] queue_inst_pred_npc_3;
  reg  [31:0] queue_inst_pred_npc_4;
  reg  [31:0] queue_inst_pred_npc_5;
  reg  [31:0] queue_inst_pred_npc_6;
  reg  [31:0] queue_inst_pred_npc_7;
  reg         queue_inst_rd_valid_0;
  reg         queue_inst_rd_valid_1;
  reg         queue_inst_rd_valid_2;
  reg         queue_inst_rd_valid_3;
  reg         queue_inst_rd_valid_4;
  reg         queue_inst_rd_valid_5;
  reg         queue_inst_rd_valid_6;
  reg         queue_inst_rd_valid_7;
  reg  [31:0] queue_inst_imm_0;
  reg  [31:0] queue_inst_imm_1;
  reg  [31:0] queue_inst_imm_2;
  reg  [31:0] queue_inst_imm_3;
  reg  [31:0] queue_inst_imm_4;
  reg  [31:0] queue_inst_imm_5;
  reg  [31:0] queue_inst_imm_6;
  reg  [31:0] queue_inst_imm_7;
  reg  [3:0]  queue_inst_alu_op_0;
  reg  [3:0]  queue_inst_alu_op_1;
  reg  [3:0]  queue_inst_alu_op_2;
  reg  [3:0]  queue_inst_alu_op_3;
  reg  [3:0]  queue_inst_alu_op_4;
  reg  [3:0]  queue_inst_alu_op_5;
  reg  [3:0]  queue_inst_alu_op_6;
  reg  [3:0]  queue_inst_alu_op_7;
  reg         queue_inst_alu_rs1_sel_0;
  reg         queue_inst_alu_rs1_sel_1;
  reg         queue_inst_alu_rs1_sel_2;
  reg         queue_inst_alu_rs1_sel_3;
  reg         queue_inst_alu_rs1_sel_4;
  reg         queue_inst_alu_rs1_sel_5;
  reg         queue_inst_alu_rs1_sel_6;
  reg         queue_inst_alu_rs1_sel_7;
  reg  [1:0]  queue_inst_alu_rs2_sel_0;
  reg  [1:0]  queue_inst_alu_rs2_sel_1;
  reg  [1:0]  queue_inst_alu_rs2_sel_2;
  reg  [1:0]  queue_inst_alu_rs2_sel_3;
  reg  [1:0]  queue_inst_alu_rs2_sel_4;
  reg  [1:0]  queue_inst_alu_rs2_sel_5;
  reg  [1:0]  queue_inst_alu_rs2_sel_6;
  reg  [1:0]  queue_inst_alu_rs2_sel_7;
  reg  [3:0]  queue_inst_br_type_0;
  reg  [3:0]  queue_inst_br_type_1;
  reg  [3:0]  queue_inst_br_type_2;
  reg  [3:0]  queue_inst_br_type_3;
  reg  [3:0]  queue_inst_br_type_4;
  reg  [3:0]  queue_inst_br_type_5;
  reg  [3:0]  queue_inst_br_type_6;
  reg  [3:0]  queue_inst_br_type_7;
  reg  [5:0]  queue_inst_prj_0;
  reg  [5:0]  queue_inst_prj_1;
  reg  [5:0]  queue_inst_prj_2;
  reg  [5:0]  queue_inst_prj_3;
  reg  [5:0]  queue_inst_prj_4;
  reg  [5:0]  queue_inst_prj_5;
  reg  [5:0]  queue_inst_prj_6;
  reg  [5:0]  queue_inst_prj_7;
  reg  [5:0]  queue_inst_prk_0;
  reg  [5:0]  queue_inst_prk_1;
  reg  [5:0]  queue_inst_prk_2;
  reg  [5:0]  queue_inst_prk_3;
  reg  [5:0]  queue_inst_prk_4;
  reg  [5:0]  queue_inst_prk_5;
  reg  [5:0]  queue_inst_prk_6;
  reg  [5:0]  queue_inst_prk_7;
  reg  [5:0]  queue_inst_prd_0;
  reg  [5:0]  queue_inst_prd_1;
  reg  [5:0]  queue_inst_prd_2;
  reg  [5:0]  queue_inst_prd_3;
  reg  [5:0]  queue_inst_prd_4;
  reg  [5:0]  queue_inst_prd_5;
  reg  [5:0]  queue_inst_prd_6;
  reg  [5:0]  queue_inst_prd_7;
  reg  [4:0]  queue_inst_rob_index_0;
  reg  [4:0]  queue_inst_rob_index_1;
  reg  [4:0]  queue_inst_rob_index_2;
  reg  [4:0]  queue_inst_rob_index_3;
  reg  [4:0]  queue_inst_rob_index_4;
  reg  [4:0]  queue_inst_rob_index_5;
  reg  [4:0]  queue_inst_rob_index_6;
  reg  [4:0]  queue_inst_rob_index_7;
  reg         queue_prj_ready_0;
  reg         queue_prj_ready_1;
  reg         queue_prj_ready_2;
  reg         queue_prj_ready_3;
  reg         queue_prj_ready_4;
  reg         queue_prj_ready_5;
  reg         queue_prj_ready_6;
  reg         queue_prj_ready_7;
  reg         queue_prk_ready_0;
  reg         queue_prk_ready_1;
  reg         queue_prk_ready_2;
  reg         queue_prk_ready_3;
  reg         queue_prk_ready_4;
  reg         queue_prk_ready_5;
  reg         queue_prk_ready_6;
  reg         queue_prk_ready_7;
  reg  [3:0]  tail;
  reg  [7:0]  mask;
  wire        ready_0 = mask[0] & queue_prj_ready_0 & queue_prk_ready_0;
  wire        ready_1 = mask[1] & queue_prj_ready_1 & queue_prk_ready_1;
  wire        ready_2 = mask[2] & queue_prj_ready_2 & queue_prk_ready_2;
  wire        ready_3 = mask[3] & queue_prj_ready_3 & queue_prk_ready_3;
  wire        ready_4 = mask[4] & queue_prj_ready_4 & queue_prk_ready_4;
  wire        ready_5 = mask[5] & queue_prj_ready_5 & queue_prk_ready_5;
  wire        ready_6 = mask[6] & queue_prj_ready_6 & queue_prk_ready_6;
  wire        ready_7 = mask[7] & queue_prj_ready_7 & queue_prk_ready_7;
  wire        is_pop =
    (|{ready_7, ready_6, ready_5, ready_4, ready_3, ready_2, ready_1, ready_0})
    & ~io_stall;
  wire [7:0]  _enc_T_1 = ready_6 ? 8'h40 : {ready_7, 7'h0};
  wire [7:0]  _enc_T_2 = ready_5 ? 8'h20 : _enc_T_1;
  wire [7:0]  _enc_T_3 = ready_4 ? 8'h10 : _enc_T_2;
  wire [7:0]  _enc_T_4 = ready_3 ? 8'h8 : _enc_T_3;
  wire [7:0]  _enc_T_5 = ready_2 ? 8'h4 : _enc_T_4;
  wire [7:0]  _enc_T_6 = ready_1 ? 8'h2 : _enc_T_5;
  wire [7:0]  enc = ready_0 ? 8'h1 : _enc_T_6;
  wire        pop_0 = is_pop & enc[0];
  wire        pop_1 = is_pop & enc[1];
  wire        pop_2 = is_pop & enc[2];
  wire        pop_3 = is_pop & enc[3];
  wire        pop_4 = is_pop & enc[4];
  wire        pop_5 = is_pop & enc[5];
  wire        pop_6 = is_pop & enc[6];
  wire        pop_7 = is_pop & enc[7];
  wire [4:0]  _io_issue_inst_T_30 = pop_0 ? queue_inst_rob_index_0 : 5'h0;
  wire [4:0]  _io_issue_inst_T_31 = pop_1 ? queue_inst_rob_index_1 : 5'h0;
  wire [4:0]  _io_issue_inst_T_32 = pop_2 ? queue_inst_rob_index_2 : 5'h0;
  wire [4:0]  _io_issue_inst_T_33 = pop_3 ? queue_inst_rob_index_3 : 5'h0;
  wire [4:0]  _io_issue_inst_T_34 = pop_4 ? queue_inst_rob_index_4 : 5'h0;
  wire [4:0]  _io_issue_inst_T_35 = pop_5 ? queue_inst_rob_index_5 : 5'h0;
  wire [4:0]  _io_issue_inst_T_36 = pop_6 ? queue_inst_rob_index_6 : 5'h0;
  wire [4:0]  _io_issue_inst_T_37 = pop_7 ? queue_inst_rob_index_7 : 5'h0;
  wire [5:0]  _io_issue_inst_T_60 = pop_0 ? queue_inst_prd_0 : 6'h0;
  wire [5:0]  _io_issue_inst_T_61 = pop_1 ? queue_inst_prd_1 : 6'h0;
  wire [5:0]  _io_issue_inst_T_62 = pop_2 ? queue_inst_prd_2 : 6'h0;
  wire [5:0]  _io_issue_inst_T_63 = pop_3 ? queue_inst_prd_3 : 6'h0;
  wire [5:0]  _io_issue_inst_T_64 = pop_4 ? queue_inst_prd_4 : 6'h0;
  wire [5:0]  _io_issue_inst_T_65 = pop_5 ? queue_inst_prd_5 : 6'h0;
  wire [5:0]  _io_issue_inst_T_66 = pop_6 ? queue_inst_prd_6 : 6'h0;
  wire [5:0]  _io_issue_inst_T_67 = pop_7 ? queue_inst_prd_7 : 6'h0;
  wire [5:0]  _io_issue_inst_T_74 =
    _io_issue_inst_T_60 | _io_issue_inst_T_61 | _io_issue_inst_T_62 | _io_issue_inst_T_63
    | _io_issue_inst_T_64 | _io_issue_inst_T_65 | _io_issue_inst_T_66
    | _io_issue_inst_T_67;
  wire [5:0]  _io_issue_inst_T_75 = pop_0 ? queue_inst_prk_0 : 6'h0;
  wire [5:0]  _io_issue_inst_T_76 = pop_1 ? queue_inst_prk_1 : 6'h0;
  wire [5:0]  _io_issue_inst_T_77 = pop_2 ? queue_inst_prk_2 : 6'h0;
  wire [5:0]  _io_issue_inst_T_78 = pop_3 ? queue_inst_prk_3 : 6'h0;
  wire [5:0]  _io_issue_inst_T_79 = pop_4 ? queue_inst_prk_4 : 6'h0;
  wire [5:0]  _io_issue_inst_T_80 = pop_5 ? queue_inst_prk_5 : 6'h0;
  wire [5:0]  _io_issue_inst_T_81 = pop_6 ? queue_inst_prk_6 : 6'h0;
  wire [5:0]  _io_issue_inst_T_82 = pop_7 ? queue_inst_prk_7 : 6'h0;
  wire [5:0]  _io_issue_inst_T_90 = pop_0 ? queue_inst_prj_0 : 6'h0;
  wire [5:0]  _io_issue_inst_T_91 = pop_1 ? queue_inst_prj_1 : 6'h0;
  wire [5:0]  _io_issue_inst_T_92 = pop_2 ? queue_inst_prj_2 : 6'h0;
  wire [5:0]  _io_issue_inst_T_93 = pop_3 ? queue_inst_prj_3 : 6'h0;
  wire [5:0]  _io_issue_inst_T_94 = pop_4 ? queue_inst_prj_4 : 6'h0;
  wire [5:0]  _io_issue_inst_T_95 = pop_5 ? queue_inst_prj_5 : 6'h0;
  wire [5:0]  _io_issue_inst_T_96 = pop_6 ? queue_inst_prj_6 : 6'h0;
  wire [5:0]  _io_issue_inst_T_97 = pop_7 ? queue_inst_prj_7 : 6'h0;
  wire [3:0]  _io_issue_inst_T_150 = pop_0 ? queue_inst_br_type_0 : 4'h0;
  wire [3:0]  _io_issue_inst_T_151 = pop_1 ? queue_inst_br_type_1 : 4'h0;
  wire [3:0]  _io_issue_inst_T_152 = pop_2 ? queue_inst_br_type_2 : 4'h0;
  wire [3:0]  _io_issue_inst_T_153 = pop_3 ? queue_inst_br_type_3 : 4'h0;
  wire [3:0]  _io_issue_inst_T_154 = pop_4 ? queue_inst_br_type_4 : 4'h0;
  wire [3:0]  _io_issue_inst_T_155 = pop_5 ? queue_inst_br_type_5 : 4'h0;
  wire [3:0]  _io_issue_inst_T_156 = pop_6 ? queue_inst_br_type_6 : 4'h0;
  wire [3:0]  _io_issue_inst_T_157 = pop_7 ? queue_inst_br_type_7 : 4'h0;
  wire [1:0]  _io_issue_inst_T_165 = pop_0 ? queue_inst_alu_rs2_sel_0 : 2'h0;
  wire [1:0]  _io_issue_inst_T_166 = pop_1 ? queue_inst_alu_rs2_sel_1 : 2'h0;
  wire [1:0]  _io_issue_inst_T_167 = pop_2 ? queue_inst_alu_rs2_sel_2 : 2'h0;
  wire [1:0]  _io_issue_inst_T_168 = pop_3 ? queue_inst_alu_rs2_sel_3 : 2'h0;
  wire [1:0]  _io_issue_inst_T_169 = pop_4 ? queue_inst_alu_rs2_sel_4 : 2'h0;
  wire [1:0]  _io_issue_inst_T_170 = pop_5 ? queue_inst_alu_rs2_sel_5 : 2'h0;
  wire [1:0]  _io_issue_inst_T_171 = pop_6 ? queue_inst_alu_rs2_sel_6 : 2'h0;
  wire [1:0]  _io_issue_inst_T_172 = pop_7 ? queue_inst_alu_rs2_sel_7 : 2'h0;
  wire [3:0]  _io_issue_inst_T_195 = pop_0 ? queue_inst_alu_op_0 : 4'h0;
  wire [3:0]  _io_issue_inst_T_196 = pop_1 ? queue_inst_alu_op_1 : 4'h0;
  wire [3:0]  _io_issue_inst_T_197 = pop_2 ? queue_inst_alu_op_2 : 4'h0;
  wire [3:0]  _io_issue_inst_T_198 = pop_3 ? queue_inst_alu_op_3 : 4'h0;
  wire [3:0]  _io_issue_inst_T_199 = pop_4 ? queue_inst_alu_op_4 : 4'h0;
  wire [3:0]  _io_issue_inst_T_200 = pop_5 ? queue_inst_alu_op_5 : 4'h0;
  wire [3:0]  _io_issue_inst_T_201 = pop_6 ? queue_inst_alu_op_6 : 4'h0;
  wire [3:0]  _io_issue_inst_T_202 = pop_7 ? queue_inst_alu_op_7 : 4'h0;
  wire [31:0] _io_issue_inst_T_210 = pop_0 ? queue_inst_imm_0 : 32'h0;
  wire [31:0] _io_issue_inst_T_211 = pop_1 ? queue_inst_imm_1 : 32'h0;
  wire [31:0] _io_issue_inst_T_212 = pop_2 ? queue_inst_imm_2 : 32'h0;
  wire [31:0] _io_issue_inst_T_213 = pop_3 ? queue_inst_imm_3 : 32'h0;
  wire [31:0] _io_issue_inst_T_214 = pop_4 ? queue_inst_imm_4 : 32'h0;
  wire [31:0] _io_issue_inst_T_215 = pop_5 ? queue_inst_imm_5 : 32'h0;
  wire [31:0] _io_issue_inst_T_216 = pop_6 ? queue_inst_imm_6 : 32'h0;
  wire [31:0] _io_issue_inst_T_217 = pop_7 ? queue_inst_imm_7 : 32'h0;
  wire        _io_issue_inst_T_239 =
    pop_0 & queue_inst_rd_valid_0 | pop_1 & queue_inst_rd_valid_1 | pop_2
    & queue_inst_rd_valid_2 | pop_3 & queue_inst_rd_valid_3 | pop_4
    & queue_inst_rd_valid_4 | pop_5 & queue_inst_rd_valid_5 | pop_6
    & queue_inst_rd_valid_6 | pop_7 & queue_inst_rd_valid_7;
  wire [31:0] _io_issue_inst_T_330 = pop_0 ? queue_inst_pred_npc_0 : 32'h0;
  wire [31:0] _io_issue_inst_T_331 = pop_1 ? queue_inst_pred_npc_1 : 32'h0;
  wire [31:0] _io_issue_inst_T_332 = pop_2 ? queue_inst_pred_npc_2 : 32'h0;
  wire [31:0] _io_issue_inst_T_333 = pop_3 ? queue_inst_pred_npc_3 : 32'h0;
  wire [31:0] _io_issue_inst_T_334 = pop_4 ? queue_inst_pred_npc_4 : 32'h0;
  wire [31:0] _io_issue_inst_T_335 = pop_5 ? queue_inst_pred_npc_5 : 32'h0;
  wire [31:0] _io_issue_inst_T_336 = pop_6 ? queue_inst_pred_npc_6 : 32'h0;
  wire [31:0] _io_issue_inst_T_337 = pop_7 ? queue_inst_pred_npc_7 : 32'h0;
  wire [31:0] _io_issue_inst_T_375 = pop_0 ? queue_inst_pc_0 : 32'h0;
  wire [31:0] _io_issue_inst_T_376 = pop_1 ? queue_inst_pc_1 : 32'h0;
  wire [31:0] _io_issue_inst_T_377 = pop_2 ? queue_inst_pc_2 : 32'h0;
  wire [31:0] _io_issue_inst_T_378 = pop_3 ? queue_inst_pc_3 : 32'h0;
  wire [31:0] _io_issue_inst_T_379 = pop_4 ? queue_inst_pc_4 : 32'h0;
  wire [31:0] _io_issue_inst_T_380 = pop_5 ? queue_inst_pc_5 : 32'h0;
  wire [31:0] _io_issue_inst_T_381 = pop_6 ? queue_inst_pc_6 : 32'h0;
  wire [31:0] _io_issue_inst_T_382 = pop_7 ? queue_inst_pc_7 : 32'h0;
  wire [3:0]  _tail_pop_T = 4'(tail - {3'h0, is_pop});
  wire [7:0]  _mask_pop_T_1 = {1'h0, mask[7:1]};
  wire [7:0]  mask_pop = is_pop ? _mask_pop_T_1 : mask;
  wire [7:0]  mask_keep =
    is_pop ? 8'({pop_7, pop_6, pop_5, pop_4, pop_3, pop_2, pop_1, pop_0} - 8'h1) : mask;
  wire [7:0]  _mask_shift_T = ~mask_keep;
  wire        to_insert_inst_inst_valid_0 =
    io_insts_valid_0 ? io_insts_inst_valid_0 : io_insts_inst_valid_1;
  wire [31:0] to_insert_inst_pc_0 = io_insts_valid_0 ? io_insts_pc_0 : io_insts_pc_1;
  wire        to_insert_inst_pred_jump_0 =
    io_insts_valid_0 ? io_insts_pred_jump_0 : io_insts_pred_jump_1;
  wire [31:0] to_insert_inst_pred_npc_0 =
    io_insts_valid_0 ? io_insts_pred_npc_0 : io_insts_pred_npc_1;
  wire        to_insert_inst_rd_valid_0 =
    io_insts_valid_0 ? io_insts_rd_valid_0 : io_insts_rd_valid_1;
  wire [31:0] to_insert_inst_imm_0 = io_insts_valid_0 ? io_insts_imm_0 : io_insts_imm_1;
  wire [3:0]  to_insert_inst_alu_op_0 =
    io_insts_valid_0 ? io_insts_alu_op_0 : io_insts_alu_op_1;
  wire        to_insert_inst_alu_rs1_sel_0 =
    io_insts_valid_0 ? io_insts_alu_rs1_sel_0 : io_insts_alu_rs1_sel_1;
  wire [1:0]  to_insert_inst_alu_rs2_sel_0 =
    io_insts_valid_0 ? io_insts_alu_rs2_sel_0 : io_insts_alu_rs2_sel_1;
  wire [3:0]  to_insert_inst_br_type_0 =
    io_insts_valid_0 ? io_insts_br_type_0 : io_insts_br_type_1;
  wire [5:0]  to_insert_inst_prj_0 = io_insts_valid_0 ? io_insts_prj_0 : io_insts_prj_1;
  wire [5:0]  to_insert_inst_prk_0 = io_insts_valid_0 ? io_insts_prk_0 : io_insts_prk_1;
  wire [5:0]  to_insert_inst_prd_0 = io_insts_valid_0 ? io_insts_prd_0 : io_insts_prd_1;
  wire [4:0]  to_insert_inst_rob_index_0 =
    io_insts_valid_0 ? io_insts_rob_index_0 : io_insts_rob_index_1;
  wire        to_insert_prj_ready_0 = io_insts_valid_0 ? io_prj_ready_0 : io_prj_ready_1;
  wire        to_insert_prk_ready_0 = io_insts_valid_0 ? io_prk_ready_0 : io_prk_ready_1;
  wire [1:0]  _mask_T_4 = {io_insts_valid_1, io_insts_valid_0};
  wire        _GEN = mask_pop[0] & _mask_shift_T[0];
  wire        _GEN_0 = (|_mask_T_4) & _tail_pop_T == 4'h0;
  wire [3:0]  _GEN_1 = 4'(_tail_pop_T + 4'h1);
  wire        _GEN_2 = (&_mask_T_4) & _GEN_1 == 4'h0;
  wire [5:0]  _GEN_3 = _GEN_0 ? to_insert_inst_prj_0 : 6'h0;
  wire [5:0]  _GEN_4 = _GEN_2 ? io_insts_prj_1 : _GEN_3;
  wire [5:0]  _GEN_5 = _GEN ? queue_inst_prj_1 : _GEN_4;
  wire [5:0]  queue_nxt_inst_prj = mask_keep[0] ? queue_inst_prj_0 : _GEN_5;
  wire [5:0]  _GEN_6 = _GEN_0 ? to_insert_inst_prk_0 : 6'h0;
  wire [5:0]  _GEN_7 = _GEN_2 ? io_insts_prk_1 : _GEN_6;
  wire [5:0]  _GEN_8 = _GEN ? queue_inst_prk_1 : _GEN_7;
  wire [5:0]  queue_nxt_inst_prk = mask_keep[0] ? queue_inst_prk_0 : _GEN_8;
  wire        _GEN_9 = mask_pop[1] & _mask_shift_T[1];
  wire        _GEN_10 = (|_mask_T_4) & _tail_pop_T == 4'h1;
  wire        _GEN_11 = (&_mask_T_4) & _GEN_1 == 4'h1;
  wire [5:0]  _GEN_12 = _GEN_10 ? to_insert_inst_prj_0 : 6'h0;
  wire [5:0]  _GEN_13 = _GEN_11 ? io_insts_prj_1 : _GEN_12;
  wire [5:0]  _GEN_14 = _GEN_9 ? queue_inst_prj_2 : _GEN_13;
  wire [5:0]  queue_nxt_1_inst_prj = mask_keep[1] ? queue_inst_prj_1 : _GEN_14;
  wire [5:0]  _GEN_15 = _GEN_10 ? to_insert_inst_prk_0 : 6'h0;
  wire [5:0]  _GEN_16 = _GEN_11 ? io_insts_prk_1 : _GEN_15;
  wire [5:0]  _GEN_17 = _GEN_9 ? queue_inst_prk_2 : _GEN_16;
  wire [5:0]  queue_nxt_1_inst_prk = mask_keep[1] ? queue_inst_prk_1 : _GEN_17;
  wire        _GEN_18 = mask_pop[2] & _mask_shift_T[2];
  wire        _GEN_19 = (|_mask_T_4) & _tail_pop_T == 4'h2;
  wire        _GEN_20 = (&_mask_T_4) & _GEN_1 == 4'h2;
  wire [5:0]  _GEN_21 = _GEN_19 ? to_insert_inst_prj_0 : 6'h0;
  wire [5:0]  _GEN_22 = _GEN_20 ? io_insts_prj_1 : _GEN_21;
  wire [5:0]  _GEN_23 = _GEN_18 ? queue_inst_prj_3 : _GEN_22;
  wire [5:0]  queue_nxt_2_inst_prj = mask_keep[2] ? queue_inst_prj_2 : _GEN_23;
  wire [5:0]  _GEN_24 = _GEN_19 ? to_insert_inst_prk_0 : 6'h0;
  wire [5:0]  _GEN_25 = _GEN_20 ? io_insts_prk_1 : _GEN_24;
  wire [5:0]  _GEN_26 = _GEN_18 ? queue_inst_prk_3 : _GEN_25;
  wire [5:0]  queue_nxt_2_inst_prk = mask_keep[2] ? queue_inst_prk_2 : _GEN_26;
  wire        _GEN_27 = mask_pop[3] & _mask_shift_T[3];
  wire        _GEN_28 = (|_mask_T_4) & _tail_pop_T == 4'h3;
  wire        _GEN_29 = (&_mask_T_4) & _GEN_1 == 4'h3;
  wire [5:0]  _GEN_30 = _GEN_28 ? to_insert_inst_prj_0 : 6'h0;
  wire [5:0]  _GEN_31 = _GEN_29 ? io_insts_prj_1 : _GEN_30;
  wire [5:0]  _GEN_32 = _GEN_27 ? queue_inst_prj_4 : _GEN_31;
  wire [5:0]  queue_nxt_3_inst_prj = mask_keep[3] ? queue_inst_prj_3 : _GEN_32;
  wire [5:0]  _GEN_33 = _GEN_28 ? to_insert_inst_prk_0 : 6'h0;
  wire [5:0]  _GEN_34 = _GEN_29 ? io_insts_prk_1 : _GEN_33;
  wire [5:0]  _GEN_35 = _GEN_27 ? queue_inst_prk_4 : _GEN_34;
  wire [5:0]  queue_nxt_3_inst_prk = mask_keep[3] ? queue_inst_prk_3 : _GEN_35;
  wire        _GEN_36 = mask_pop[4] & _mask_shift_T[4];
  wire        _GEN_37 = (|_mask_T_4) & _tail_pop_T == 4'h4;
  wire        _GEN_38 = (&_mask_T_4) & _GEN_1 == 4'h4;
  wire [5:0]  _GEN_39 = _GEN_37 ? to_insert_inst_prj_0 : 6'h0;
  wire [5:0]  _GEN_40 = _GEN_38 ? io_insts_prj_1 : _GEN_39;
  wire [5:0]  _GEN_41 = _GEN_36 ? queue_inst_prj_5 : _GEN_40;
  wire [5:0]  queue_nxt_4_inst_prj = mask_keep[4] ? queue_inst_prj_4 : _GEN_41;
  wire [5:0]  _GEN_42 = _GEN_37 ? to_insert_inst_prk_0 : 6'h0;
  wire [5:0]  _GEN_43 = _GEN_38 ? io_insts_prk_1 : _GEN_42;
  wire [5:0]  _GEN_44 = _GEN_36 ? queue_inst_prk_5 : _GEN_43;
  wire [5:0]  queue_nxt_4_inst_prk = mask_keep[4] ? queue_inst_prk_4 : _GEN_44;
  wire        _GEN_45 = mask_pop[5] & _mask_shift_T[5];
  wire        _GEN_46 = (|_mask_T_4) & _tail_pop_T == 4'h5;
  wire        _GEN_47 = (&_mask_T_4) & _GEN_1 == 4'h5;
  wire [5:0]  _GEN_48 = _GEN_46 ? to_insert_inst_prj_0 : 6'h0;
  wire [5:0]  _GEN_49 = _GEN_47 ? io_insts_prj_1 : _GEN_48;
  wire [5:0]  _GEN_50 = _GEN_45 ? queue_inst_prj_6 : _GEN_49;
  wire [5:0]  queue_nxt_5_inst_prj = mask_keep[5] ? queue_inst_prj_5 : _GEN_50;
  wire [5:0]  _GEN_51 = _GEN_46 ? to_insert_inst_prk_0 : 6'h0;
  wire [5:0]  _GEN_52 = _GEN_47 ? io_insts_prk_1 : _GEN_51;
  wire [5:0]  _GEN_53 = _GEN_45 ? queue_inst_prk_6 : _GEN_52;
  wire [5:0]  queue_nxt_5_inst_prk = mask_keep[5] ? queue_inst_prk_5 : _GEN_53;
  wire        _GEN_54 = mask_pop[6] & _mask_shift_T[6];
  wire        _GEN_55 = (|_mask_T_4) & _tail_pop_T == 4'h6;
  wire        _GEN_56 = (&_mask_T_4) & _GEN_1 == 4'h6;
  wire [5:0]  _GEN_57 = _GEN_55 ? to_insert_inst_prj_0 : 6'h0;
  wire [5:0]  _GEN_58 = _GEN_56 ? io_insts_prj_1 : _GEN_57;
  wire [5:0]  _GEN_59 = _GEN_54 ? queue_inst_prj_7 : _GEN_58;
  wire [5:0]  queue_nxt_6_inst_prj = mask_keep[6] ? queue_inst_prj_6 : _GEN_59;
  wire [5:0]  _GEN_60 = _GEN_55 ? to_insert_inst_prk_0 : 6'h0;
  wire [5:0]  _GEN_61 = _GEN_56 ? io_insts_prk_1 : _GEN_60;
  wire [5:0]  _GEN_62 = _GEN_54 ? queue_inst_prk_7 : _GEN_61;
  wire [5:0]  queue_nxt_6_inst_prk = mask_keep[6] ? queue_inst_prk_6 : _GEN_62;
  wire        _GEN_63 = mask_pop[7] & _mask_shift_T[7];
  wire        _GEN_64 = (|_mask_T_4) & _tail_pop_T == 4'h7;
  wire        _GEN_65 = (&_mask_T_4) & _GEN_1 == 4'h7;
  wire [5:0]  _GEN_66 = _GEN_64 ? to_insert_inst_prj_0 : 6'h0;
  wire [5:0]  _GEN_67 = _GEN_65 ? io_insts_prj_1 : _GEN_66;
  wire [5:0]  _GEN_68 = _GEN_63 ? 6'h0 : _GEN_67;
  wire [5:0]  queue_nxt_7_inst_prj = mask_keep[7] ? queue_inst_prj_7 : _GEN_68;
  wire [5:0]  _GEN_69 = _GEN_64 ? to_insert_inst_prk_0 : 6'h0;
  wire [5:0]  _GEN_70 = _GEN_65 ? io_insts_prk_1 : _GEN_69;
  wire [5:0]  _GEN_71 = _GEN_63 ? 6'h0 : _GEN_70;
  wire [5:0]  queue_nxt_7_inst_prk = mask_keep[7] ? queue_inst_prk_7 : _GEN_71;
  wire        _GEN_72 =
    _GEN_2 ? io_insts_inst_valid_1 : _GEN_0 & to_insert_inst_inst_valid_0;
  wire [31:0] _GEN_73 = _GEN_0 ? to_insert_inst_pc_0 : 32'h0;
  wire [31:0] _GEN_74 = _GEN_2 ? io_insts_pc_1 : _GEN_73;
  wire        _GEN_75 =
    _GEN_2 ? io_insts_pred_jump_1 : _GEN_0 & to_insert_inst_pred_jump_0;
  wire [31:0] _GEN_76 = _GEN_0 ? to_insert_inst_pred_npc_0 : 32'h0;
  wire [31:0] _GEN_77 = _GEN_2 ? io_insts_pred_npc_1 : _GEN_76;
  wire        _GEN_78 = _GEN_2 ? io_insts_rd_valid_1 : _GEN_0 & to_insert_inst_rd_valid_0;
  wire [31:0] _GEN_79 = _GEN_0 ? to_insert_inst_imm_0 : 32'h0;
  wire [31:0] _GEN_80 = _GEN_2 ? io_insts_imm_1 : _GEN_79;
  wire [3:0]  _GEN_81 = _GEN_0 ? to_insert_inst_alu_op_0 : 4'h0;
  wire [3:0]  _GEN_82 = _GEN_2 ? io_insts_alu_op_1 : _GEN_81;
  wire        _GEN_83 =
    _GEN_2 ? io_insts_alu_rs1_sel_1 : _GEN_0 & to_insert_inst_alu_rs1_sel_0;
  wire [1:0]  _GEN_84 = _GEN_0 ? to_insert_inst_alu_rs2_sel_0 : 2'h0;
  wire [1:0]  _GEN_85 = _GEN_2 ? io_insts_alu_rs2_sel_1 : _GEN_84;
  wire [3:0]  _GEN_86 = _GEN_0 ? to_insert_inst_br_type_0 : 4'h0;
  wire [3:0]  _GEN_87 = _GEN_2 ? io_insts_br_type_1 : _GEN_86;
  wire [5:0]  _GEN_88 = _GEN_0 ? to_insert_inst_prd_0 : 6'h0;
  wire [5:0]  _GEN_89 = _GEN_2 ? io_insts_prd_1 : _GEN_88;
  wire [4:0]  _GEN_90 = _GEN_0 ? to_insert_inst_rob_index_0 : 5'h0;
  wire [4:0]  _GEN_91 = _GEN_2 ? io_insts_rob_index_1 : _GEN_90;
  wire        _GEN_92 =
    _GEN_11 ? io_insts_inst_valid_1 : _GEN_10 & to_insert_inst_inst_valid_0;
  wire [31:0] _GEN_93 = _GEN_10 ? to_insert_inst_pc_0 : 32'h0;
  wire [31:0] _GEN_94 = _GEN_11 ? io_insts_pc_1 : _GEN_93;
  wire        _GEN_95 =
    _GEN_11 ? io_insts_pred_jump_1 : _GEN_10 & to_insert_inst_pred_jump_0;
  wire [31:0] _GEN_96 = _GEN_10 ? to_insert_inst_pred_npc_0 : 32'h0;
  wire [31:0] _GEN_97 = _GEN_11 ? io_insts_pred_npc_1 : _GEN_96;
  wire        _GEN_98 =
    _GEN_11 ? io_insts_rd_valid_1 : _GEN_10 & to_insert_inst_rd_valid_0;
  wire [31:0] _GEN_99 = _GEN_10 ? to_insert_inst_imm_0 : 32'h0;
  wire [31:0] _GEN_100 = _GEN_11 ? io_insts_imm_1 : _GEN_99;
  wire [3:0]  _GEN_101 = _GEN_10 ? to_insert_inst_alu_op_0 : 4'h0;
  wire [3:0]  _GEN_102 = _GEN_11 ? io_insts_alu_op_1 : _GEN_101;
  wire        _GEN_103 =
    _GEN_11 ? io_insts_alu_rs1_sel_1 : _GEN_10 & to_insert_inst_alu_rs1_sel_0;
  wire [1:0]  _GEN_104 = _GEN_10 ? to_insert_inst_alu_rs2_sel_0 : 2'h0;
  wire [1:0]  _GEN_105 = _GEN_11 ? io_insts_alu_rs2_sel_1 : _GEN_104;
  wire [3:0]  _GEN_106 = _GEN_10 ? to_insert_inst_br_type_0 : 4'h0;
  wire [3:0]  _GEN_107 = _GEN_11 ? io_insts_br_type_1 : _GEN_106;
  wire [5:0]  _GEN_108 = _GEN_10 ? to_insert_inst_prd_0 : 6'h0;
  wire [5:0]  _GEN_109 = _GEN_11 ? io_insts_prd_1 : _GEN_108;
  wire [4:0]  _GEN_110 = _GEN_10 ? to_insert_inst_rob_index_0 : 5'h0;
  wire [4:0]  _GEN_111 = _GEN_11 ? io_insts_rob_index_1 : _GEN_110;
  wire        _GEN_112 =
    _GEN_20 ? io_insts_inst_valid_1 : _GEN_19 & to_insert_inst_inst_valid_0;
  wire [31:0] _GEN_113 = _GEN_19 ? to_insert_inst_pc_0 : 32'h0;
  wire [31:0] _GEN_114 = _GEN_20 ? io_insts_pc_1 : _GEN_113;
  wire        _GEN_115 =
    _GEN_20 ? io_insts_pred_jump_1 : _GEN_19 & to_insert_inst_pred_jump_0;
  wire [31:0] _GEN_116 = _GEN_19 ? to_insert_inst_pred_npc_0 : 32'h0;
  wire [31:0] _GEN_117 = _GEN_20 ? io_insts_pred_npc_1 : _GEN_116;
  wire        _GEN_118 =
    _GEN_20 ? io_insts_rd_valid_1 : _GEN_19 & to_insert_inst_rd_valid_0;
  wire [31:0] _GEN_119 = _GEN_19 ? to_insert_inst_imm_0 : 32'h0;
  wire [31:0] _GEN_120 = _GEN_20 ? io_insts_imm_1 : _GEN_119;
  wire [3:0]  _GEN_121 = _GEN_19 ? to_insert_inst_alu_op_0 : 4'h0;
  wire [3:0]  _GEN_122 = _GEN_20 ? io_insts_alu_op_1 : _GEN_121;
  wire        _GEN_123 =
    _GEN_20 ? io_insts_alu_rs1_sel_1 : _GEN_19 & to_insert_inst_alu_rs1_sel_0;
  wire [1:0]  _GEN_124 = _GEN_19 ? to_insert_inst_alu_rs2_sel_0 : 2'h0;
  wire [1:0]  _GEN_125 = _GEN_20 ? io_insts_alu_rs2_sel_1 : _GEN_124;
  wire [3:0]  _GEN_126 = _GEN_19 ? to_insert_inst_br_type_0 : 4'h0;
  wire [3:0]  _GEN_127 = _GEN_20 ? io_insts_br_type_1 : _GEN_126;
  wire [5:0]  _GEN_128 = _GEN_19 ? to_insert_inst_prd_0 : 6'h0;
  wire [5:0]  _GEN_129 = _GEN_20 ? io_insts_prd_1 : _GEN_128;
  wire [4:0]  _GEN_130 = _GEN_19 ? to_insert_inst_rob_index_0 : 5'h0;
  wire [4:0]  _GEN_131 = _GEN_20 ? io_insts_rob_index_1 : _GEN_130;
  wire        _GEN_132 =
    _GEN_29 ? io_insts_inst_valid_1 : _GEN_28 & to_insert_inst_inst_valid_0;
  wire [31:0] _GEN_133 = _GEN_28 ? to_insert_inst_pc_0 : 32'h0;
  wire [31:0] _GEN_134 = _GEN_29 ? io_insts_pc_1 : _GEN_133;
  wire        _GEN_135 =
    _GEN_29 ? io_insts_pred_jump_1 : _GEN_28 & to_insert_inst_pred_jump_0;
  wire [31:0] _GEN_136 = _GEN_28 ? to_insert_inst_pred_npc_0 : 32'h0;
  wire [31:0] _GEN_137 = _GEN_29 ? io_insts_pred_npc_1 : _GEN_136;
  wire        _GEN_138 =
    _GEN_29 ? io_insts_rd_valid_1 : _GEN_28 & to_insert_inst_rd_valid_0;
  wire [31:0] _GEN_139 = _GEN_28 ? to_insert_inst_imm_0 : 32'h0;
  wire [31:0] _GEN_140 = _GEN_29 ? io_insts_imm_1 : _GEN_139;
  wire [3:0]  _GEN_141 = _GEN_28 ? to_insert_inst_alu_op_0 : 4'h0;
  wire [3:0]  _GEN_142 = _GEN_29 ? io_insts_alu_op_1 : _GEN_141;
  wire        _GEN_143 =
    _GEN_29 ? io_insts_alu_rs1_sel_1 : _GEN_28 & to_insert_inst_alu_rs1_sel_0;
  wire [1:0]  _GEN_144 = _GEN_28 ? to_insert_inst_alu_rs2_sel_0 : 2'h0;
  wire [1:0]  _GEN_145 = _GEN_29 ? io_insts_alu_rs2_sel_1 : _GEN_144;
  wire [3:0]  _GEN_146 = _GEN_28 ? to_insert_inst_br_type_0 : 4'h0;
  wire [3:0]  _GEN_147 = _GEN_29 ? io_insts_br_type_1 : _GEN_146;
  wire [5:0]  _GEN_148 = _GEN_28 ? to_insert_inst_prd_0 : 6'h0;
  wire [5:0]  _GEN_149 = _GEN_29 ? io_insts_prd_1 : _GEN_148;
  wire [4:0]  _GEN_150 = _GEN_28 ? to_insert_inst_rob_index_0 : 5'h0;
  wire [4:0]  _GEN_151 = _GEN_29 ? io_insts_rob_index_1 : _GEN_150;
  wire        _GEN_152 =
    _GEN_38 ? io_insts_inst_valid_1 : _GEN_37 & to_insert_inst_inst_valid_0;
  wire [31:0] _GEN_153 = _GEN_37 ? to_insert_inst_pc_0 : 32'h0;
  wire [31:0] _GEN_154 = _GEN_38 ? io_insts_pc_1 : _GEN_153;
  wire        _GEN_155 =
    _GEN_38 ? io_insts_pred_jump_1 : _GEN_37 & to_insert_inst_pred_jump_0;
  wire [31:0] _GEN_156 = _GEN_37 ? to_insert_inst_pred_npc_0 : 32'h0;
  wire [31:0] _GEN_157 = _GEN_38 ? io_insts_pred_npc_1 : _GEN_156;
  wire        _GEN_158 =
    _GEN_38 ? io_insts_rd_valid_1 : _GEN_37 & to_insert_inst_rd_valid_0;
  wire [31:0] _GEN_159 = _GEN_37 ? to_insert_inst_imm_0 : 32'h0;
  wire [31:0] _GEN_160 = _GEN_38 ? io_insts_imm_1 : _GEN_159;
  wire [3:0]  _GEN_161 = _GEN_37 ? to_insert_inst_alu_op_0 : 4'h0;
  wire [3:0]  _GEN_162 = _GEN_38 ? io_insts_alu_op_1 : _GEN_161;
  wire        _GEN_163 =
    _GEN_38 ? io_insts_alu_rs1_sel_1 : _GEN_37 & to_insert_inst_alu_rs1_sel_0;
  wire [1:0]  _GEN_164 = _GEN_37 ? to_insert_inst_alu_rs2_sel_0 : 2'h0;
  wire [1:0]  _GEN_165 = _GEN_38 ? io_insts_alu_rs2_sel_1 : _GEN_164;
  wire [3:0]  _GEN_166 = _GEN_37 ? to_insert_inst_br_type_0 : 4'h0;
  wire [3:0]  _GEN_167 = _GEN_38 ? io_insts_br_type_1 : _GEN_166;
  wire [5:0]  _GEN_168 = _GEN_37 ? to_insert_inst_prd_0 : 6'h0;
  wire [5:0]  _GEN_169 = _GEN_38 ? io_insts_prd_1 : _GEN_168;
  wire [4:0]  _GEN_170 = _GEN_37 ? to_insert_inst_rob_index_0 : 5'h0;
  wire [4:0]  _GEN_171 = _GEN_38 ? io_insts_rob_index_1 : _GEN_170;
  wire        _GEN_172 =
    _GEN_47 ? io_insts_inst_valid_1 : _GEN_46 & to_insert_inst_inst_valid_0;
  wire [31:0] _GEN_173 = _GEN_46 ? to_insert_inst_pc_0 : 32'h0;
  wire [31:0] _GEN_174 = _GEN_47 ? io_insts_pc_1 : _GEN_173;
  wire        _GEN_175 =
    _GEN_47 ? io_insts_pred_jump_1 : _GEN_46 & to_insert_inst_pred_jump_0;
  wire [31:0] _GEN_176 = _GEN_46 ? to_insert_inst_pred_npc_0 : 32'h0;
  wire [31:0] _GEN_177 = _GEN_47 ? io_insts_pred_npc_1 : _GEN_176;
  wire        _GEN_178 =
    _GEN_47 ? io_insts_rd_valid_1 : _GEN_46 & to_insert_inst_rd_valid_0;
  wire [31:0] _GEN_179 = _GEN_46 ? to_insert_inst_imm_0 : 32'h0;
  wire [31:0] _GEN_180 = _GEN_47 ? io_insts_imm_1 : _GEN_179;
  wire [3:0]  _GEN_181 = _GEN_46 ? to_insert_inst_alu_op_0 : 4'h0;
  wire [3:0]  _GEN_182 = _GEN_47 ? io_insts_alu_op_1 : _GEN_181;
  wire        _GEN_183 =
    _GEN_47 ? io_insts_alu_rs1_sel_1 : _GEN_46 & to_insert_inst_alu_rs1_sel_0;
  wire [1:0]  _GEN_184 = _GEN_46 ? to_insert_inst_alu_rs2_sel_0 : 2'h0;
  wire [1:0]  _GEN_185 = _GEN_47 ? io_insts_alu_rs2_sel_1 : _GEN_184;
  wire [3:0]  _GEN_186 = _GEN_46 ? to_insert_inst_br_type_0 : 4'h0;
  wire [3:0]  _GEN_187 = _GEN_47 ? io_insts_br_type_1 : _GEN_186;
  wire [5:0]  _GEN_188 = _GEN_46 ? to_insert_inst_prd_0 : 6'h0;
  wire [5:0]  _GEN_189 = _GEN_47 ? io_insts_prd_1 : _GEN_188;
  wire [4:0]  _GEN_190 = _GEN_46 ? to_insert_inst_rob_index_0 : 5'h0;
  wire [4:0]  _GEN_191 = _GEN_47 ? io_insts_rob_index_1 : _GEN_190;
  wire        _GEN_192 =
    _GEN_56 ? io_insts_inst_valid_1 : _GEN_55 & to_insert_inst_inst_valid_0;
  wire [31:0] _GEN_193 = _GEN_55 ? to_insert_inst_pc_0 : 32'h0;
  wire [31:0] _GEN_194 = _GEN_56 ? io_insts_pc_1 : _GEN_193;
  wire        _GEN_195 =
    _GEN_56 ? io_insts_pred_jump_1 : _GEN_55 & to_insert_inst_pred_jump_0;
  wire [31:0] _GEN_196 = _GEN_55 ? to_insert_inst_pred_npc_0 : 32'h0;
  wire [31:0] _GEN_197 = _GEN_56 ? io_insts_pred_npc_1 : _GEN_196;
  wire        _GEN_198 =
    _GEN_56 ? io_insts_rd_valid_1 : _GEN_55 & to_insert_inst_rd_valid_0;
  wire [31:0] _GEN_199 = _GEN_55 ? to_insert_inst_imm_0 : 32'h0;
  wire [31:0] _GEN_200 = _GEN_56 ? io_insts_imm_1 : _GEN_199;
  wire [3:0]  _GEN_201 = _GEN_55 ? to_insert_inst_alu_op_0 : 4'h0;
  wire [3:0]  _GEN_202 = _GEN_56 ? io_insts_alu_op_1 : _GEN_201;
  wire        _GEN_203 =
    _GEN_56 ? io_insts_alu_rs1_sel_1 : _GEN_55 & to_insert_inst_alu_rs1_sel_0;
  wire [1:0]  _GEN_204 = _GEN_55 ? to_insert_inst_alu_rs2_sel_0 : 2'h0;
  wire [1:0]  _GEN_205 = _GEN_56 ? io_insts_alu_rs2_sel_1 : _GEN_204;
  wire [3:0]  _GEN_206 = _GEN_55 ? to_insert_inst_br_type_0 : 4'h0;
  wire [3:0]  _GEN_207 = _GEN_56 ? io_insts_br_type_1 : _GEN_206;
  wire [5:0]  _GEN_208 = _GEN_55 ? to_insert_inst_prd_0 : 6'h0;
  wire [5:0]  _GEN_209 = _GEN_56 ? io_insts_prd_1 : _GEN_208;
  wire [4:0]  _GEN_210 = _GEN_55 ? to_insert_inst_rob_index_0 : 5'h0;
  wire [4:0]  _GEN_211 = _GEN_56 ? io_insts_rob_index_1 : _GEN_210;
  wire        _GEN_212 =
    _GEN_65 ? io_insts_inst_valid_1 : _GEN_64 & to_insert_inst_inst_valid_0;
  wire [31:0] _GEN_213 = _GEN_64 ? to_insert_inst_pc_0 : 32'h0;
  wire [31:0] _GEN_214 = _GEN_65 ? io_insts_pc_1 : _GEN_213;
  wire        _GEN_215 =
    _GEN_65 ? io_insts_pred_jump_1 : _GEN_64 & to_insert_inst_pred_jump_0;
  wire [31:0] _GEN_216 = _GEN_64 ? to_insert_inst_pred_npc_0 : 32'h0;
  wire [31:0] _GEN_217 = _GEN_65 ? io_insts_pred_npc_1 : _GEN_216;
  wire        _GEN_218 =
    _GEN_65 ? io_insts_rd_valid_1 : _GEN_64 & to_insert_inst_rd_valid_0;
  wire [31:0] _GEN_219 = _GEN_64 ? to_insert_inst_imm_0 : 32'h0;
  wire [31:0] _GEN_220 = _GEN_65 ? io_insts_imm_1 : _GEN_219;
  wire [3:0]  _GEN_221 = _GEN_64 ? to_insert_inst_alu_op_0 : 4'h0;
  wire [3:0]  _GEN_222 = _GEN_65 ? io_insts_alu_op_1 : _GEN_221;
  wire        _GEN_223 =
    _GEN_65 ? io_insts_alu_rs1_sel_1 : _GEN_64 & to_insert_inst_alu_rs1_sel_0;
  wire [1:0]  _GEN_224 = _GEN_64 ? to_insert_inst_alu_rs2_sel_0 : 2'h0;
  wire [1:0]  _GEN_225 = _GEN_65 ? io_insts_alu_rs2_sel_1 : _GEN_224;
  wire [3:0]  _GEN_226 = _GEN_64 ? to_insert_inst_br_type_0 : 4'h0;
  wire [3:0]  _GEN_227 = _GEN_65 ? io_insts_br_type_1 : _GEN_226;
  wire [5:0]  _GEN_228 = _GEN_64 ? to_insert_inst_prd_0 : 6'h0;
  wire [5:0]  _GEN_229 = _GEN_65 ? io_insts_prd_1 : _GEN_228;
  wire [4:0]  _GEN_230 = _GEN_64 ? to_insert_inst_rob_index_0 : 5'h0;
  wire [4:0]  _GEN_231 = _GEN_65 ? io_insts_rob_index_1 : _GEN_230;
  wire        _GEN_232 = _GEN_2 ? io_prj_ready_1 : _GEN_0 & to_insert_prj_ready_0;
  wire        _GEN_233 = _GEN ? queue_prj_ready_1 : _GEN_232;
  wire        _GEN_234 = mask_keep[0] ? queue_prj_ready_0 : _GEN_233;
  wire        _GEN_235 = _GEN_11 ? io_prj_ready_1 : _GEN_10 & to_insert_prj_ready_0;
  wire        _GEN_236 = _GEN_9 ? queue_prj_ready_2 : _GEN_235;
  wire        _GEN_237 = mask_keep[1] ? queue_prj_ready_1 : _GEN_236;
  wire        _GEN_238 = _GEN_20 ? io_prj_ready_1 : _GEN_19 & to_insert_prj_ready_0;
  wire        _GEN_239 = _GEN_18 ? queue_prj_ready_3 : _GEN_238;
  wire        _GEN_240 = mask_keep[2] ? queue_prj_ready_2 : _GEN_239;
  wire        _GEN_241 = _GEN_29 ? io_prj_ready_1 : _GEN_28 & to_insert_prj_ready_0;
  wire        _GEN_242 = _GEN_27 ? queue_prj_ready_4 : _GEN_241;
  wire        _GEN_243 = mask_keep[3] ? queue_prj_ready_3 : _GEN_242;
  wire        _GEN_244 = _GEN_38 ? io_prj_ready_1 : _GEN_37 & to_insert_prj_ready_0;
  wire        _GEN_245 = _GEN_36 ? queue_prj_ready_5 : _GEN_244;
  wire        _GEN_246 = mask_keep[4] ? queue_prj_ready_4 : _GEN_245;
  wire        _GEN_247 = _GEN_47 ? io_prj_ready_1 : _GEN_46 & to_insert_prj_ready_0;
  wire        _GEN_248 = _GEN_45 ? queue_prj_ready_6 : _GEN_247;
  wire        _GEN_249 = mask_keep[5] ? queue_prj_ready_5 : _GEN_248;
  wire        _GEN_250 = _GEN_56 ? io_prj_ready_1 : _GEN_55 & to_insert_prj_ready_0;
  wire        _GEN_251 = _GEN_54 ? queue_prj_ready_7 : _GEN_250;
  wire        _GEN_252 = mask_keep[6] ? queue_prj_ready_6 : _GEN_251;
  wire        _GEN_253 = _GEN_65 ? io_prj_ready_1 : _GEN_64 & to_insert_prj_ready_0;
  wire        _GEN_254 = mask_keep[7] ? queue_prj_ready_7 : ~_GEN_63 & _GEN_253;
  wire        _GEN_255 = _GEN_2 ? io_prk_ready_1 : _GEN_0 & to_insert_prk_ready_0;
  wire        _GEN_256 = _GEN ? queue_prk_ready_1 : _GEN_255;
  wire        _GEN_257 = mask_keep[0] ? queue_prk_ready_0 : _GEN_256;
  wire        _GEN_258 = _GEN_11 ? io_prk_ready_1 : _GEN_10 & to_insert_prk_ready_0;
  wire        _GEN_259 = _GEN_9 ? queue_prk_ready_2 : _GEN_258;
  wire        _GEN_260 = mask_keep[1] ? queue_prk_ready_1 : _GEN_259;
  wire        _GEN_261 = _GEN_20 ? io_prk_ready_1 : _GEN_19 & to_insert_prk_ready_0;
  wire        _GEN_262 = _GEN_18 ? queue_prk_ready_3 : _GEN_261;
  wire        _GEN_263 = mask_keep[2] ? queue_prk_ready_2 : _GEN_262;
  wire        _GEN_264 = _GEN_29 ? io_prk_ready_1 : _GEN_28 & to_insert_prk_ready_0;
  wire        _GEN_265 = _GEN_27 ? queue_prk_ready_4 : _GEN_264;
  wire        _GEN_266 = mask_keep[3] ? queue_prk_ready_3 : _GEN_265;
  wire        _GEN_267 = _GEN_38 ? io_prk_ready_1 : _GEN_37 & to_insert_prk_ready_0;
  wire        _GEN_268 = _GEN_36 ? queue_prk_ready_5 : _GEN_267;
  wire        _GEN_269 = mask_keep[4] ? queue_prk_ready_4 : _GEN_268;
  wire        _GEN_270 = _GEN_47 ? io_prk_ready_1 : _GEN_46 & to_insert_prk_ready_0;
  wire        _GEN_271 = _GEN_45 ? queue_prk_ready_6 : _GEN_270;
  wire        _GEN_272 = mask_keep[5] ? queue_prk_ready_5 : _GEN_271;
  wire        _GEN_273 = _GEN_56 ? io_prk_ready_1 : _GEN_55 & to_insert_prk_ready_0;
  wire        _GEN_274 = _GEN_54 ? queue_prk_ready_7 : _GEN_273;
  wire        _GEN_275 = mask_keep[6] ? queue_prk_ready_6 : _GEN_274;
  wire        _GEN_276 = _GEN_65 ? io_prk_ready_1 : _GEN_64 & to_insert_prk_ready_0;
  wire        _GEN_277 = mask_keep[7] ? queue_prk_ready_7 : ~_GEN_63 & _GEN_276;
  always @(posedge clock) begin
    if (reset) begin
      queue_inst_inst_valid_0 <= 1'h0;
      queue_inst_inst_valid_1 <= 1'h0;
      queue_inst_inst_valid_2 <= 1'h0;
      queue_inst_inst_valid_3 <= 1'h0;
      queue_inst_inst_valid_4 <= 1'h0;
      queue_inst_inst_valid_5 <= 1'h0;
      queue_inst_inst_valid_6 <= 1'h0;
      queue_inst_inst_valid_7 <= 1'h0;
      queue_inst_pc_0 <= 32'h0;
      queue_inst_pc_1 <= 32'h0;
      queue_inst_pc_2 <= 32'h0;
      queue_inst_pc_3 <= 32'h0;
      queue_inst_pc_4 <= 32'h0;
      queue_inst_pc_5 <= 32'h0;
      queue_inst_pc_6 <= 32'h0;
      queue_inst_pc_7 <= 32'h0;
      queue_inst_pred_jump_0 <= 1'h0;
      queue_inst_pred_jump_1 <= 1'h0;
      queue_inst_pred_jump_2 <= 1'h0;
      queue_inst_pred_jump_3 <= 1'h0;
      queue_inst_pred_jump_4 <= 1'h0;
      queue_inst_pred_jump_5 <= 1'h0;
      queue_inst_pred_jump_6 <= 1'h0;
      queue_inst_pred_jump_7 <= 1'h0;
      queue_inst_pred_npc_0 <= 32'h0;
      queue_inst_pred_npc_1 <= 32'h0;
      queue_inst_pred_npc_2 <= 32'h0;
      queue_inst_pred_npc_3 <= 32'h0;
      queue_inst_pred_npc_4 <= 32'h0;
      queue_inst_pred_npc_5 <= 32'h0;
      queue_inst_pred_npc_6 <= 32'h0;
      queue_inst_pred_npc_7 <= 32'h0;
      queue_inst_rd_valid_0 <= 1'h0;
      queue_inst_rd_valid_1 <= 1'h0;
      queue_inst_rd_valid_2 <= 1'h0;
      queue_inst_rd_valid_3 <= 1'h0;
      queue_inst_rd_valid_4 <= 1'h0;
      queue_inst_rd_valid_5 <= 1'h0;
      queue_inst_rd_valid_6 <= 1'h0;
      queue_inst_rd_valid_7 <= 1'h0;
      queue_inst_imm_0 <= 32'h0;
      queue_inst_imm_1 <= 32'h0;
      queue_inst_imm_2 <= 32'h0;
      queue_inst_imm_3 <= 32'h0;
      queue_inst_imm_4 <= 32'h0;
      queue_inst_imm_5 <= 32'h0;
      queue_inst_imm_6 <= 32'h0;
      queue_inst_imm_7 <= 32'h0;
      queue_inst_alu_op_0 <= 4'h0;
      queue_inst_alu_op_1 <= 4'h0;
      queue_inst_alu_op_2 <= 4'h0;
      queue_inst_alu_op_3 <= 4'h0;
      queue_inst_alu_op_4 <= 4'h0;
      queue_inst_alu_op_5 <= 4'h0;
      queue_inst_alu_op_6 <= 4'h0;
      queue_inst_alu_op_7 <= 4'h0;
      queue_inst_alu_rs1_sel_0 <= 1'h0;
      queue_inst_alu_rs1_sel_1 <= 1'h0;
      queue_inst_alu_rs1_sel_2 <= 1'h0;
      queue_inst_alu_rs1_sel_3 <= 1'h0;
      queue_inst_alu_rs1_sel_4 <= 1'h0;
      queue_inst_alu_rs1_sel_5 <= 1'h0;
      queue_inst_alu_rs1_sel_6 <= 1'h0;
      queue_inst_alu_rs1_sel_7 <= 1'h0;
      queue_inst_alu_rs2_sel_0 <= 2'h0;
      queue_inst_alu_rs2_sel_1 <= 2'h0;
      queue_inst_alu_rs2_sel_2 <= 2'h0;
      queue_inst_alu_rs2_sel_3 <= 2'h0;
      queue_inst_alu_rs2_sel_4 <= 2'h0;
      queue_inst_alu_rs2_sel_5 <= 2'h0;
      queue_inst_alu_rs2_sel_6 <= 2'h0;
      queue_inst_alu_rs2_sel_7 <= 2'h0;
      queue_inst_br_type_0 <= 4'h0;
      queue_inst_br_type_1 <= 4'h0;
      queue_inst_br_type_2 <= 4'h0;
      queue_inst_br_type_3 <= 4'h0;
      queue_inst_br_type_4 <= 4'h0;
      queue_inst_br_type_5 <= 4'h0;
      queue_inst_br_type_6 <= 4'h0;
      queue_inst_br_type_7 <= 4'h0;
      queue_inst_prj_0 <= 6'h0;
      queue_inst_prj_1 <= 6'h0;
      queue_inst_prj_2 <= 6'h0;
      queue_inst_prj_3 <= 6'h0;
      queue_inst_prj_4 <= 6'h0;
      queue_inst_prj_5 <= 6'h0;
      queue_inst_prj_6 <= 6'h0;
      queue_inst_prj_7 <= 6'h0;
      queue_inst_prk_0 <= 6'h0;
      queue_inst_prk_1 <= 6'h0;
      queue_inst_prk_2 <= 6'h0;
      queue_inst_prk_3 <= 6'h0;
      queue_inst_prk_4 <= 6'h0;
      queue_inst_prk_5 <= 6'h0;
      queue_inst_prk_6 <= 6'h0;
      queue_inst_prk_7 <= 6'h0;
      queue_inst_prd_0 <= 6'h0;
      queue_inst_prd_1 <= 6'h0;
      queue_inst_prd_2 <= 6'h0;
      queue_inst_prd_3 <= 6'h0;
      queue_inst_prd_4 <= 6'h0;
      queue_inst_prd_5 <= 6'h0;
      queue_inst_prd_6 <= 6'h0;
      queue_inst_prd_7 <= 6'h0;
      queue_inst_rob_index_0 <= 5'h0;
      queue_inst_rob_index_1 <= 5'h0;
      queue_inst_rob_index_2 <= 5'h0;
      queue_inst_rob_index_3 <= 5'h0;
      queue_inst_rob_index_4 <= 5'h0;
      queue_inst_rob_index_5 <= 5'h0;
      queue_inst_rob_index_6 <= 5'h0;
      queue_inst_rob_index_7 <= 5'h0;
      queue_prj_ready_0 <= 1'h0;
      queue_prj_ready_1 <= 1'h0;
      queue_prj_ready_2 <= 1'h0;
      queue_prj_ready_3 <= 1'h0;
      queue_prj_ready_4 <= 1'h0;
      queue_prj_ready_5 <= 1'h0;
      queue_prj_ready_6 <= 1'h0;
      queue_prj_ready_7 <= 1'h0;
      queue_prk_ready_0 <= 1'h0;
      queue_prk_ready_1 <= 1'h0;
      queue_prk_ready_2 <= 1'h0;
      queue_prk_ready_3 <= 1'h0;
      queue_prk_ready_4 <= 1'h0;
      queue_prk_ready_5 <= 1'h0;
      queue_prk_ready_6 <= 1'h0;
      queue_prk_ready_7 <= 1'h0;
      tail <= 4'h0;
      mask <= 8'h0;
    end
    else begin
      if (mask_keep[0]) begin
      end
      else begin
        queue_inst_inst_valid_0 <= _GEN ? queue_inst_inst_valid_1 : _GEN_72;
        queue_inst_pc_0 <= _GEN ? queue_inst_pc_1 : _GEN_74;
        queue_inst_pred_jump_0 <= _GEN ? queue_inst_pred_jump_1 : _GEN_75;
        queue_inst_pred_npc_0 <= _GEN ? queue_inst_pred_npc_1 : _GEN_77;
        queue_inst_rd_valid_0 <= _GEN ? queue_inst_rd_valid_1 : _GEN_78;
        queue_inst_imm_0 <= _GEN ? queue_inst_imm_1 : _GEN_80;
        queue_inst_alu_op_0 <= _GEN ? queue_inst_alu_op_1 : _GEN_82;
        queue_inst_alu_rs1_sel_0 <= _GEN ? queue_inst_alu_rs1_sel_1 : _GEN_83;
        queue_inst_alu_rs2_sel_0 <= _GEN ? queue_inst_alu_rs2_sel_1 : _GEN_85;
        queue_inst_br_type_0 <= _GEN ? queue_inst_br_type_1 : _GEN_87;
        queue_inst_prj_0 <= _GEN_5;
        queue_inst_prk_0 <= _GEN_8;
        queue_inst_prd_0 <= _GEN ? queue_inst_prd_1 : _GEN_89;
        queue_inst_rob_index_0 <= _GEN ? queue_inst_rob_index_1 : _GEN_91;
      end
      if (mask_keep[1]) begin
      end
      else begin
        queue_inst_inst_valid_1 <= _GEN_9 ? queue_inst_inst_valid_2 : _GEN_92;
        queue_inst_pc_1 <= _GEN_9 ? queue_inst_pc_2 : _GEN_94;
        queue_inst_pred_jump_1 <= _GEN_9 ? queue_inst_pred_jump_2 : _GEN_95;
        queue_inst_pred_npc_1 <= _GEN_9 ? queue_inst_pred_npc_2 : _GEN_97;
        queue_inst_rd_valid_1 <= _GEN_9 ? queue_inst_rd_valid_2 : _GEN_98;
        queue_inst_imm_1 <= _GEN_9 ? queue_inst_imm_2 : _GEN_100;
        queue_inst_alu_op_1 <= _GEN_9 ? queue_inst_alu_op_2 : _GEN_102;
        queue_inst_alu_rs1_sel_1 <= _GEN_9 ? queue_inst_alu_rs1_sel_2 : _GEN_103;
        queue_inst_alu_rs2_sel_1 <= _GEN_9 ? queue_inst_alu_rs2_sel_2 : _GEN_105;
        queue_inst_br_type_1 <= _GEN_9 ? queue_inst_br_type_2 : _GEN_107;
        queue_inst_prj_1 <= _GEN_14;
        queue_inst_prk_1 <= _GEN_17;
        queue_inst_prd_1 <= _GEN_9 ? queue_inst_prd_2 : _GEN_109;
        queue_inst_rob_index_1 <= _GEN_9 ? queue_inst_rob_index_2 : _GEN_111;
      end
      if (mask_keep[2]) begin
      end
      else begin
        queue_inst_inst_valid_2 <= _GEN_18 ? queue_inst_inst_valid_3 : _GEN_112;
        queue_inst_pc_2 <= _GEN_18 ? queue_inst_pc_3 : _GEN_114;
        queue_inst_pred_jump_2 <= _GEN_18 ? queue_inst_pred_jump_3 : _GEN_115;
        queue_inst_pred_npc_2 <= _GEN_18 ? queue_inst_pred_npc_3 : _GEN_117;
        queue_inst_rd_valid_2 <= _GEN_18 ? queue_inst_rd_valid_3 : _GEN_118;
        queue_inst_imm_2 <= _GEN_18 ? queue_inst_imm_3 : _GEN_120;
        queue_inst_alu_op_2 <= _GEN_18 ? queue_inst_alu_op_3 : _GEN_122;
        queue_inst_alu_rs1_sel_2 <= _GEN_18 ? queue_inst_alu_rs1_sel_3 : _GEN_123;
        queue_inst_alu_rs2_sel_2 <= _GEN_18 ? queue_inst_alu_rs2_sel_3 : _GEN_125;
        queue_inst_br_type_2 <= _GEN_18 ? queue_inst_br_type_3 : _GEN_127;
        queue_inst_prj_2 <= _GEN_23;
        queue_inst_prk_2 <= _GEN_26;
        queue_inst_prd_2 <= _GEN_18 ? queue_inst_prd_3 : _GEN_129;
        queue_inst_rob_index_2 <= _GEN_18 ? queue_inst_rob_index_3 : _GEN_131;
      end
      if (mask_keep[3]) begin
      end
      else begin
        queue_inst_inst_valid_3 <= _GEN_27 ? queue_inst_inst_valid_4 : _GEN_132;
        queue_inst_pc_3 <= _GEN_27 ? queue_inst_pc_4 : _GEN_134;
        queue_inst_pred_jump_3 <= _GEN_27 ? queue_inst_pred_jump_4 : _GEN_135;
        queue_inst_pred_npc_3 <= _GEN_27 ? queue_inst_pred_npc_4 : _GEN_137;
        queue_inst_rd_valid_3 <= _GEN_27 ? queue_inst_rd_valid_4 : _GEN_138;
        queue_inst_imm_3 <= _GEN_27 ? queue_inst_imm_4 : _GEN_140;
        queue_inst_alu_op_3 <= _GEN_27 ? queue_inst_alu_op_4 : _GEN_142;
        queue_inst_alu_rs1_sel_3 <= _GEN_27 ? queue_inst_alu_rs1_sel_4 : _GEN_143;
        queue_inst_alu_rs2_sel_3 <= _GEN_27 ? queue_inst_alu_rs2_sel_4 : _GEN_145;
        queue_inst_br_type_3 <= _GEN_27 ? queue_inst_br_type_4 : _GEN_147;
        queue_inst_prj_3 <= _GEN_32;
        queue_inst_prk_3 <= _GEN_35;
        queue_inst_prd_3 <= _GEN_27 ? queue_inst_prd_4 : _GEN_149;
        queue_inst_rob_index_3 <= _GEN_27 ? queue_inst_rob_index_4 : _GEN_151;
      end
      if (mask_keep[4]) begin
      end
      else begin
        queue_inst_inst_valid_4 <= _GEN_36 ? queue_inst_inst_valid_5 : _GEN_152;
        queue_inst_pc_4 <= _GEN_36 ? queue_inst_pc_5 : _GEN_154;
        queue_inst_pred_jump_4 <= _GEN_36 ? queue_inst_pred_jump_5 : _GEN_155;
        queue_inst_pred_npc_4 <= _GEN_36 ? queue_inst_pred_npc_5 : _GEN_157;
        queue_inst_rd_valid_4 <= _GEN_36 ? queue_inst_rd_valid_5 : _GEN_158;
        queue_inst_imm_4 <= _GEN_36 ? queue_inst_imm_5 : _GEN_160;
        queue_inst_alu_op_4 <= _GEN_36 ? queue_inst_alu_op_5 : _GEN_162;
        queue_inst_alu_rs1_sel_4 <= _GEN_36 ? queue_inst_alu_rs1_sel_5 : _GEN_163;
        queue_inst_alu_rs2_sel_4 <= _GEN_36 ? queue_inst_alu_rs2_sel_5 : _GEN_165;
        queue_inst_br_type_4 <= _GEN_36 ? queue_inst_br_type_5 : _GEN_167;
        queue_inst_prj_4 <= _GEN_41;
        queue_inst_prk_4 <= _GEN_44;
        queue_inst_prd_4 <= _GEN_36 ? queue_inst_prd_5 : _GEN_169;
        queue_inst_rob_index_4 <= _GEN_36 ? queue_inst_rob_index_5 : _GEN_171;
      end
      if (mask_keep[5]) begin
      end
      else begin
        queue_inst_inst_valid_5 <= _GEN_45 ? queue_inst_inst_valid_6 : _GEN_172;
        queue_inst_pc_5 <= _GEN_45 ? queue_inst_pc_6 : _GEN_174;
        queue_inst_pred_jump_5 <= _GEN_45 ? queue_inst_pred_jump_6 : _GEN_175;
        queue_inst_pred_npc_5 <= _GEN_45 ? queue_inst_pred_npc_6 : _GEN_177;
        queue_inst_rd_valid_5 <= _GEN_45 ? queue_inst_rd_valid_6 : _GEN_178;
        queue_inst_imm_5 <= _GEN_45 ? queue_inst_imm_6 : _GEN_180;
        queue_inst_alu_op_5 <= _GEN_45 ? queue_inst_alu_op_6 : _GEN_182;
        queue_inst_alu_rs1_sel_5 <= _GEN_45 ? queue_inst_alu_rs1_sel_6 : _GEN_183;
        queue_inst_alu_rs2_sel_5 <= _GEN_45 ? queue_inst_alu_rs2_sel_6 : _GEN_185;
        queue_inst_br_type_5 <= _GEN_45 ? queue_inst_br_type_6 : _GEN_187;
        queue_inst_prj_5 <= _GEN_50;
        queue_inst_prk_5 <= _GEN_53;
        queue_inst_prd_5 <= _GEN_45 ? queue_inst_prd_6 : _GEN_189;
        queue_inst_rob_index_5 <= _GEN_45 ? queue_inst_rob_index_6 : _GEN_191;
      end
      if (mask_keep[6]) begin
      end
      else begin
        queue_inst_inst_valid_6 <= _GEN_54 ? queue_inst_inst_valid_7 : _GEN_192;
        queue_inst_pc_6 <= _GEN_54 ? queue_inst_pc_7 : _GEN_194;
        queue_inst_pred_jump_6 <= _GEN_54 ? queue_inst_pred_jump_7 : _GEN_195;
        queue_inst_pred_npc_6 <= _GEN_54 ? queue_inst_pred_npc_7 : _GEN_197;
        queue_inst_rd_valid_6 <= _GEN_54 ? queue_inst_rd_valid_7 : _GEN_198;
        queue_inst_imm_6 <= _GEN_54 ? queue_inst_imm_7 : _GEN_200;
        queue_inst_alu_op_6 <= _GEN_54 ? queue_inst_alu_op_7 : _GEN_202;
        queue_inst_alu_rs1_sel_6 <= _GEN_54 ? queue_inst_alu_rs1_sel_7 : _GEN_203;
        queue_inst_alu_rs2_sel_6 <= _GEN_54 ? queue_inst_alu_rs2_sel_7 : _GEN_205;
        queue_inst_br_type_6 <= _GEN_54 ? queue_inst_br_type_7 : _GEN_207;
        queue_inst_prj_6 <= _GEN_59;
        queue_inst_prk_6 <= _GEN_62;
        queue_inst_prd_6 <= _GEN_54 ? queue_inst_prd_7 : _GEN_209;
        queue_inst_rob_index_6 <= _GEN_54 ? queue_inst_rob_index_7 : _GEN_211;
      end
      if (mask_keep[7]) begin
      end
      else begin
        queue_inst_inst_valid_7 <= ~_GEN_63 & _GEN_212;
        queue_inst_pc_7 <= _GEN_63 ? 32'h0 : _GEN_214;
        queue_inst_pred_jump_7 <= ~_GEN_63 & _GEN_215;
        queue_inst_pred_npc_7 <= _GEN_63 ? 32'h0 : _GEN_217;
        queue_inst_rd_valid_7 <= ~_GEN_63 & _GEN_218;
        queue_inst_imm_7 <= _GEN_63 ? 32'h0 : _GEN_220;
        queue_inst_alu_op_7 <= _GEN_63 ? 4'h0 : _GEN_222;
        queue_inst_alu_rs1_sel_7 <= ~_GEN_63 & _GEN_223;
        queue_inst_alu_rs2_sel_7 <= _GEN_63 ? 2'h0 : _GEN_225;
        queue_inst_br_type_7 <= _GEN_63 ? 4'h0 : _GEN_227;
        queue_inst_prj_7 <= _GEN_68;
        queue_inst_prk_7 <= _GEN_71;
        queue_inst_prd_7 <= _GEN_63 ? 6'h0 : _GEN_229;
        queue_inst_rob_index_7 <= _GEN_63 ? 5'h0 : _GEN_231;
      end
      queue_prj_ready_0 <=
        (|{io_wake_preg_3 == queue_nxt_inst_prj,
           io_wake_preg_2 == queue_nxt_inst_prj,
           io_wake_preg_1 == queue_nxt_inst_prj,
           io_wake_preg_0 == queue_nxt_inst_prj}) | _GEN_234;
      queue_prj_ready_1 <=
        (|{io_wake_preg_3 == queue_nxt_1_inst_prj,
           io_wake_preg_2 == queue_nxt_1_inst_prj,
           io_wake_preg_1 == queue_nxt_1_inst_prj,
           io_wake_preg_0 == queue_nxt_1_inst_prj}) | _GEN_237;
      queue_prj_ready_2 <=
        (|{io_wake_preg_3 == queue_nxt_2_inst_prj,
           io_wake_preg_2 == queue_nxt_2_inst_prj,
           io_wake_preg_1 == queue_nxt_2_inst_prj,
           io_wake_preg_0 == queue_nxt_2_inst_prj}) | _GEN_240;
      queue_prj_ready_3 <=
        (|{io_wake_preg_3 == queue_nxt_3_inst_prj,
           io_wake_preg_2 == queue_nxt_3_inst_prj,
           io_wake_preg_1 == queue_nxt_3_inst_prj,
           io_wake_preg_0 == queue_nxt_3_inst_prj}) | _GEN_243;
      queue_prj_ready_4 <=
        (|{io_wake_preg_3 == queue_nxt_4_inst_prj,
           io_wake_preg_2 == queue_nxt_4_inst_prj,
           io_wake_preg_1 == queue_nxt_4_inst_prj,
           io_wake_preg_0 == queue_nxt_4_inst_prj}) | _GEN_246;
      queue_prj_ready_5 <=
        (|{io_wake_preg_3 == queue_nxt_5_inst_prj,
           io_wake_preg_2 == queue_nxt_5_inst_prj,
           io_wake_preg_1 == queue_nxt_5_inst_prj,
           io_wake_preg_0 == queue_nxt_5_inst_prj}) | _GEN_249;
      queue_prj_ready_6 <=
        (|{io_wake_preg_3 == queue_nxt_6_inst_prj,
           io_wake_preg_2 == queue_nxt_6_inst_prj,
           io_wake_preg_1 == queue_nxt_6_inst_prj,
           io_wake_preg_0 == queue_nxt_6_inst_prj}) | _GEN_252;
      queue_prj_ready_7 <=
        (|{io_wake_preg_3 == queue_nxt_7_inst_prj,
           io_wake_preg_2 == queue_nxt_7_inst_prj,
           io_wake_preg_1 == queue_nxt_7_inst_prj,
           io_wake_preg_0 == queue_nxt_7_inst_prj}) | _GEN_254;
      queue_prk_ready_0 <=
        (|{io_wake_preg_3 == queue_nxt_inst_prk,
           io_wake_preg_2 == queue_nxt_inst_prk,
           io_wake_preg_1 == queue_nxt_inst_prk,
           io_wake_preg_0 == queue_nxt_inst_prk}) | _GEN_257;
      queue_prk_ready_1 <=
        (|{io_wake_preg_3 == queue_nxt_1_inst_prk,
           io_wake_preg_2 == queue_nxt_1_inst_prk,
           io_wake_preg_1 == queue_nxt_1_inst_prk,
           io_wake_preg_0 == queue_nxt_1_inst_prk}) | _GEN_260;
      queue_prk_ready_2 <=
        (|{io_wake_preg_3 == queue_nxt_2_inst_prk,
           io_wake_preg_2 == queue_nxt_2_inst_prk,
           io_wake_preg_1 == queue_nxt_2_inst_prk,
           io_wake_preg_0 == queue_nxt_2_inst_prk}) | _GEN_263;
      queue_prk_ready_3 <=
        (|{io_wake_preg_3 == queue_nxt_3_inst_prk,
           io_wake_preg_2 == queue_nxt_3_inst_prk,
           io_wake_preg_1 == queue_nxt_3_inst_prk,
           io_wake_preg_0 == queue_nxt_3_inst_prk}) | _GEN_266;
      queue_prk_ready_4 <=
        (|{io_wake_preg_3 == queue_nxt_4_inst_prk,
           io_wake_preg_2 == queue_nxt_4_inst_prk,
           io_wake_preg_1 == queue_nxt_4_inst_prk,
           io_wake_preg_0 == queue_nxt_4_inst_prk}) | _GEN_269;
      queue_prk_ready_5 <=
        (|{io_wake_preg_3 == queue_nxt_5_inst_prk,
           io_wake_preg_2 == queue_nxt_5_inst_prk,
           io_wake_preg_1 == queue_nxt_5_inst_prk,
           io_wake_preg_0 == queue_nxt_5_inst_prk}) | _GEN_272;
      queue_prk_ready_6 <=
        (|{io_wake_preg_3 == queue_nxt_6_inst_prk,
           io_wake_preg_2 == queue_nxt_6_inst_prk,
           io_wake_preg_1 == queue_nxt_6_inst_prk,
           io_wake_preg_0 == queue_nxt_6_inst_prk}) | _GEN_275;
      queue_prk_ready_7 <=
        (|{io_wake_preg_3 == queue_nxt_7_inst_prk,
           io_wake_preg_2 == queue_nxt_7_inst_prk,
           io_wake_preg_1 == queue_nxt_7_inst_prk,
           io_wake_preg_0 == queue_nxt_7_inst_prk}) | _GEN_277;
      if (io_flush) begin
        tail <= 4'h0;
        mask <= 8'h0;
      end
      else if (io_stall_in) begin
        tail <= _tail_pop_T;
        if (is_pop)
          mask <= _mask_pop_T_1;
      end
      else begin
        tail <=
          4'(_tail_pop_T
             + {2'h0, 2'({1'h0, io_insts_valid_0} + {1'h0, io_insts_valid_1})});
        if (&_mask_T_4)
          mask <= {mask_pop[5:0], 2'h3};
        else if (|_mask_T_4)
          mask <= {mask_pop[6:0], 1'h1};
        else if (is_pop)
          mask <= _mask_pop_T_1;
      end
    end
  end // always @(posedge)
  assign io_elem_num = tail;
  assign io_issue_inst_inst_valid =
    pop_0 & queue_inst_inst_valid_0 | pop_1 & queue_inst_inst_valid_1 | pop_2
    & queue_inst_inst_valid_2 | pop_3 & queue_inst_inst_valid_3 | pop_4
    & queue_inst_inst_valid_4 | pop_5 & queue_inst_inst_valid_5 | pop_6
    & queue_inst_inst_valid_6 | pop_7 & queue_inst_inst_valid_7;
  assign io_issue_inst_pc =
    _io_issue_inst_T_375 | _io_issue_inst_T_376 | _io_issue_inst_T_377
    | _io_issue_inst_T_378 | _io_issue_inst_T_379 | _io_issue_inst_T_380
    | _io_issue_inst_T_381 | _io_issue_inst_T_382;
  assign io_issue_inst_pred_jump =
    pop_0 & queue_inst_pred_jump_0 | pop_1 & queue_inst_pred_jump_1 | pop_2
    & queue_inst_pred_jump_2 | pop_3 & queue_inst_pred_jump_3 | pop_4
    & queue_inst_pred_jump_4 | pop_5 & queue_inst_pred_jump_5 | pop_6
    & queue_inst_pred_jump_6 | pop_7 & queue_inst_pred_jump_7;
  assign io_issue_inst_pred_npc =
    _io_issue_inst_T_330 | _io_issue_inst_T_331 | _io_issue_inst_T_332
    | _io_issue_inst_T_333 | _io_issue_inst_T_334 | _io_issue_inst_T_335
    | _io_issue_inst_T_336 | _io_issue_inst_T_337;
  assign io_issue_inst_rd_valid = _io_issue_inst_T_239;
  assign io_issue_inst_imm =
    _io_issue_inst_T_210 | _io_issue_inst_T_211 | _io_issue_inst_T_212
    | _io_issue_inst_T_213 | _io_issue_inst_T_214 | _io_issue_inst_T_215
    | _io_issue_inst_T_216 | _io_issue_inst_T_217;
  assign io_issue_inst_alu_op =
    _io_issue_inst_T_195 | _io_issue_inst_T_196 | _io_issue_inst_T_197
    | _io_issue_inst_T_198 | _io_issue_inst_T_199 | _io_issue_inst_T_200
    | _io_issue_inst_T_201 | _io_issue_inst_T_202;
  assign io_issue_inst_alu_rs1_sel =
    pop_0 & queue_inst_alu_rs1_sel_0 | pop_1 & queue_inst_alu_rs1_sel_1 | pop_2
    & queue_inst_alu_rs1_sel_2 | pop_3 & queue_inst_alu_rs1_sel_3 | pop_4
    & queue_inst_alu_rs1_sel_4 | pop_5 & queue_inst_alu_rs1_sel_5 | pop_6
    & queue_inst_alu_rs1_sel_6 | pop_7 & queue_inst_alu_rs1_sel_7;
  assign io_issue_inst_alu_rs2_sel =
    _io_issue_inst_T_165 | _io_issue_inst_T_166 | _io_issue_inst_T_167
    | _io_issue_inst_T_168 | _io_issue_inst_T_169 | _io_issue_inst_T_170
    | _io_issue_inst_T_171 | _io_issue_inst_T_172;
  assign io_issue_inst_br_type =
    _io_issue_inst_T_150 | _io_issue_inst_T_151 | _io_issue_inst_T_152
    | _io_issue_inst_T_153 | _io_issue_inst_T_154 | _io_issue_inst_T_155
    | _io_issue_inst_T_156 | _io_issue_inst_T_157;
  assign io_issue_inst_prj =
    _io_issue_inst_T_90 | _io_issue_inst_T_91 | _io_issue_inst_T_92 | _io_issue_inst_T_93
    | _io_issue_inst_T_94 | _io_issue_inst_T_95 | _io_issue_inst_T_96
    | _io_issue_inst_T_97;
  assign io_issue_inst_prk =
    _io_issue_inst_T_75 | _io_issue_inst_T_76 | _io_issue_inst_T_77 | _io_issue_inst_T_78
    | _io_issue_inst_T_79 | _io_issue_inst_T_80 | _io_issue_inst_T_81
    | _io_issue_inst_T_82;
  assign io_issue_inst_prd = _io_issue_inst_T_74;
  assign io_issue_inst_rob_index =
    _io_issue_inst_T_30 | _io_issue_inst_T_31 | _io_issue_inst_T_32 | _io_issue_inst_T_33
    | _io_issue_inst_T_34 | _io_issue_inst_T_35 | _io_issue_inst_T_36
    | _io_issue_inst_T_37;
  assign io_issue_valid = is_pop;
  assign io_to_wake = is_pop & _io_issue_inst_T_239 ? _io_issue_inst_T_74 : 6'h0;
  assign io_full = mask[6];
endmodule

