/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [20:0] _05_;
  wire [20:0] _06_;
  wire [3:0] _07_;
  wire [9:0] _08_;
  wire [15:0] _09_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [7:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [16:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = celloutsig_0_39z ? celloutsig_0_24z[1] : celloutsig_0_13z[0];
  assign celloutsig_0_48z = celloutsig_0_12z[7] ? celloutsig_0_12z[4] : celloutsig_0_16z;
  assign celloutsig_0_11z = celloutsig_0_6z ? celloutsig_0_5z : celloutsig_0_8z;
  assign celloutsig_0_16z = celloutsig_0_6z ? celloutsig_0_12z[9] : celloutsig_0_6z;
  assign celloutsig_0_18z = celloutsig_0_12z[7] ? celloutsig_0_11z : _00_;
  assign celloutsig_0_43z = !(celloutsig_0_37z ? celloutsig_0_16z : celloutsig_0_16z);
  assign celloutsig_1_9z = !(celloutsig_1_6z ? celloutsig_1_1z : celloutsig_1_6z);
  assign celloutsig_0_49z = ~((celloutsig_0_9z | celloutsig_0_48z) & _01_);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | _00_) & celloutsig_0_2z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[8] | celloutsig_1_4z[1]) & celloutsig_1_2z);
  assign celloutsig_1_13z = ~((celloutsig_1_1z | celloutsig_1_9z) & celloutsig_1_2z);
  assign celloutsig_0_37z = ~((_02_ | celloutsig_0_5z) & (celloutsig_0_15z | celloutsig_0_26z));
  assign celloutsig_0_45z = ~((celloutsig_0_1z[0] | celloutsig_0_28z) & (celloutsig_0_30z[0] | celloutsig_0_10z[5]));
  assign celloutsig_0_52z = ~((celloutsig_0_2z | celloutsig_0_5z) & (celloutsig_0_33z[2] | _03_));
  assign celloutsig_0_15z = ~((_04_ | celloutsig_0_5z) & (celloutsig_0_9z | celloutsig_0_11z));
  assign celloutsig_0_59z = celloutsig_0_32z[2] | ~(celloutsig_0_50z[9]);
  assign celloutsig_1_5z = in_data[191] | in_data[130];
  assign celloutsig_0_33z = celloutsig_0_20z[3:0] + { celloutsig_0_27z[2:0], celloutsig_0_26z };
  reg [3:0] _28_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _28_ <= 4'h0;
    else _28_ <= celloutsig_0_27z;
  assign { _07_[3:1], _02_ } = _28_;
  reg [15:0] _29_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _29_ <= 16'h0000;
    else _29_ <= in_data[43:28];
  assign { _09_[15:14], _03_, _08_[9:7], _04_, _09_[8:7], _00_, _09_[5:2], _01_, _09_[0] } = _29_;
  reg [9:0] _30_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _30_ <= 10'h000;
    else _30_ <= { _08_[9:7], celloutsig_0_10z, celloutsig_0_23z };
  assign _06_[17:8] = _30_;
  reg [8:0] _31_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _31_ <= 9'h000;
    else _31_ <= { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z };
  assign _05_[9:1] = _31_;
  assign celloutsig_0_22z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_10z } & { _04_, _09_[8:7], _00_, _09_[5:3], celloutsig_0_17z };
  assign celloutsig_1_19z = { celloutsig_1_4z[10:9], celloutsig_1_17z } == { celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_0_54z = { celloutsig_0_44z[4:1], celloutsig_0_27z, celloutsig_0_47z, celloutsig_0_37z, celloutsig_0_51z, celloutsig_0_9z, celloutsig_0_37z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >= { celloutsig_0_30z[6:2], celloutsig_0_49z, celloutsig_0_10z, celloutsig_0_25z };
  assign celloutsig_0_21z = _05_[6:1] >= celloutsig_0_12z[7:2];
  assign celloutsig_0_23z = { celloutsig_0_10z[4:0], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_21z } >= { in_data[54], celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_2z = { in_data[24:21], celloutsig_0_0z } > in_data[10:6];
  assign celloutsig_0_40z = in_data[70:61] && { celloutsig_0_27z[2:1], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_37z, celloutsig_0_2z, celloutsig_0_37z, celloutsig_0_34z };
  assign celloutsig_0_41z = { in_data[35:29], celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_40z } && in_data[83:74];
  assign celloutsig_1_3z = in_data[128:123] && in_data[124:119];
  assign celloutsig_0_29z = { celloutsig_0_22z[5:1], celloutsig_0_6z, celloutsig_0_19z } && { _05_[8:4], celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_0_6z = { in_data[26:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, _09_[15:14], _03_, _08_[9:7], _04_, _09_[8:7], _00_, _09_[5:2], _01_, _09_[0] } < { _08_[8:7], _04_, _09_[8:7], _00_, _09_[5:3], _09_[15:14], _03_, _08_[9:7], _04_, _09_[8:7], _00_, _09_[5:2], _01_, _09_[0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_9z = { in_data[19:14], celloutsig_0_8z, celloutsig_0_6z } < { _05_[8:2], celloutsig_0_8z };
  assign celloutsig_0_14z = { celloutsig_0_10z[4:1], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_6z } < { celloutsig_0_13z[0], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_28z = celloutsig_0_1z[2] & ~(celloutsig_0_22z[4]);
  assign celloutsig_0_30z = { _04_, _09_[8:7], _00_, _09_[5:2], celloutsig_0_23z, celloutsig_0_0z } * { _05_[8:1], celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_0_58z = { _05_[9:6], celloutsig_0_25z, celloutsig_0_53z, celloutsig_0_8z, celloutsig_0_43z } * { celloutsig_0_25z[6], celloutsig_0_20z, celloutsig_0_49z, celloutsig_0_42z, celloutsig_0_26z, celloutsig_0_39z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_45z, celloutsig_0_54z, celloutsig_0_51z };
  assign celloutsig_0_32z = celloutsig_0_22z[2] ? { _04_, _09_[8:7] } : in_data[81:79];
  assign celloutsig_1_4z = celloutsig_1_2z ? { celloutsig_1_0z[17:5], celloutsig_1_1z } : { celloutsig_1_0z[21:9], celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_0z[12:2] != { in_data[113:108], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_8z = { in_data[76:75], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z } != { in_data[69:60], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_14z = - { celloutsig_1_0z[16:11], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_24z = - { celloutsig_0_13z[3:0], celloutsig_0_11z };
  assign celloutsig_0_51z = celloutsig_0_8z & _09_[3];
  assign celloutsig_1_11z = celloutsig_1_2z & celloutsig_1_7z;
  assign celloutsig_1_18z = celloutsig_1_6z & celloutsig_1_2z;
  assign celloutsig_1_2z = ~^ { in_data[131:101], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_34z = ^ celloutsig_0_12z[11:7];
  assign celloutsig_0_4z = ^ in_data[20:13];
  assign celloutsig_1_1z = ^ in_data[150:148];
  assign celloutsig_1_12z = ^ { celloutsig_1_0z[9:2], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_17z = ^ { celloutsig_1_0z[13:8], celloutsig_1_16z };
  assign celloutsig_0_19z = ^ celloutsig_0_10z[5:1];
  assign celloutsig_0_44z = { _06_[15:10], celloutsig_0_41z, celloutsig_0_6z } >> { _09_[3:2], _01_, _09_[0], celloutsig_0_32z, celloutsig_0_6z };
  assign celloutsig_0_53z = _06_[17:14] >> { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_52z, celloutsig_0_29z };
  assign celloutsig_1_0z = in_data[143:122] >> in_data[124:103];
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z } >> { _09_[5:2], _01_, celloutsig_0_0z };
  assign celloutsig_0_13z = { _08_[8:7], _04_, _09_[8:7] } >> { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_12z[3:1], celloutsig_0_12z[9], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_0z } >> { in_data[52:48], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_27z = { celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_8z } >> celloutsig_0_20z[5:2];
  assign celloutsig_0_50z = in_data[67:46] ^ { celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_39z, celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_29z };
  assign celloutsig_0_1z = in_data[25:23] ^ { in_data[46:45], celloutsig_0_0z };
  assign celloutsig_0_25z = { _05_[5:1], celloutsig_0_19z, celloutsig_0_21z } ^ _05_[7:1];
  assign celloutsig_0_39z = ~((celloutsig_0_2z & _05_[3]) | celloutsig_0_9z);
  assign celloutsig_0_47z = ~((celloutsig_0_33z[1] & celloutsig_0_21z) | in_data[80]);
  assign celloutsig_1_6z = ~((celloutsig_1_4z[1] & celloutsig_1_0z[11]) | celloutsig_1_2z);
  assign celloutsig_0_17z = ~((celloutsig_0_8z & celloutsig_0_8z) | _04_);
  assign celloutsig_0_26z = ~((in_data[50] & celloutsig_0_15z) | celloutsig_0_25z[5]);
  assign celloutsig_0_0z = ~((in_data[9] & in_data[49]) | (in_data[95] & in_data[48]));
  assign celloutsig_1_16z = ~((celloutsig_1_11z & celloutsig_1_4z[3]) | (celloutsig_1_14z[0] & celloutsig_1_8z));
  assign { celloutsig_0_12z[7:1], celloutsig_0_12z[9:8], celloutsig_0_12z[12:10] } = ~ { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _05_[20:10], _05_[0] } = { celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_9z };
  assign { _06_[20:18], _06_[7:0] } = { _05_[3:1], celloutsig_0_22z };
  assign _07_[0] = _02_;
  assign _08_[6:0] = { celloutsig_0_10z, celloutsig_0_23z };
  assign { _09_[13:9], _09_[6], _09_[1] } = { _03_, _08_[9:7], _04_, _00_, _01_ };
  assign celloutsig_0_12z[0] = celloutsig_0_12z[9];
  assign { out_data[128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
