Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 20 20:25:37 2022
| Host         : LAPTOP-4970DKBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RC_adder_timing_summary_routed.rpt -pb RC_adder_timing_summary_routed.pb -rpx RC_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : RC_adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ain[0]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.016ns  (logic 3.793ns (47.323%)  route 4.223ns (52.677%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Ain[0] (IN)
                         net (fo=0)                   0.000     0.000    Ain[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Ain_IBUF[0]_inst/O
                         net (fo=3, routed)           1.617     2.554    Ain_IBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I3_O)        0.124     2.678 r  result_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.743     3.421    A2
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.124     3.545 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.862     5.407    result_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         2.609     8.016 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.016    result[3]
    V16                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ain[0]
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.848ns  (logic 3.773ns (48.082%)  route 4.075ns (51.918%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Ain[0] (IN)
                         net (fo=0)                   0.000     0.000    Ain[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Ain_IBUF[0]_inst/O
                         net (fo=3, routed)           1.617     2.554    Ain_IBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I3_O)        0.124     2.678 r  result_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.732     3.410    A2
    SLICE_X0Y7           LUT6 (Prop_lut6_I2_O)        0.124     3.534 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.725     5.259    result_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         2.589     7.848 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.848    result[4]
    U18                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ain[0]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 3.785ns (49.006%)  route 3.939ns (50.994%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Ain[0] (IN)
                         net (fo=0)                   0.000     0.000    Ain[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Ain_IBUF[0]_inst/O
                         net (fo=3, routed)           1.617     2.554    Ain_IBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I3_O)        0.124     2.678 r  result_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.457     3.135    A2
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.124     3.259 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.864     5.123    result_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         2.601     7.724 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.724    result[2]
    V17                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ain[0]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.387ns  (logic 3.902ns (52.821%)  route 3.485ns (47.179%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Ain[0] (IN)
                         net (fo=0)                   0.000     0.000    Ain[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Ain_IBUF[0]_inst/O
                         net (fo=3, routed)           1.617     2.554    Ain_IBUF[0]
    SLICE_X0Y6           LUT5 (Prop_lut5_I3_O)        0.152     2.706 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.574    result_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.814     7.387 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.387    result[1]
    W16                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ain[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.751ns  (logic 3.657ns (54.163%)  route 3.095ns (45.837%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Ain[0] (IN)
                         net (fo=0)                   0.000     0.000    Ain[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Ain_IBUF[0]_inst/O
                         net (fo=3, routed)           1.270     2.206    Ain_IBUF[0]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     2.330 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.825     4.155    result_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         2.596     6.751 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.751    result[0]
    W17                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.331ns (64.246%)  route 0.741ns (35.754%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  sub_IBUF_inst/O
                         net (fo=5, routed)           0.376     0.556    sub_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.601 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.365     0.966    result_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         1.106     2.072 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.072    result[4]
    U18                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.351ns (63.493%)  route 0.777ns (36.507%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  sub_IBUF_inst/O
                         net (fo=5, routed)           0.377     0.557    sub_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.602 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.002    result_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         1.126     2.128 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.128    result[3]
    V16                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bin[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.332ns (62.569%)  route 0.797ns (37.431%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  Bin[0] (IN)
                         net (fo=0)                   0.000     0.000    Bin[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  Bin_IBUF[0]_inst/O
                         net (fo=3, routed)           0.405     0.579    Bin_IBUF[0]
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.624 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.016    result_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         1.113     2.129 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.129    result[0]
    W17                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.343ns (60.665%)  route 0.871ns (39.335%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  sub_IBUF_inst/O
                         net (fo=5, routed)           0.462     0.642    sub_IBUF
    SLICE_X0Y7           LUT4 (Prop_lut4_I1_O)        0.045     0.687 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.096    result_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.213 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.213    result[2]
    V17                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ain[1]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.399ns (62.915%)  route 0.824ns (37.085%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Ain[1] (IN)
                         net (fo=0)                   0.000     0.000    Ain[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  Ain_IBUF[1]_inst/O
                         net (fo=2, routed)           0.412     0.572    Ain_IBUF[1]
    SLICE_X0Y6           LUT5 (Prop_lut5_I0_O)        0.048     0.620 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.032    result_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.191     2.223 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.223    result[1]
    W16                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------





