
ES.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000012cc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08001454  08001454  00011454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800146c  0800146c  0001146c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001470  08001470  00011470  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000020  20000000  08001474  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020020  2**0
                  CONTENTS
  7 .bss          0000109c  20000020  20000020  00020020  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200010bc  200010bc  00020020  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 10 .debug_info   00008275  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000012c8  00000000  00000000  000282c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b18  00000000  00000000  00029590  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a50  00000000  00000000  0002a0a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003555  00000000  00000000  0002aaf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000036b1  00000000  00000000  0002e04d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  000316fe  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000300c  00000000  00000000  0003177c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00034788  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800143c 	.word	0x0800143c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	0800143c 	.word	0x0800143c

080001c8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	685b      	ldr	r3, [r3, #4]
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80001e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80001ea:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	791b      	ldrb	r3, [r3, #4]
 80001f0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001f6:	4313      	orrs	r3, r2
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	4313      	orrs	r3, r2
 80001fc:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	68fa      	ldr	r2, [r7, #12]
 8000202:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	689b      	ldr	r3, [r3, #8]
 8000208:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800020a:	68fa      	ldr	r2, [r7, #12]
 800020c:	4b18      	ldr	r3, [pc, #96]	; (8000270 <ADC_Init+0xa8>)
 800020e:	4013      	ands	r3, r2
 8000210:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800021a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000220:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000222:	683b      	ldr	r3, [r7, #0]
 8000224:	795b      	ldrb	r3, [r3, #5]
 8000226:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000228:	4313      	orrs	r3, r2
 800022a:	68fa      	ldr	r2, [r7, #12]
 800022c:	4313      	orrs	r3, r2
 800022e:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	68fa      	ldr	r2, [r7, #12]
 8000234:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800023a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000242:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	7d1b      	ldrb	r3, [r3, #20]
 8000248:	3b01      	subs	r3, #1
 800024a:	b2da      	uxtb	r2, r3
 800024c:	7afb      	ldrb	r3, [r7, #11]
 800024e:	4313      	orrs	r3, r2
 8000250:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000252:	7afb      	ldrb	r3, [r7, #11]
 8000254:	051b      	lsls	r3, r3, #20
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000262:	bf00      	nop
 8000264:	3714      	adds	r7, #20
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	c0fff7fd 	.word	0xc0fff7fd

08000274 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800027c:	2300      	movs	r3, #0
 800027e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000280:	4b0e      	ldr	r3, [pc, #56]	; (80002bc <ADC_CommonInit+0x48>)
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000286:	68fa      	ldr	r2, [r7, #12]
 8000288:	4b0d      	ldr	r3, [pc, #52]	; (80002c0 <ADC_CommonInit+0x4c>)
 800028a:	4013      	ands	r3, r2
 800028c:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000296:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800029c:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	68db      	ldr	r3, [r3, #12]
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80002a2:	4313      	orrs	r3, r2
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002a4:	68fa      	ldr	r2, [r7, #12]
 80002a6:	4313      	orrs	r3, r2
 80002a8:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80002aa:	4a04      	ldr	r2, [pc, #16]	; (80002bc <ADC_CommonInit+0x48>)
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	6053      	str	r3, [r2, #4]
}
 80002b0:	bf00      	nop
 80002b2:	3714      	adds	r7, #20
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	40012300 	.word	0x40012300
 80002c0:	fffc30e0 	.word	0xfffc30e0

080002c4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	460b      	mov	r3, r1
 80002ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80002d0:	78fb      	ldrb	r3, [r7, #3]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d006      	beq.n	80002e4 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	689b      	ldr	r3, [r3, #8]
 80002da:	f043 0201 	orr.w	r2, r3, #1
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80002e2:	e005      	b.n	80002f0 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	f023 0201 	bic.w	r2, r3, #1
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	609a      	str	r2, [r3, #8]
  }
}
 80002f0:	bf00      	nop
 80002f2:	370c      	adds	r7, #12
 80002f4:	46bd      	mov	sp, r7
 80002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fa:	4770      	bx	lr

080002fc <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b085      	sub	sp, #20
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
 8000304:	4608      	mov	r0, r1
 8000306:	4611      	mov	r1, r2
 8000308:	461a      	mov	r2, r3
 800030a:	4603      	mov	r3, r0
 800030c:	70fb      	strb	r3, [r7, #3]
 800030e:	460b      	mov	r3, r1
 8000310:	70bb      	strb	r3, [r7, #2]
 8000312:	4613      	mov	r3, r2
 8000314:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000316:	2300      	movs	r3, #0
 8000318:	60fb      	str	r3, [r7, #12]
 800031a:	2300      	movs	r3, #0
 800031c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800031e:	78fb      	ldrb	r3, [r7, #3]
 8000320:	2b09      	cmp	r3, #9
 8000322:	d923      	bls.n	800036c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800032a:	78fb      	ldrb	r3, [r7, #3]
 800032c:	f1a3 020a 	sub.w	r2, r3, #10
 8000330:	4613      	mov	r3, r2
 8000332:	005b      	lsls	r3, r3, #1
 8000334:	4413      	add	r3, r2
 8000336:	2207      	movs	r2, #7
 8000338:	fa02 f303 	lsl.w	r3, r2, r3
 800033c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	43db      	mvns	r3, r3
 8000342:	68fa      	ldr	r2, [r7, #12]
 8000344:	4013      	ands	r3, r2
 8000346:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000348:	7879      	ldrb	r1, [r7, #1]
 800034a:	78fb      	ldrb	r3, [r7, #3]
 800034c:	f1a3 020a 	sub.w	r2, r3, #10
 8000350:	4613      	mov	r3, r2
 8000352:	005b      	lsls	r3, r3, #1
 8000354:	4413      	add	r3, r2
 8000356:	fa01 f303 	lsl.w	r3, r1, r3
 800035a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800035c:	68fa      	ldr	r2, [r7, #12]
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	4313      	orrs	r3, r2
 8000362:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	68fa      	ldr	r2, [r7, #12]
 8000368:	60da      	str	r2, [r3, #12]
 800036a:	e01e      	b.n	80003aa <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	691b      	ldr	r3, [r3, #16]
 8000370:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000372:	78fa      	ldrb	r2, [r7, #3]
 8000374:	4613      	mov	r3, r2
 8000376:	005b      	lsls	r3, r3, #1
 8000378:	4413      	add	r3, r2
 800037a:	2207      	movs	r2, #7
 800037c:	fa02 f303 	lsl.w	r3, r2, r3
 8000380:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	43db      	mvns	r3, r3
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	4013      	ands	r3, r2
 800038a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800038c:	7879      	ldrb	r1, [r7, #1]
 800038e:	78fa      	ldrb	r2, [r7, #3]
 8000390:	4613      	mov	r3, r2
 8000392:	005b      	lsls	r3, r3, #1
 8000394:	4413      	add	r3, r2
 8000396:	fa01 f303 	lsl.w	r3, r1, r3
 800039a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800039c:	68fa      	ldr	r2, [r7, #12]
 800039e:	68bb      	ldr	r3, [r7, #8]
 80003a0:	4313      	orrs	r3, r2
 80003a2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80003aa:	78bb      	ldrb	r3, [r7, #2]
 80003ac:	2b06      	cmp	r3, #6
 80003ae:	d821      	bhi.n	80003f4 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003b4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80003b6:	78bb      	ldrb	r3, [r7, #2]
 80003b8:	1e5a      	subs	r2, r3, #1
 80003ba:	4613      	mov	r3, r2
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	4413      	add	r3, r2
 80003c0:	221f      	movs	r2, #31
 80003c2:	fa02 f303 	lsl.w	r3, r2, r3
 80003c6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80003c8:	68bb      	ldr	r3, [r7, #8]
 80003ca:	43db      	mvns	r3, r3
 80003cc:	68fa      	ldr	r2, [r7, #12]
 80003ce:	4013      	ands	r3, r2
 80003d0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80003d2:	78f9      	ldrb	r1, [r7, #3]
 80003d4:	78bb      	ldrb	r3, [r7, #2]
 80003d6:	1e5a      	subs	r2, r3, #1
 80003d8:	4613      	mov	r3, r2
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	4413      	add	r3, r2
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80003e4:	68fa      	ldr	r2, [r7, #12]
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	4313      	orrs	r3, r2
 80003ea:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	68fa      	ldr	r2, [r7, #12]
 80003f0:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80003f2:	e047      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 80003f4:	78bb      	ldrb	r3, [r7, #2]
 80003f6:	2b0c      	cmp	r3, #12
 80003f8:	d821      	bhi.n	800043e <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003fe:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000400:	78bb      	ldrb	r3, [r7, #2]
 8000402:	1fda      	subs	r2, r3, #7
 8000404:	4613      	mov	r3, r2
 8000406:	009b      	lsls	r3, r3, #2
 8000408:	4413      	add	r3, r2
 800040a:	221f      	movs	r2, #31
 800040c:	fa02 f303 	lsl.w	r3, r2, r3
 8000410:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000412:	68bb      	ldr	r3, [r7, #8]
 8000414:	43db      	mvns	r3, r3
 8000416:	68fa      	ldr	r2, [r7, #12]
 8000418:	4013      	ands	r3, r2
 800041a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800041c:	78f9      	ldrb	r1, [r7, #3]
 800041e:	78bb      	ldrb	r3, [r7, #2]
 8000420:	1fda      	subs	r2, r3, #7
 8000422:	4613      	mov	r3, r2
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	4413      	add	r3, r2
 8000428:	fa01 f303 	lsl.w	r3, r1, r3
 800042c:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800042e:	68fa      	ldr	r2, [r7, #12]
 8000430:	68bb      	ldr	r3, [r7, #8]
 8000432:	4313      	orrs	r3, r2
 8000434:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	68fa      	ldr	r2, [r7, #12]
 800043a:	631a      	str	r2, [r3, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800043c:	e022      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000442:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000444:	78bb      	ldrb	r3, [r7, #2]
 8000446:	f1a3 020d 	sub.w	r2, r3, #13
 800044a:	4613      	mov	r3, r2
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	4413      	add	r3, r2
 8000450:	221f      	movs	r2, #31
 8000452:	fa02 f303 	lsl.w	r3, r2, r3
 8000456:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	43db      	mvns	r3, r3
 800045c:	68fa      	ldr	r2, [r7, #12]
 800045e:	4013      	ands	r3, r2
 8000460:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000462:	78f9      	ldrb	r1, [r7, #3]
 8000464:	78bb      	ldrb	r3, [r7, #2]
 8000466:	f1a3 020d 	sub.w	r2, r3, #13
 800046a:	4613      	mov	r3, r2
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	4413      	add	r3, r2
 8000470:	fa01 f303 	lsl.w	r3, r1, r3
 8000474:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000476:	68fa      	ldr	r2, [r7, #12]
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	4313      	orrs	r3, r2
 800047c:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	68fa      	ldr	r2, [r7, #12]
 8000482:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8000484:	bf00      	nop
 8000486:	3714      	adds	r7, #20
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr

08000490 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	609a      	str	r2, [r3, #8]
}
 80004a4:	bf00      	nop
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	807b      	strh	r3, [r7, #2]
 80004bc:	4613      	mov	r3, r2
 80004be:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 80004c0:	2300      	movs	r3, #0
 80004c2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80004c4:	887b      	ldrh	r3, [r7, #2]
 80004c6:	b2db      	uxtb	r3, r3
 80004c8:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 80004ca:	2201      	movs	r2, #1
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	fa02 f303 	lsl.w	r3, r2, r3
 80004d2:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 80004d4:	787b      	ldrb	r3, [r7, #1]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d006      	beq.n	80004e8 <ADC_ITConfig+0x38>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	685a      	ldr	r2, [r3, #4]
 80004de:	68fb      	ldr	r3, [r7, #12]
 80004e0:	431a      	orrs	r2, r3
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
 80004e6:	e006      	b.n	80004f6 <ADC_ITConfig+0x46>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	685a      	ldr	r2, [r3, #4]
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	43db      	mvns	r3, r3
 80004f0:	401a      	ands	r2, r3
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	605a      	str	r2, [r3, #4]
  }
}
 80004f6:	bf00      	nop
 80004f8:	3714      	adds	r7, #20
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8000504:	b480      	push	{r7}
 8000506:	b085      	sub	sp, #20
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
 800050c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800050e:	2300      	movs	r3, #0
 8000510:	60fb      	str	r3, [r7, #12]
 8000512:	2300      	movs	r3, #0
 8000514:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8000516:	4b14      	ldr	r3, [pc, #80]	; (8000568 <DAC_Init+0x64>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 800051c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	fa02 f303 	lsl.w	r3, r2, r3
 8000526:	43db      	mvns	r3, r3
 8000528:	68fa      	ldr	r2, [r7, #12]
 800052a:	4013      	ands	r3, r2
 800052c:	60fb      	str	r3, [r7, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	681a      	ldr	r2, [r3, #0]
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	685b      	ldr	r3, [r3, #4]
 8000536:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	689b      	ldr	r3, [r3, #8]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800053c:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
 800053e:	683b      	ldr	r3, [r7, #0]
 8000540:	68db      	ldr	r3, [r3, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8000542:	4313      	orrs	r3, r2
 8000544:	60bb      	str	r3, [r7, #8]
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8000546:	68ba      	ldr	r2, [r7, #8]
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	fa02 f303 	lsl.w	r3, r2, r3
 800054e:	68fa      	ldr	r2, [r7, #12]
 8000550:	4313      	orrs	r3, r2
 8000552:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8000554:	4a04      	ldr	r2, [pc, #16]	; (8000568 <DAC_Init+0x64>)
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	6013      	str	r3, [r2, #0]
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	40007400 	.word	0x40007400

0800056c <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	460b      	mov	r3, r1
 8000576:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000578:	78fb      	ldrb	r3, [r7, #3]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d009      	beq.n	8000592 <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 800057e:	490d      	ldr	r1, [pc, #52]	; (80005b4 <DAC_Cmd+0x48>)
 8000580:	4b0c      	ldr	r3, [pc, #48]	; (80005b4 <DAC_Cmd+0x48>)
 8000582:	681a      	ldr	r2, [r3, #0]
 8000584:	2001      	movs	r0, #1
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	fa00 f303 	lsl.w	r3, r0, r3
 800058c:	4313      	orrs	r3, r2
 800058e:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
  }
}
 8000590:	e009      	b.n	80005a6 <DAC_Cmd+0x3a>
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 8000592:	4908      	ldr	r1, [pc, #32]	; (80005b4 <DAC_Cmd+0x48>)
 8000594:	4b07      	ldr	r3, [pc, #28]	; (80005b4 <DAC_Cmd+0x48>)
 8000596:	681a      	ldr	r2, [r3, #0]
 8000598:	2001      	movs	r0, #1
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	fa00 f303 	lsl.w	r3, r0, r3
 80005a0:	43db      	mvns	r3, r3
 80005a2:	4013      	ands	r3, r2
 80005a4:	600b      	str	r3, [r1, #0]
  }
}
 80005a6:	bf00      	nop
 80005a8:	370c      	adds	r7, #12
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	40007400 	.word	0x40007400

080005b8 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80005b8:	b480      	push	{r7}
 80005ba:	b085      	sub	sp, #20
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
 80005c0:	460b      	mov	r3, r1
 80005c2:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80005c4:	2300      	movs	r3, #0
 80005c6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80005c8:	4b08      	ldr	r3, [pc, #32]	; (80005ec <DAC_SetChannel1Data+0x34>)
 80005ca:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80005cc:	68fa      	ldr	r2, [r7, #12]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	4413      	add	r3, r2
 80005d2:	3308      	adds	r3, #8
 80005d4:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	461a      	mov	r2, r3
 80005da:	887b      	ldrh	r3, [r7, #2]
 80005dc:	6013      	str	r3, [r2, #0]
}
 80005de:	bf00      	nop
 80005e0:	3714      	adds	r7, #20
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	40007400 	.word	0x40007400

080005f0 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
 80005f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000604:	68fa      	ldr	r2, [r7, #12]
 8000606:	4b25      	ldr	r3, [pc, #148]	; (800069c <DMA_Init+0xac>)
 8000608:	4013      	ands	r3, r2
 800060a:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800061a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	699b      	ldr	r3, [r3, #24]
 8000620:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000626:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	6a1b      	ldr	r3, [r3, #32]
 800062c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000632:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000634:	683b      	ldr	r3, [r7, #0]
 8000636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000638:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800063e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000644:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000646:	68fa      	ldr	r2, [r7, #12]
 8000648:	4313      	orrs	r3, r2
 800064a:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	68fa      	ldr	r2, [r7, #12]
 8000650:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	695b      	ldr	r3, [r3, #20]
 8000656:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	f023 0307 	bic.w	r3, r3, #7
 800065e:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000668:	4313      	orrs	r3, r2
 800066a:	68fa      	ldr	r2, [r7, #12]
 800066c:	4313      	orrs	r3, r2
 800066e:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	68fa      	ldr	r2, [r7, #12]
 8000674:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	691a      	ldr	r2, [r3, #16]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	685a      	ldr	r2, [r3, #4]
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	689a      	ldr	r2, [r3, #8]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	60da      	str	r2, [r3, #12]
}
 800068e:	bf00      	nop
 8000690:	3714      	adds	r7, #20
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	f01c803f 	.word	0xf01c803f

080006a0 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	460b      	mov	r3, r1
 80006aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006ac:	78fb      	ldrb	r3, [r7, #3]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d006      	beq.n	80006c0 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	f043 0201 	orr.w	r2, r3, #1
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80006be:	e005      	b.n	80006cc <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f023 0201 	bic.w	r2, r3, #1
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	601a      	str	r2, [r3, #0]
  }
}
 80006cc:	bf00      	nop
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr

080006d8 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80006d8:	b480      	push	{r7}
 80006da:	b085      	sub	sp, #20
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80006e0:	2300      	movs	r3, #0
 80006e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f003 0301 	and.w	r3, r3, #1
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d002      	beq.n	80006f6 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80006f0:	2301      	movs	r3, #1
 80006f2:	73fb      	strb	r3, [r7, #15]
 80006f4:	e001      	b.n	80006fa <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80006f6:	2300      	movs	r3, #0
 80006f8:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80006fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3714      	adds	r7, #20
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr

08000708 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000708:	b480      	push	{r7}
 800070a:	b087      	sub	sp, #28
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000712:	2300      	movs	r3, #0
 8000714:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000716:	2300      	movs	r3, #0
 8000718:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	4a15      	ldr	r2, [pc, #84]	; (8000774 <DMA_GetFlagStatus+0x6c>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d802      	bhi.n	8000728 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000722:	4b15      	ldr	r3, [pc, #84]	; (8000778 <DMA_GetFlagStatus+0x70>)
 8000724:	613b      	str	r3, [r7, #16]
 8000726:	e001      	b.n	800072c <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000728:	4b14      	ldr	r3, [pc, #80]	; (800077c <DMA_GetFlagStatus+0x74>)
 800072a:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000732:	2b00      	cmp	r3, #0
 8000734:	d003      	beq.n	800073e <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	685b      	ldr	r3, [r3, #4]
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	e002      	b.n	8000744 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800073e:	693b      	ldr	r3, [r7, #16]
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800074a:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800074e:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000750:	68fa      	ldr	r2, [r7, #12]
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	4013      	ands	r3, r2
 8000756:	2b00      	cmp	r3, #0
 8000758:	d002      	beq.n	8000760 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800075a:	2301      	movs	r3, #1
 800075c:	75fb      	strb	r3, [r7, #23]
 800075e:	e001      	b.n	8000764 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000760:	2300      	movs	r3, #0
 8000762:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000764:	7dfb      	ldrb	r3, [r7, #23]
}
 8000766:	4618      	mov	r0, r3
 8000768:	371c      	adds	r7, #28
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	4002640f 	.word	0x4002640f
 8000778:	40026000 	.word	0x40026000
 800077c:	40026400 	.word	0x40026400

08000780 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000780:	b480      	push	{r7}
 8000782:	b085      	sub	sp, #20
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4a10      	ldr	r2, [pc, #64]	; (80007d0 <DMA_ClearFlag+0x50>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d802      	bhi.n	8000798 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000792:	4b10      	ldr	r3, [pc, #64]	; (80007d4 <DMA_ClearFlag+0x54>)
 8000794:	60fb      	str	r3, [r7, #12]
 8000796:	e001      	b.n	800079c <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000798:	4b0f      	ldr	r3, [pc, #60]	; (80007d8 <DMA_ClearFlag+0x58>)
 800079a:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d007      	beq.n	80007b6 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80007ac:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80007b0:	68fa      	ldr	r2, [r7, #12]
 80007b2:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80007b4:	e006      	b.n	80007c4 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80007bc:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80007c0:	68fa      	ldr	r2, [r7, #12]
 80007c2:	6093      	str	r3, [r2, #8]
  }    
}
 80007c4:	bf00      	nop
 80007c6:	3714      	adds	r7, #20
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	4002640f 	.word	0x4002640f
 80007d4:	40026000 	.word	0x40026000
 80007d8:	40026400 	.word	0x40026400

080007dc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80007dc:	b480      	push	{r7}
 80007de:	b087      	sub	sp, #28
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80007e6:	2300      	movs	r3, #0
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	2300      	movs	r3, #0
 80007ec:	613b      	str	r3, [r7, #16]
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80007f2:	2300      	movs	r3, #0
 80007f4:	617b      	str	r3, [r7, #20]
 80007f6:	e076      	b.n	80008e6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80007f8:	2201      	movs	r2, #1
 80007fa:	697b      	ldr	r3, [r7, #20]
 80007fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000800:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	693b      	ldr	r3, [r7, #16]
 8000808:	4013      	ands	r3, r2
 800080a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800080c:	68fa      	ldr	r2, [r7, #12]
 800080e:	693b      	ldr	r3, [r7, #16]
 8000810:	429a      	cmp	r2, r3
 8000812:	d165      	bne.n	80008e0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681a      	ldr	r2, [r3, #0]
 8000818:	697b      	ldr	r3, [r7, #20]
 800081a:	005b      	lsls	r3, r3, #1
 800081c:	2103      	movs	r1, #3
 800081e:	fa01 f303 	lsl.w	r3, r1, r3
 8000822:	43db      	mvns	r3, r3
 8000824:	401a      	ands	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681a      	ldr	r2, [r3, #0]
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	791b      	ldrb	r3, [r3, #4]
 8000832:	4619      	mov	r1, r3
 8000834:	697b      	ldr	r3, [r7, #20]
 8000836:	005b      	lsls	r3, r3, #1
 8000838:	fa01 f303 	lsl.w	r3, r1, r3
 800083c:	431a      	orrs	r2, r3
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	791b      	ldrb	r3, [r3, #4]
 8000846:	2b01      	cmp	r3, #1
 8000848:	d003      	beq.n	8000852 <GPIO_Init+0x76>
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	791b      	ldrb	r3, [r3, #4]
 800084e:	2b02      	cmp	r3, #2
 8000850:	d12e      	bne.n	80008b0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	689a      	ldr	r2, [r3, #8]
 8000856:	697b      	ldr	r3, [r7, #20]
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	2103      	movs	r1, #3
 800085c:	fa01 f303 	lsl.w	r3, r1, r3
 8000860:	43db      	mvns	r3, r3
 8000862:	401a      	ands	r2, r3
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	689a      	ldr	r2, [r3, #8]
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	795b      	ldrb	r3, [r3, #5]
 8000870:	4619      	mov	r1, r3
 8000872:	697b      	ldr	r3, [r7, #20]
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	fa01 f303 	lsl.w	r3, r1, r3
 800087a:	431a      	orrs	r2, r3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	685a      	ldr	r2, [r3, #4]
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	b29b      	uxth	r3, r3
 8000888:	2101      	movs	r1, #1
 800088a:	fa01 f303 	lsl.w	r3, r1, r3
 800088e:	43db      	mvns	r3, r3
 8000890:	401a      	ands	r2, r3
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	685a      	ldr	r2, [r3, #4]
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	799b      	ldrb	r3, [r3, #6]
 800089e:	4619      	mov	r1, r3
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	b29b      	uxth	r3, r3
 80008a4:	fa01 f303 	lsl.w	r3, r1, r3
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	431a      	orrs	r2, r3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	68da      	ldr	r2, [r3, #12]
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	b29b      	uxth	r3, r3
 80008b8:	005b      	lsls	r3, r3, #1
 80008ba:	2103      	movs	r1, #3
 80008bc:	fa01 f303 	lsl.w	r3, r1, r3
 80008c0:	43db      	mvns	r3, r3
 80008c2:	401a      	ands	r2, r3
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	68da      	ldr	r2, [r3, #12]
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	79db      	ldrb	r3, [r3, #7]
 80008d0:	4619      	mov	r1, r3
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	fa01 f303 	lsl.w	r3, r1, r3
 80008da:	431a      	orrs	r2, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	3301      	adds	r3, #1
 80008e4:	617b      	str	r3, [r7, #20]
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	2b0f      	cmp	r3, #15
 80008ea:	d985      	bls.n	80007f8 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80008ec:	bf00      	nop
 80008ee:	371c      	adds	r7, #28
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	460b      	mov	r3, r1
 8000902:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000904:	78fb      	ldrb	r3, [r7, #3]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d006      	beq.n	8000918 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800090a:	490a      	ldr	r1, [pc, #40]	; (8000934 <RCC_AHB1PeriphClockCmd+0x3c>)
 800090c:	4b09      	ldr	r3, [pc, #36]	; (8000934 <RCC_AHB1PeriphClockCmd+0x3c>)
 800090e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	4313      	orrs	r3, r2
 8000914:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000916:	e006      	b.n	8000926 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000918:	4906      	ldr	r1, [pc, #24]	; (8000934 <RCC_AHB1PeriphClockCmd+0x3c>)
 800091a:	4b06      	ldr	r3, [pc, #24]	; (8000934 <RCC_AHB1PeriphClockCmd+0x3c>)
 800091c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	43db      	mvns	r3, r3
 8000922:	4013      	ands	r3, r2
 8000924:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 8000926:	bf00      	nop
 8000928:	370c      	adds	r7, #12
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	40023800 	.word	0x40023800

08000938 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	460b      	mov	r3, r1
 8000942:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000944:	78fb      	ldrb	r3, [r7, #3]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d006      	beq.n	8000958 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800094a:	490a      	ldr	r1, [pc, #40]	; (8000974 <RCC_APB1PeriphClockCmd+0x3c>)
 800094c:	4b09      	ldr	r3, [pc, #36]	; (8000974 <RCC_APB1PeriphClockCmd+0x3c>)
 800094e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	4313      	orrs	r3, r2
 8000954:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000956:	e006      	b.n	8000966 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000958:	4906      	ldr	r1, [pc, #24]	; (8000974 <RCC_APB1PeriphClockCmd+0x3c>)
 800095a:	4b06      	ldr	r3, [pc, #24]	; (8000974 <RCC_APB1PeriphClockCmd+0x3c>)
 800095c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	43db      	mvns	r3, r3
 8000962:	4013      	ands	r3, r2
 8000964:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8000966:	bf00      	nop
 8000968:	370c      	adds	r7, #12
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	40023800 	.word	0x40023800

08000978 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000978:	b480      	push	{r7}
 800097a:	b083      	sub	sp, #12
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	460b      	mov	r3, r1
 8000982:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000984:	78fb      	ldrb	r3, [r7, #3]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d006      	beq.n	8000998 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800098a:	490a      	ldr	r1, [pc, #40]	; (80009b4 <RCC_APB2PeriphClockCmd+0x3c>)
 800098c:	4b09      	ldr	r3, [pc, #36]	; (80009b4 <RCC_APB2PeriphClockCmd+0x3c>)
 800098e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	4313      	orrs	r3, r2
 8000994:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000996:	e006      	b.n	80009a6 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000998:	4906      	ldr	r1, [pc, #24]	; (80009b4 <RCC_APB2PeriphClockCmd+0x3c>)
 800099a:	4b06      	ldr	r3, [pc, #24]	; (80009b4 <RCC_APB2PeriphClockCmd+0x3c>)
 800099c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	43db      	mvns	r3, r3
 80009a2:	4013      	ands	r3, r2
 80009a4:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 80009a6:	bf00      	nop
 80009a8:	370c      	adds	r7, #12
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	40023800 	.word	0x40023800

080009b8 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	460b      	mov	r3, r1
 80009c2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	887a      	ldrh	r2, [r7, #2]
 80009c8:	819a      	strh	r2, [r3, #12]
}
 80009ca:	bf00      	nop
 80009cc:	370c      	adds	r7, #12
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop

080009d8 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	460b      	mov	r3, r1
 80009e2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80009e4:	2300      	movs	r3, #0
 80009e6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	891b      	ldrh	r3, [r3, #8]
 80009ec:	b29a      	uxth	r2, r3
 80009ee:	887b      	ldrh	r3, [r7, #2]
 80009f0:	4013      	ands	r3, r2
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d002      	beq.n	80009fe <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80009f8:	2301      	movs	r3, #1
 80009fa:	73fb      	strb	r3, [r7, #15]
 80009fc:	e001      	b.n	8000a02 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80009fe:	2300      	movs	r3, #0
 8000a00:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	3714      	adds	r7, #20
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr

08000a10 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b085      	sub	sp, #20
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	881b      	ldrh	r3, [r3, #0]
 8000a22:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4a29      	ldr	r2, [pc, #164]	; (8000acc <TIM_TimeBaseInit+0xbc>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d013      	beq.n	8000a54 <TIM_TimeBaseInit+0x44>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	4a28      	ldr	r2, [pc, #160]	; (8000ad0 <TIM_TimeBaseInit+0xc0>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d00f      	beq.n	8000a54 <TIM_TimeBaseInit+0x44>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a3a:	d00b      	beq.n	8000a54 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	4a25      	ldr	r2, [pc, #148]	; (8000ad4 <TIM_TimeBaseInit+0xc4>)
 8000a40:	4293      	cmp	r3, r2
 8000a42:	d007      	beq.n	8000a54 <TIM_TimeBaseInit+0x44>
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	4a24      	ldr	r2, [pc, #144]	; (8000ad8 <TIM_TimeBaseInit+0xc8>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d003      	beq.n	8000a54 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a23      	ldr	r2, [pc, #140]	; (8000adc <TIM_TimeBaseInit+0xcc>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d108      	bne.n	8000a66 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000a54:	89fb      	ldrh	r3, [r7, #14]
 8000a56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000a5a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	885a      	ldrh	r2, [r3, #2]
 8000a60:	89fb      	ldrh	r3, [r7, #14]
 8000a62:	4313      	orrs	r3, r2
 8000a64:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4a1d      	ldr	r2, [pc, #116]	; (8000ae0 <TIM_TimeBaseInit+0xd0>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d00c      	beq.n	8000a88 <TIM_TimeBaseInit+0x78>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	4a1c      	ldr	r2, [pc, #112]	; (8000ae4 <TIM_TimeBaseInit+0xd4>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d008      	beq.n	8000a88 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000a76:	89fb      	ldrh	r3, [r7, #14]
 8000a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a7c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	891a      	ldrh	r2, [r3, #8]
 8000a82:	89fb      	ldrh	r3, [r7, #14]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	89fa      	ldrh	r2, [r7, #14]
 8000a8c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685a      	ldr	r2, [r3, #4]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	881a      	ldrh	r2, [r3, #0]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4a0a      	ldr	r2, [pc, #40]	; (8000acc <TIM_TimeBaseInit+0xbc>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d003      	beq.n	8000aae <TIM_TimeBaseInit+0x9e>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4a09      	ldr	r2, [pc, #36]	; (8000ad0 <TIM_TimeBaseInit+0xc0>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d104      	bne.n	8000ab8 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	7a9b      	ldrb	r3, [r3, #10]
 8000ab2:	b29a      	uxth	r2, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2201      	movs	r2, #1
 8000abc:	829a      	strh	r2, [r3, #20]
}
 8000abe:	bf00      	nop
 8000ac0:	3714      	adds	r7, #20
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	40010000 	.word	0x40010000
 8000ad0:	40010400 	.word	0x40010400
 8000ad4:	40000400 	.word	0x40000400
 8000ad8:	40000800 	.word	0x40000800
 8000adc:	40000c00 	.word	0x40000c00
 8000ae0:	40001000 	.word	0x40001000
 8000ae4:	40001400 	.word	0x40001400

08000ae8 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	460b      	mov	r3, r1
 8000af2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000af4:	78fb      	ldrb	r3, [r7, #3]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d008      	beq.n	8000b0c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	881b      	ldrh	r3, [r3, #0]
 8000afe:	b29b      	uxth	r3, r3
 8000b00:	f043 0301 	orr.w	r3, r3, #1
 8000b04:	b29a      	uxth	r2, r3
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000b0a:	e007      	b.n	8000b1c <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	881b      	ldrh	r3, [r3, #0]
 8000b10:	b29b      	uxth	r3, r3
 8000b12:	f023 0301 	bic.w	r3, r3, #1
 8000b16:	b29a      	uxth	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	801a      	strh	r2, [r3, #0]
  }
}
 8000b1c:	bf00      	nop
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr

08000b28 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	817b      	strh	r3, [r7, #10]
 8000b36:	2300      	movs	r3, #0
 8000b38:	81fb      	strh	r3, [r7, #14]
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	8c1b      	ldrh	r3, [r3, #32]
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	f023 0301 	bic.w	r3, r3, #1
 8000b48:	b29a      	uxth	r2, r3
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	8c1b      	ldrh	r3, [r3, #32]
 8000b52:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	889b      	ldrh	r3, [r3, #4]
 8000b58:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	8b1b      	ldrh	r3, [r3, #24]
 8000b5e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8000b60:	897b      	ldrh	r3, [r7, #10]
 8000b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000b66:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8000b68:	897b      	ldrh	r3, [r7, #10]
 8000b6a:	f023 0303 	bic.w	r3, r3, #3
 8000b6e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	881a      	ldrh	r2, [r3, #0]
 8000b74:	897b      	ldrh	r3, [r7, #10]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8000b7a:	89fb      	ldrh	r3, [r7, #14]
 8000b7c:	f023 0302 	bic.w	r3, r3, #2
 8000b80:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	899a      	ldrh	r2, [r3, #12]
 8000b86:	89fb      	ldrh	r3, [r7, #14]
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	885a      	ldrh	r2, [r3, #2]
 8000b90:	89fb      	ldrh	r3, [r7, #14]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4a1e      	ldr	r2, [pc, #120]	; (8000c14 <TIM_OC1Init+0xec>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d003      	beq.n	8000ba6 <TIM_OC1Init+0x7e>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4a1d      	ldr	r2, [pc, #116]	; (8000c18 <TIM_OC1Init+0xf0>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d123      	bne.n	8000bee <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8000ba6:	89fb      	ldrh	r3, [r7, #14]
 8000ba8:	f023 0308 	bic.w	r3, r3, #8
 8000bac:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	89da      	ldrh	r2, [r3, #14]
 8000bb2:	89fb      	ldrh	r3, [r7, #14]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8000bb8:	89fb      	ldrh	r3, [r7, #14]
 8000bba:	f023 0304 	bic.w	r3, r3, #4
 8000bbe:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	889a      	ldrh	r2, [r3, #4]
 8000bc4:	89fb      	ldrh	r3, [r7, #14]
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8000bca:	89bb      	ldrh	r3, [r7, #12]
 8000bcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bd0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8000bd2:	89bb      	ldrh	r3, [r7, #12]
 8000bd4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000bd8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	8a1a      	ldrh	r2, [r3, #16]
 8000bde:	89bb      	ldrh	r3, [r7, #12]
 8000be0:	4313      	orrs	r3, r2
 8000be2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	8a5a      	ldrh	r2, [r3, #18]
 8000be8:	89bb      	ldrh	r3, [r7, #12]
 8000bea:	4313      	orrs	r3, r2
 8000bec:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	89ba      	ldrh	r2, [r7, #12]
 8000bf2:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	897a      	ldrh	r2, [r7, #10]
 8000bf8:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	689a      	ldr	r2, [r3, #8]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	89fa      	ldrh	r2, [r7, #14]
 8000c06:	841a      	strh	r2, [r3, #32]
}
 8000c08:	bf00      	nop
 8000c0a:	3714      	adds	r7, #20
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	40010000 	.word	0x40010000
 8000c18:	40010400 	.word	0x40010400

08000c1c <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
 8000c24:	460b      	mov	r3, r1
 8000c26:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000c28:	2300      	movs	r3, #0
 8000c2a:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	81bb      	strh	r3, [r7, #12]
 8000c30:	2300      	movs	r3, #0
 8000c32:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	8a1b      	ldrh	r3, [r3, #16]
 8000c38:	b29a      	uxth	r2, r3
 8000c3a:	887b      	ldrh	r3, [r7, #2]
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	899b      	ldrh	r3, [r3, #12]
 8000c44:	b29a      	uxth	r2, r3
 8000c46:	887b      	ldrh	r3, [r7, #2]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000c4c:	89bb      	ldrh	r3, [r7, #12]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d005      	beq.n	8000c5e <TIM_GetITStatus+0x42>
 8000c52:	897b      	ldrh	r3, [r7, #10]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d002      	beq.n	8000c5e <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	73fb      	strb	r3, [r7, #15]
 8000c5c:	e001      	b.n	8000c62 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3714      	adds	r7, #20
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr

08000c70 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	460b      	mov	r3, r1
 8000c7a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000c7c:	887b      	ldrh	r3, [r7, #2]
 8000c7e:	43db      	mvns	r3, r3
 8000c80:	b29a      	uxth	r2, r3
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	821a      	strh	r2, [r3, #16]
}
 8000c86:	bf00      	nop
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop

08000c94 <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	4a10      	ldr	r2, [pc, #64]	; (8000ce4 <STM_EVAL_LEDInit+0x50>)
 8000ca2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff fe25 	bl	80008f8 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	4a0d      	ldr	r2, [pc, #52]	; (8000ce8 <STM_EVAL_LEDInit+0x54>)
 8000cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cb6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	4a08      	ldr	r2, [pc, #32]	; (8000cec <STM_EVAL_LEDInit+0x58>)
 8000ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd0:	f107 0208 	add.w	r2, r7, #8
 8000cd4:	4611      	mov	r1, r2
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fd80 	bl	80007dc <GPIO_Init>
}
 8000cdc:	bf00      	nop
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	0800145c 	.word	0x0800145c
 8000ce8:	08001454 	.word	0x08001454
 8000cec:	20000000 	.word	0x20000000

08000cf0 <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	4a06      	ldr	r2, [pc, #24]	; (8000d18 <STM_EVAL_LEDOn+0x28>)
 8000cfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d02:	79fa      	ldrb	r2, [r7, #7]
 8000d04:	4905      	ldr	r1, [pc, #20]	; (8000d1c <STM_EVAL_LEDOn+0x2c>)
 8000d06:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000d0a:	831a      	strh	r2, [r3, #24]
}
 8000d0c:	bf00      	nop
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	08001454 	.word	0x08001454

08000d20 <STM_EVAL_LEDToggle>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	4a09      	ldr	r2, [pc, #36]	; (8000d54 <STM_EVAL_LEDToggle+0x34>)
 8000d2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d32:	79fa      	ldrb	r2, [r7, #7]
 8000d34:	4907      	ldr	r1, [pc, #28]	; (8000d54 <STM_EVAL_LEDToggle+0x34>)
 8000d36:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000d3a:	6952      	ldr	r2, [r2, #20]
 8000d3c:	79f9      	ldrb	r1, [r7, #7]
 8000d3e:	4806      	ldr	r0, [pc, #24]	; (8000d58 <STM_EVAL_LEDToggle+0x38>)
 8000d40:	f830 1011 	ldrh.w	r1, [r0, r1, lsl #1]
 8000d44:	404a      	eors	r2, r1
 8000d46:	615a      	str	r2, [r3, #20]
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	20000000 	.word	0x20000000
 8000d58:	08001454 	.word	0x08001454

08000d5c <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000d60:	4b37      	ldr	r3, [pc, #220]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	4b37      	ldr	r3, [pc, #220]	; (8000e44 <Audio_MAL_IRQHandler+0xe8>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4610      	mov	r0, r2
 8000d6c:	f7ff fccc 	bl	8000708 <DMA_GetFlagStatus>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d062      	beq.n	8000e3c <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000d76:	4b34      	ldr	r3, [pc, #208]	; (8000e48 <Audio_MAL_IRQHandler+0xec>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d04a      	beq.n	8000e14 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000d7e:	bf00      	nop
 8000d80:	4b2f      	ldr	r3, [pc, #188]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff fca7 	bl	80006d8 <DMA_GetCmdStatus>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d1f7      	bne.n	8000d80 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000d90:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	4b2b      	ldr	r3, [pc, #172]	; (8000e44 <Audio_MAL_IRQHandler+0xe8>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4610      	mov	r0, r2
 8000d9c:	f7ff fcf0 	bl	8000780 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000da0:	4b2a      	ldr	r3, [pc, #168]	; (8000e4c <Audio_MAL_IRQHandler+0xf0>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	461a      	mov	r2, r3
 8000da6:	4b2a      	ldr	r3, [pc, #168]	; (8000e50 <Audio_MAL_IRQHandler+0xf4>)
 8000da8:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000daa:	4b27      	ldr	r3, [pc, #156]	; (8000e48 <Audio_MAL_IRQHandler+0xec>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000db2:	4293      	cmp	r3, r2
 8000db4:	bf28      	it	cs
 8000db6:	4613      	movcs	r3, r2
 8000db8:	4a25      	ldr	r2, [pc, #148]	; (8000e50 <Audio_MAL_IRQHandler+0xf4>)
 8000dba:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000dbc:	4b20      	ldr	r3, [pc, #128]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4923      	ldr	r1, [pc, #140]	; (8000e50 <Audio_MAL_IRQHandler+0xf4>)
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff fc14 	bl	80005f0 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000dc8:	4b1d      	ldr	r3, [pc, #116]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2101      	movs	r1, #1
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff fc66 	bl	80006a0 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000dd4:	4b1d      	ldr	r3, [pc, #116]	; (8000e4c <Audio_MAL_IRQHandler+0xf0>)
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	4b1b      	ldr	r3, [pc, #108]	; (8000e48 <Audio_MAL_IRQHandler+0xec>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000de0:	428b      	cmp	r3, r1
 8000de2:	bf28      	it	cs
 8000de4:	460b      	movcs	r3, r1
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	4413      	add	r3, r2
 8000dea:	4a18      	ldr	r2, [pc, #96]	; (8000e4c <Audio_MAL_IRQHandler+0xf0>)
 8000dec:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000dee:	4b16      	ldr	r3, [pc, #88]	; (8000e48 <Audio_MAL_IRQHandler+0xec>)
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	4b15      	ldr	r3, [pc, #84]	; (8000e48 <Audio_MAL_IRQHandler+0xec>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	bf28      	it	cs
 8000dfe:	460b      	movcs	r3, r1
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	4a11      	ldr	r2, [pc, #68]	; (8000e48 <Audio_MAL_IRQHandler+0xec>)
 8000e04:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000e06:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	2101      	movs	r1, #1
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff fc47 	bl	80006a0 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000e12:	e013      	b.n	8000e3c <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000e14:	4b0a      	ldr	r3, [pc, #40]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff fc40 	bl	80006a0 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000e20:	4b07      	ldr	r3, [pc, #28]	; (8000e40 <Audio_MAL_IRQHandler+0xe4>)
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	4b07      	ldr	r3, [pc, #28]	; (8000e44 <Audio_MAL_IRQHandler+0xe8>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4610      	mov	r0, r2
 8000e2c:	f7ff fca8 	bl	8000780 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <Audio_MAL_IRQHandler+0xf0>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2100      	movs	r1, #0
 8000e36:	4618      	mov	r0, r3
 8000e38:	f000 f9b0 	bl	800119c <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20000018 	.word	0x20000018
 8000e44:	2000001c 	.word	0x2000001c
 8000e48:	20000010 	.word	0x20000010
 8000e4c:	20000040 	.word	0x20000040
 8000e50:	20000080 	.word	0x20000080

08000e54 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000e58:	f7ff ff80 	bl	8000d5c <Audio_MAL_IRQHandler>
}
 8000e5c:	bf00      	nop
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000e64:	f7ff ff7a 	bl	8000d5c <Audio_MAL_IRQHandler>
}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000e70:	2102      	movs	r1, #2
 8000e72:	480d      	ldr	r0, [pc, #52]	; (8000ea8 <SPI3_IRQHandler+0x3c>)
 8000e74:	f7ff fdb0 	bl	80009d8 <SPI_I2S_GetFlagStatus>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d011      	beq.n	8000ea2 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <SPI3_IRQHandler+0x40>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d106      	bne.n	8000e94 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000e86:	f000 f995 	bl	80011b4 <EVAL_AUDIO_GetSampleCallBack>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	2004      	movs	r0, #4
 8000e90:	f7ff fb92 	bl	80005b8 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000e94:	f000 f98e 	bl	80011b4 <EVAL_AUDIO_GetSampleCallBack>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <SPI3_IRQHandler+0x3c>)
 8000e9e:	f7ff fd8b 	bl	80009b8 <SPI_I2S_SendData>
  }
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40003c00 	.word	0x40003c00
 8000eac:	20000014 	.word	0x20000014

08000eb0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000eba:	4909      	ldr	r1, [pc, #36]	; (8000ee0 <NVIC_EnableIRQ+0x30>)
 8000ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec0:	095b      	lsrs	r3, r3, #5
 8000ec2:	79fa      	ldrb	r2, [r7, #7]
 8000ec4:	f002 021f 	and.w	r2, r2, #31
 8000ec8:	2001      	movs	r0, #1
 8000eca:	fa00 f202 	lsl.w	r2, r0, r2
 8000ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000e100 	.word	0xe000e100

08000ee4 <TIM5_IRQHandler>:
**
**  Abstract: main program
**
**===========================================================================
*/
void TIM5_IRQHandler(void) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
	/* Check if interrupt has occured */
	if (TIM_GetITStatus(TIM5, TIM_IT_Update) != RESET)
 8000ee8:	2101      	movs	r1, #1
 8000eea:	480d      	ldr	r0, [pc, #52]	; (8000f20 <TIM5_IRQHandler+0x3c>)
 8000eec:	f7ff fe96 	bl	8000c1c <TIM_GetITStatus>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d011      	beq.n	8000f1a <TIM5_IRQHandler+0x36>
	{
		/* Clear interrupt pending bit */
		TIM_ClearITPendingBit(TIM5, TIM_IT_Update);
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	4809      	ldr	r0, [pc, #36]	; (8000f20 <TIM5_IRQHandler+0x3c>)
 8000efa:	f7ff feb9 	bl	8000c70 <TIM_ClearITPendingBit>
		 DAC->DHR12R1 = ADC1->DR;
 8000efe:	4a09      	ldr	r2, [pc, #36]	; (8000f24 <TIM5_IRQHandler+0x40>)
 8000f00:	4b09      	ldr	r3, [pc, #36]	; (8000f28 <TIM5_IRQHandler+0x44>)
 8000f02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f04:	6093      	str	r3, [r2, #8]
		 DAC->DHR12R2 = ADC2->DR;
 8000f06:	4a07      	ldr	r2, [pc, #28]	; (8000f24 <TIM5_IRQHandler+0x40>)
 8000f08:	4b08      	ldr	r3, [pc, #32]	; (8000f2c <TIM5_IRQHandler+0x48>)
 8000f0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0c:	6153      	str	r3, [r2, #20]
		 ADC_SoftwareStartConv(ADC1);
 8000f0e:	4806      	ldr	r0, [pc, #24]	; (8000f28 <TIM5_IRQHandler+0x44>)
 8000f10:	f7ff fabe 	bl	8000490 <ADC_SoftwareStartConv>

		 /* WHAT EVER YOU NEED TO DO IN THE INTERRUPT HANDLER GOES HERE */
		 STM_EVAL_LEDToggle(LED3);
 8000f14:	2001      	movs	r0, #1
 8000f16:	f7ff ff03 	bl	8000d20 <STM_EVAL_LEDToggle>
	}
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40000c00 	.word	0x40000c00
 8000f24:	40007400 	.word	0x40007400
 8000f28:	40012000 	.word	0x40012000
 8000f2c:	40012100 	.word	0x40012100

08000f30 <ADC_IRQHandler>:

void ADC_IRQHandler(void) {
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
	bufferPtr++;
 8000f34:	4b1f      	ldr	r3, [pc, #124]	; (8000fb4 <ADC_IRQHandler+0x84>)
 8000f36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	4b1c      	ldr	r3, [pc, #112]	; (8000fb4 <ADC_IRQHandler+0x84>)
 8000f44:	801a      	strh	r2, [r3, #0]
	bufferPtr &= 1023;		// Wrap around
 8000f46:	4b1b      	ldr	r3, [pc, #108]	; (8000fb4 <ADC_IRQHandler+0x84>)
 8000f48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000f50:	b21a      	sxth	r2, r3
 8000f52:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <ADC_IRQHandler+0x84>)
 8000f54:	801a      	strh	r2, [r3, #0]

	CircularBuffer1[bufferPtr] = ADC1->DR;
 8000f56:	4b17      	ldr	r3, [pc, #92]	; (8000fb4 <ADC_IRQHandler+0x84>)
 8000f58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4b16      	ldr	r3, [pc, #88]	; (8000fb8 <ADC_IRQHandler+0x88>)
 8000f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f62:	b219      	sxth	r1, r3
 8000f64:	4b15      	ldr	r3, [pc, #84]	; (8000fbc <ADC_IRQHandler+0x8c>)
 8000f66:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	CircularBuffer2[bufferPtr] = ADC2->DR;
 8000f6a:	4b12      	ldr	r3, [pc, #72]	; (8000fb4 <ADC_IRQHandler+0x84>)
 8000f6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f70:	461a      	mov	r2, r3
 8000f72:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <ADC_IRQHandler+0x90>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f76:	b219      	sxth	r1, r3
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <ADC_IRQHandler+0x94>)
 8000f7a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	DAC->DHR12R1 = CircularBuffer1[bufferPtr];
 8000f7e:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <ADC_IRQHandler+0x98>)
 8000f80:	4a0c      	ldr	r2, [pc, #48]	; (8000fb4 <ADC_IRQHandler+0x84>)
 8000f82:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000f86:	4611      	mov	r1, r2
 8000f88:	4a0c      	ldr	r2, [pc, #48]	; (8000fbc <ADC_IRQHandler+0x8c>)
 8000f8a:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 8000f8e:	609a      	str	r2, [r3, #8]
	DAC->DHR12R2 = CircularBuffer1[(bufferPtr - 512) & 1023];	// Delay by 10 samples
 8000f90:	4a0d      	ldr	r2, [pc, #52]	; (8000fc8 <ADC_IRQHandler+0x98>)
 8000f92:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <ADC_IRQHandler+0x84>)
 8000f94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f98:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8000f9c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000fa0:	4906      	ldr	r1, [pc, #24]	; (8000fbc <ADC_IRQHandler+0x8c>)
 8000fa2:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8000fa6:	6153      	str	r3, [r2, #20]
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	2000003c 	.word	0x2000003c
 8000fb8:	40012000 	.word	0x40012000
 8000fbc:	200008bc 	.word	0x200008bc
 8000fc0:	40012100 	.word	0x40012100
 8000fc4:	200000bc 	.word	0x200000bc
 8000fc8:	40007400 	.word	0x40007400

08000fcc <main>:

int main(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /*Analog to digital converter demonstration*/
  RCC_Configuration();
 8000fd0:	f000 f812 	bl	8000ff8 <RCC_Configuration>

  GPIO_Configuration();
 8000fd4:	f000 f87c 	bl	80010d0 <GPIO_Configuration>

  ADC_Configuration();
 8000fd8:	f000 f890 	bl	80010fc <ADC_Configuration>

  DAC_Configuration();
 8000fdc:	f000 f858 	bl	8001090 <DAC_Configuration>

  TIM_Configuration(840);
 8000fe0:	f44f 7052 	mov.w	r0, #840	; 0x348
 8000fe4:	f000 f81c 	bl	8001020 <TIM_Configuration>

  /* Initialize LEDs */
  STM_EVAL_LEDInit(LED3);
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f7ff fe53 	bl	8000c94 <STM_EVAL_LEDInit>


  /* Turn on LEDs */
  STM_EVAL_LEDOn(LED3);
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f7ff fe7e 	bl	8000cf0 <STM_EVAL_LEDOn>

  /* Infinite loop */
  while (1)
  {
  }
 8000ff4:	e7fe      	b.n	8000ff4 <main+0x28>
 8000ff6:	bf00      	nop

08000ff8 <RCC_Configuration>:
}

void RCC_Configuration(void){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
	/* Initialize all the peripherals here. */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2, ENABLE);
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	f44f 7040 	mov.w	r0, #768	; 0x300
 8001002:	f7ff fcb9 	bl	8000978 <RCC_APB2PeriphClockCmd>
	RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA, ENABLE);
 8001006:	2101      	movs	r1, #1
 8001008:	2001      	movs	r0, #1
 800100a:	f7ff fc75 	bl	80008f8 <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC  | RCC_APB1Periph_TIM5 , ENABLE);
 800100e:	2101      	movs	r1, #1
 8001010:	4802      	ldr	r0, [pc, #8]	; (800101c <RCC_Configuration+0x24>)
 8001012:	f7ff fc91 	bl	8000938 <RCC_APB1PeriphClockCmd>
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000008 	.word	0x20000008

08001020 <TIM_Configuration>:
/* *
 *  @brief Initialize the timer.
 *  @args interval : 84000 = 1ms
 **/

void TIM_Configuration(int interval) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b08a      	sub	sp, #40	; 0x28
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	TIM_OCInitTypeDef TIM_OCInitStruct;

	/* Put your timer initialisation here */

	/* Configure the timer*/
	TIM_TimeBaseInitStruct.TIM_Period = interval - 1;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	3b01      	subs	r3, #1
 800102c:	623b      	str	r3, [r7, #32]
	TIM_TimeBaseInitStruct.TIM_Prescaler = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	83bb      	strh	r3, [r7, #28]
	TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	84bb      	strh	r3, [r7, #36]	; 0x24
	TIM_TimeBaseInitStruct.TIM_RepetitionCounter = TIM_CounterMode_Up;
 8001036:	2300      	movs	r3, #0
 8001038:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	TIM_TimeBaseInitStruct.TIM_RepetitionCounter = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* Initialize timer 3*/
	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseInitStruct);
 8001042:	f107 031c 	add.w	r3, r7, #28
 8001046:	4619      	mov	r1, r3
 8001048:	4810      	ldr	r0, [pc, #64]	; (800108c <TIM_Configuration+0x6c>)
 800104a:	f7ff fce1 	bl	8000a10 <TIM_TimeBaseInit>

	/* Initialise the compare capture structure */
	TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 800104e:	2360      	movs	r3, #96	; 0x60
 8001050:	813b      	strh	r3, [r7, #8]
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8001052:	2301      	movs	r3, #1
 8001054:	817b      	strh	r3, [r7, #10]
	TIM_OCInitStruct.TIM_OutputNState = TIM_OutputNState_Disable;
 8001056:	2300      	movs	r3, #0
 8001058:	81bb      	strh	r3, [r7, #12]
	TIM_OCInitStruct.TIM_Pulse = 1;
 800105a:	2301      	movs	r3, #1
 800105c:	613b      	str	r3, [r7, #16]
	TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 800105e:	2300      	movs	r3, #0
 8001060:	82bb      	strh	r3, [r7, #20]
	TIM_OCInitStruct.TIM_OCNPolarity = TIM_OCNPolarity_Low;
 8001062:	2308      	movs	r3, #8
 8001064:	82fb      	strh	r3, [r7, #22]
	TIM_OCInitStruct.TIM_OCIdleState = TIM_OCIdleState_Reset;
 8001066:	2300      	movs	r3, #0
 8001068:	833b      	strh	r3, [r7, #24]
	TIM_OCInitStruct.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 800106a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800106e:	837b      	strh	r3, [r7, #26]
	TIM_OC1Init(TIM5, &TIM_OCInitStruct);
 8001070:	f107 0308 	add.w	r3, r7, #8
 8001074:	4619      	mov	r1, r3
 8001076:	4805      	ldr	r0, [pc, #20]	; (800108c <TIM_Configuration+0x6c>)
 8001078:	f7ff fd56 	bl	8000b28 <TIM_OC1Init>

	/* Start the count */
	TIM_Cmd(TIM5, ENABLE);
 800107c:	2101      	movs	r1, #1
 800107e:	4803      	ldr	r0, [pc, #12]	; (800108c <TIM_Configuration+0x6c>)
 8001080:	f7ff fd32 	bl	8000ae8 <TIM_Cmd>
}
 8001084:	bf00      	nop
 8001086:	3728      	adds	r7, #40	; 0x28
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40000c00 	.word	0x40000c00

08001090 <DAC_Configuration>:
/**
 * Initialize DAC for both chnnels
 */
void DAC_Configuration(void){
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
	DAC_InitTypeDef DAC_InitStructure;

	DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 8001096:	2300      	movs	r3, #0
 8001098:	603b      	str	r3, [r7, #0]
	DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_None;
 800109a:	2300      	movs	r3, #0
 800109c:	607b      	str	r3, [r7, #4]
	DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
	DAC_Init(DAC_Channel_1, &DAC_InitStructure);
 80010a2:	463b      	mov	r3, r7
 80010a4:	4619      	mov	r1, r3
 80010a6:	2000      	movs	r0, #0
 80010a8:	f7ff fa2c 	bl	8000504 <DAC_Init>
	DAC_Init(DAC_Channel_2, &DAC_InitStructure);
 80010ac:	463b      	mov	r3, r7
 80010ae:	4619      	mov	r1, r3
 80010b0:	2010      	movs	r0, #16
 80010b2:	f7ff fa27 	bl	8000504 <DAC_Init>

	DAC_Cmd(DAC_Channel_1, ENABLE);
 80010b6:	2101      	movs	r1, #1
 80010b8:	2000      	movs	r0, #0
 80010ba:	f7ff fa57 	bl	800056c <DAC_Cmd>
	DAC_Cmd(DAC_Channel_2, ENABLE);
 80010be:	2101      	movs	r1, #1
 80010c0:	2010      	movs	r0, #16
 80010c2:	f7ff fa53 	bl	800056c <DAC_Cmd>
}
 80010c6:	bf00      	nop
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop

080010d0 <GPIO_Configuration>:

/**
 * Initialize GPIO for pins to be used
 */
void GPIO_Configuration(void){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	// We will be sampling Pin 1 and 2 of GPIOA
	GPIO_InitStructure.GPIO_Mode 	= GPIO_Mode_AN;
 80010d6:	2303      	movs	r3, #3
 80010d8:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType 	= GPIO_OType_PP;
 80010da:	2300      	movs	r3, #0
 80010dc:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Pin 	= GPIO_Pin_5 | GPIO_Pin_4 | GPIO_Pin_2 | GPIO_Pin_1;
 80010de:	2336      	movs	r3, #54	; 0x36
 80010e0:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_PuPd 	= GPIO_PuPd_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80010e6:	463b      	mov	r3, r7
 80010e8:	4619      	mov	r1, r3
 80010ea:	4803      	ldr	r0, [pc, #12]	; (80010f8 <GPIO_Configuration+0x28>)
 80010ec:	f7ff fb76 	bl	80007dc <GPIO_Init>
}
 80010f0:	bf00      	nop
 80010f2:	3708      	adds	r7, #8
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40020000 	.word	0x40020000

080010fc <ADC_Configuration>:

/**
 *  Configure hardware that is common to all three ADC
 */
void ADC_Configuration(void){
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08a      	sub	sp, #40	; 0x28
 8001100:	af00      	add	r7, sp, #0
	ADC_InitTypeDef 		ADC_InitStructure;
	ADC_CommonInitTypeDef 	ADC_InitCommonStructure;

	/* Fill the data structure common to all  ADCs*/
	ADC_InitCommonStructure.ADC_Mode 	  		= ADC_DualMode_RegSimult;
 8001102:	2306      	movs	r3, #6
 8001104:	603b      	str	r3, [r7, #0]
	ADC_InitCommonStructure.ADC_Prescaler 		= ADC_Prescaler_Div2;
 8001106:	2300      	movs	r3, #0
 8001108:	607b      	str	r3, [r7, #4]
	ADC_InitCommonStructure.ADC_DMAAccessMode 	= ADC_DMAAccessMode_Disabled;
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]

	ADC_CommonInit(&ADC_InitCommonStructure);	// <---------- Initialize the hardware
 800110e:	463b      	mov	r3, r7
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff f8af 	bl	8000274 <ADC_CommonInit>


	/* Fill the structure to initialize the two ADCs */
	ADC_InitStructure.ADC_Resolution 			= ADC_Resolution_12b;
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_ScanConvMode 			= DISABLE;
 800111a:	2300      	movs	r3, #0
 800111c:	753b      	strb	r3, [r7, #20]
	ADC_InitStructure.ADC_ContinuousConvMode	= DISABLE;
 800111e:	2300      	movs	r3, #0
 8001120:	757b      	strb	r3, [r7, #21]
	ADC_InitStructure.ADC_ExternalTrigConvEdge	= ADC_ExternalTrigConvEdge_Rising;
 8001122:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001126:	61bb      	str	r3, [r7, #24]
	ADC_InitStructure.ADC_ExternalTrigConv		= ADC_ExternalTrigConv_T5_CC1;
 8001128:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
 800112c:	61fb      	str	r3, [r7, #28]
	ADC_InitStructure.ADC_DataAlign				= ADC_DataAlign_Right;
 800112e:	2300      	movs	r3, #0
 8001130:	623b      	str	r3, [r7, #32]
	ADC_InitStructure.ADC_NbrOfConversion		= 1;
 8001132:	2301      	movs	r3, #1
 8001134:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	/* Initialize the two ADC with the same structure */
	ADC_Init(ADC1, &ADC_InitStructure);
 8001138:	f107 0310 	add.w	r3, r7, #16
 800113c:	4619      	mov	r1, r3
 800113e:	4815      	ldr	r0, [pc, #84]	; (8001194 <ADC_Configuration+0x98>)
 8001140:	f7ff f842 	bl	80001c8 <ADC_Init>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_1,1 ,ADC_SampleTime_3Cycles);
 8001144:	2300      	movs	r3, #0
 8001146:	2201      	movs	r2, #1
 8001148:	2101      	movs	r1, #1
 800114a:	4812      	ldr	r0, [pc, #72]	; (8001194 <ADC_Configuration+0x98>)
 800114c:	f7ff f8d6 	bl	80002fc <ADC_RegularChannelConfig>

	ADC_Init(ADC2, &ADC_InitStructure);
 8001150:	f107 0310 	add.w	r3, r7, #16
 8001154:	4619      	mov	r1, r3
 8001156:	4810      	ldr	r0, [pc, #64]	; (8001198 <ADC_Configuration+0x9c>)
 8001158:	f7ff f836 	bl	80001c8 <ADC_Init>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_2,1 ,ADC_SampleTime_3Cycles);
 800115c:	2300      	movs	r3, #0
 800115e:	2201      	movs	r2, #1
 8001160:	2102      	movs	r1, #2
 8001162:	480d      	ldr	r0, [pc, #52]	; (8001198 <ADC_Configuration+0x9c>)
 8001164:	f7ff f8ca 	bl	80002fc <ADC_RegularChannelConfig>

	ADC_Cmd(ADC1, ENABLE);
 8001168:	2101      	movs	r1, #1
 800116a:	480a      	ldr	r0, [pc, #40]	; (8001194 <ADC_Configuration+0x98>)
 800116c:	f7ff f8aa 	bl	80002c4 <ADC_Cmd>
	ADC_Cmd(ADC2, ENABLE);
 8001170:	2101      	movs	r1, #1
 8001172:	4809      	ldr	r0, [pc, #36]	; (8001198 <ADC_Configuration+0x9c>)
 8001174:	f7ff f8a6 	bl	80002c4 <ADC_Cmd>

	NVIC_EnableIRQ(ADC_IRQn); 					// Enable IRQ for ADC in NVIC
 8001178:	2012      	movs	r0, #18
 800117a:	f7ff fe99 	bl	8000eb0 <NVIC_EnableIRQ>
	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);		// Enable ADC IRQ generation
 800117e:	2201      	movs	r2, #1
 8001180:	f240 2105 	movw	r1, #517	; 0x205
 8001184:	4803      	ldr	r0, [pc, #12]	; (8001194 <ADC_Configuration+0x98>)
 8001186:	f7ff f993 	bl	80004b0 <ADC_ITConfig>
}
 800118a:	bf00      	nop
 800118c:	3728      	adds	r7, #40	; 0x28
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40012000 	.word	0x40012000
 8001198:	40012100 	.word	0x40012100

0800119c <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80011a6:	bf00      	nop
}
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop

080011b4 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 80011b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80011bc:	4618      	mov	r0, r3
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop

080011c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80011c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001200 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80011cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80011ce:	e003      	b.n	80011d8 <LoopCopyDataInit>

080011d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80011d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80011d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80011d6:	3104      	adds	r1, #4

080011d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80011d8:	480b      	ldr	r0, [pc, #44]	; (8001208 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80011da:	4b0c      	ldr	r3, [pc, #48]	; (800120c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80011dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80011de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80011e0:	d3f6      	bcc.n	80011d0 <CopyDataInit>
  ldr  r2, =_sbss
 80011e2:	4a0b      	ldr	r2, [pc, #44]	; (8001210 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80011e4:	e002      	b.n	80011ec <LoopFillZerobss>

080011e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80011e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80011e8:	f842 3b04 	str.w	r3, [r2], #4

080011ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80011ec:	4b09      	ldr	r3, [pc, #36]	; (8001214 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80011ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80011f0:	d3f9      	bcc.n	80011e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80011f2:	f000 f84b 	bl	800128c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011f6:	f000 f8fb 	bl	80013f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011fa:	f7ff fee7 	bl	8000fcc <main>
  bx  lr    
 80011fe:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001200:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8001204:	08001474 	.word	0x08001474
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001208:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800120c:	20000020 	.word	0x20000020
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8001210:	20000020 	.word	0x20000020
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001214:	200010bc 	.word	0x200010bc

08001218 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001218:	e7fe      	b.n	8001218 <CAN1_RX0_IRQHandler>
	...

0800121c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop

0800122c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8001230:	e7fe      	b.n	8001230 <HardFault_Handler+0x4>
 8001232:	bf00      	nop

08001234 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8001238:	e7fe      	b.n	8001238 <MemManage_Handler+0x4>
 800123a:	bf00      	nop

0800123c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8001240:	e7fe      	b.n	8001240 <BusFault_Handler+0x4>
 8001242:	bf00      	nop

08001244 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8001248:	e7fe      	b.n	8001248 <UsageFault_Handler+0x4>
 800124a:	bf00      	nop

0800124c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop

0800125c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
}
 8001260:	bf00      	nop
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop

0800126c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
}
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop

0800127c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop

0800128c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001290:	4a16      	ldr	r2, [pc, #88]	; (80012ec <SystemInit+0x60>)
 8001292:	4b16      	ldr	r3, [pc, #88]	; (80012ec <SystemInit+0x60>)
 8001294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001298:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800129c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80012a0:	4a13      	ldr	r2, [pc, #76]	; (80012f0 <SystemInit+0x64>)
 80012a2:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <SystemInit+0x64>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f043 0301 	orr.w	r3, r3, #1
 80012aa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012ac:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <SystemInit+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80012b2:	4a0f      	ldr	r2, [pc, #60]	; (80012f0 <SystemInit+0x64>)
 80012b4:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <SystemInit+0x64>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80012bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012c0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80012c2:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <SystemInit+0x64>)
 80012c4:	4a0b      	ldr	r2, [pc, #44]	; (80012f4 <SystemInit+0x68>)
 80012c6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80012c8:	4a09      	ldr	r2, [pc, #36]	; (80012f0 <SystemInit+0x64>)
 80012ca:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <SystemInit+0x64>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <SystemInit+0x64>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80012da:	f000 f80d 	bl	80012f8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012de:	4b03      	ldr	r3, [pc, #12]	; (80012ec <SystemInit+0x60>)
 80012e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012e4:	609a      	str	r2, [r3, #8]
#endif
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	e000ed00 	.word	0xe000ed00
 80012f0:	40023800 	.word	0x40023800
 80012f4:	24003010 	.word	0x24003010

080012f8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	607b      	str	r3, [r7, #4]
 8001302:	2300      	movs	r3, #0
 8001304:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001306:	4a36      	ldr	r2, [pc, #216]	; (80013e0 <SetSysClock+0xe8>)
 8001308:	4b35      	ldr	r3, [pc, #212]	; (80013e0 <SetSysClock+0xe8>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001310:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001312:	4b33      	ldr	r3, [pc, #204]	; (80013e0 <SetSysClock+0xe8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800131a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3301      	adds	r3, #1
 8001320:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d103      	bne.n	8001330 <SetSysClock+0x38>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800132e:	d1f0      	bne.n	8001312 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001330:	4b2b      	ldr	r3, [pc, #172]	; (80013e0 <SetSysClock+0xe8>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d002      	beq.n	8001342 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800133c:	2301      	movs	r3, #1
 800133e:	603b      	str	r3, [r7, #0]
 8001340:	e001      	b.n	8001346 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001342:	2300      	movs	r3, #0
 8001344:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d142      	bne.n	80013d2 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800134c:	4a24      	ldr	r2, [pc, #144]	; (80013e0 <SetSysClock+0xe8>)
 800134e:	4b24      	ldr	r3, [pc, #144]	; (80013e0 <SetSysClock+0xe8>)
 8001350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001352:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001356:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001358:	4a22      	ldr	r2, [pc, #136]	; (80013e4 <SetSysClock+0xec>)
 800135a:	4b22      	ldr	r3, [pc, #136]	; (80013e4 <SetSysClock+0xec>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001362:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001364:	4a1e      	ldr	r2, [pc, #120]	; (80013e0 <SetSysClock+0xe8>)
 8001366:	4b1e      	ldr	r3, [pc, #120]	; (80013e0 <SetSysClock+0xe8>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800136c:	4a1c      	ldr	r2, [pc, #112]	; (80013e0 <SetSysClock+0xe8>)
 800136e:	4b1c      	ldr	r3, [pc, #112]	; (80013e0 <SetSysClock+0xe8>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001376:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001378:	4a19      	ldr	r2, [pc, #100]	; (80013e0 <SetSysClock+0xe8>)
 800137a:	4b19      	ldr	r3, [pc, #100]	; (80013e0 <SetSysClock+0xe8>)
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001382:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001384:	4b16      	ldr	r3, [pc, #88]	; (80013e0 <SetSysClock+0xe8>)
 8001386:	4a18      	ldr	r2, [pc, #96]	; (80013e8 <SetSysClock+0xf0>)
 8001388:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800138a:	4a15      	ldr	r2, [pc, #84]	; (80013e0 <SetSysClock+0xe8>)
 800138c:	4b14      	ldr	r3, [pc, #80]	; (80013e0 <SetSysClock+0xe8>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001394:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001396:	bf00      	nop
 8001398:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <SetSysClock+0xe8>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d0f9      	beq.n	8001398 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80013a4:	4b11      	ldr	r3, [pc, #68]	; (80013ec <SetSysClock+0xf4>)
 80013a6:	f240 6205 	movw	r2, #1541	; 0x605
 80013aa:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80013ac:	4a0c      	ldr	r2, [pc, #48]	; (80013e0 <SetSysClock+0xe8>)
 80013ae:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <SetSysClock+0xe8>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f023 0303 	bic.w	r3, r3, #3
 80013b6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80013b8:	4a09      	ldr	r2, [pc, #36]	; (80013e0 <SetSysClock+0xe8>)
 80013ba:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <SetSysClock+0xe8>)
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	f043 0302 	orr.w	r3, r3, #2
 80013c2:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80013c4:	bf00      	nop
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <SetSysClock+0xe8>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	f003 030c 	and.w	r3, r3, #12
 80013ce:	2b08      	cmp	r3, #8
 80013d0:	d1f9      	bne.n	80013c6 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40007000 	.word	0x40007000
 80013e8:	07405408 	.word	0x07405408
 80013ec:	40023c00 	.word	0x40023c00

080013f0 <__libc_init_array>:
 80013f0:	b570      	push	{r4, r5, r6, lr}
 80013f2:	4b0e      	ldr	r3, [pc, #56]	; (800142c <__libc_init_array+0x3c>)
 80013f4:	4c0e      	ldr	r4, [pc, #56]	; (8001430 <__libc_init_array+0x40>)
 80013f6:	1ae4      	subs	r4, r4, r3
 80013f8:	10a4      	asrs	r4, r4, #2
 80013fa:	2500      	movs	r5, #0
 80013fc:	461e      	mov	r6, r3
 80013fe:	42a5      	cmp	r5, r4
 8001400:	d004      	beq.n	800140c <__libc_init_array+0x1c>
 8001402:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001406:	4798      	blx	r3
 8001408:	3501      	adds	r5, #1
 800140a:	e7f8      	b.n	80013fe <__libc_init_array+0xe>
 800140c:	f000 f816 	bl	800143c <_init>
 8001410:	4c08      	ldr	r4, [pc, #32]	; (8001434 <__libc_init_array+0x44>)
 8001412:	4b09      	ldr	r3, [pc, #36]	; (8001438 <__libc_init_array+0x48>)
 8001414:	1ae4      	subs	r4, r4, r3
 8001416:	10a4      	asrs	r4, r4, #2
 8001418:	2500      	movs	r5, #0
 800141a:	461e      	mov	r6, r3
 800141c:	42a5      	cmp	r5, r4
 800141e:	d004      	beq.n	800142a <__libc_init_array+0x3a>
 8001420:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001424:	4798      	blx	r3
 8001426:	3501      	adds	r5, #1
 8001428:	e7f8      	b.n	800141c <__libc_init_array+0x2c>
 800142a:	bd70      	pop	{r4, r5, r6, pc}
 800142c:	0800146c 	.word	0x0800146c
 8001430:	0800146c 	.word	0x0800146c
 8001434:	08001470 	.word	0x08001470
 8001438:	0800146c 	.word	0x0800146c

0800143c <_init>:
 800143c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800143e:	bf00      	nop
 8001440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001442:	bc08      	pop	{r3}
 8001444:	469e      	mov	lr, r3
 8001446:	4770      	bx	lr

08001448 <_fini>:
 8001448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800144a:	bf00      	nop
 800144c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800144e:	bc08      	pop	{r3}
 8001450:	469e      	mov	lr, r3
 8001452:	4770      	bx	lr
