# 03-uvm_agent - UVM ä»£ç†

## ğŸ“š çŸ¥è¯†ç‚¹

- **UVM Agent** çš„ä½œç”¨å’Œç»“æ„
- **Active/Passive** æ¨¡å¼
- **Driver-Monitor-Sequencer** åä½œ
- **Agent é…ç½®**ï¼ˆis_activeï¼‰

## ğŸ“– èƒŒæ™¯çŸ¥è¯†

### ä»€ä¹ˆæ˜¯ Agentï¼Ÿ

Agent æ˜¯ UVM éªŒè¯ IPï¼ˆVIPï¼‰çš„å°è£…å•å…ƒï¼š

```
Agent (axi_agent)
â”œâ”€â”€ Sequencer (axi_sequencer)  # åºåˆ—ä»²è£
â”œâ”€â”€ Driver (axi_driver)          # ä¿¡å·é©±åŠ¨
â””â”€â”€ Monitor (axi_monitor)       # ä¿¡å·é‡‡æ ·
```

### Active vs Passive

| æ¨¡å¼ | Driver | Sequencer | Monitor | ç”¨é€” |
|------|--------|-----------|---------|------|
| **Active** | âœ… | âœ… | âœ… | ä¸»æ§éªŒè¯ |
| **Passive** | âŒ | âŒ | âœ… | åªåšç›‘æ§ |

## ğŸ“‚ æ–‡ä»¶ç»“æ„

```
03-uvm_agent/
â”œâ”€â”€ README.md              # æœ¬æ–‡æ¡£
â”œâ”€â”€ Makefile              # å®Œæ•´ç¼–è¯‘è„šæœ¬ âœ…
â”œâ”€â”€ axi_if.sv            # æ¥å£å®šä¹‰ âœ…
â”œâ”€â”€ axi_config.sv        # é…ç½®ç±» âœ…
â”œâ”€â”€ axi_transaction.sv    # äº‹åŠ¡é¡¹ âœ…
â”œâ”€â”€ axi_sequencer.sv     # ä»²è£å™¨ âœ…
â”œâ”€â”€ axi_driver.sv        # é©±åŠ¨ âœ…
â”œâ”€â”€ axi_monitor.sv        # ç›‘æ§ âœ…
â”œâ”€â”€ axi_agent.sv          # ä»£ç† âœ…
â”œâ”€â”€ axi_scoreboard.sv     # è®¡åˆ†æ¿ âœ…
â”œâ”€â”€ axi_env.sv           # ç¯å¢ƒ âœ…
â”œâ”€â”€ axi_base_seq.sv       # åŸºç¡€åºåˆ— âœ…
â”œâ”€â”€ axi_write_seq.sv      # å†™åºåˆ— âœ…
â””â”€â”€ tests/
    â””â”€â”€ base_test.sv     # æµ‹è¯•ç”¨ä¾‹ âœ…
```

## ğŸ” ä»£ç å¯¼è¯»

### Agent ç»“æ„

```systemverilog
class axi_agent extends uvm_agent;
    axi_config cfg;
    axi_driver    drv;
    axi_sequencer sqr;
    axi_monitor   mon;
    
    virtual function void build_phase(uvm_phase phase);
        // æ ¹æ® is_active åˆ›å»ºç»„ä»¶
        if (cfg.is_active == UVM_ACTIVE) begin
            drv = axi_driver::type_id::create("drv", this);
            sqr = axi_sequencer::type_id::create("sqr", this);
        end
        mon = axi_monitor::type_id::create("mon", this);
    endfunction
    
    virtual function void connect_phase(uvm_phase phase);
        // è¿æ¥ Driver åˆ° Sequencer
        if (cfg.is_active == UVM_ACTIVE) begin
            drv.seq_item_port.connect(sqr.seq_item_export);
        end
    endfunction
endclass
```

## ğŸš€ å¿«é€Ÿå¼€å§‹

```bash
cd 03-uvm-components/03-uvm_agent

# VCS
make SIM=vcs

# Xcelium  
make SIM=xrun

# Questa
make SIM=vsim

# æ¸…ç†
make clean
```

## ğŸ’¡ ç¤ºä¾‹è¯´æ˜

### å®Œæ•´ AXI Agent

åŒ…å«æ‰€æœ‰ç»„ä»¶çš„å®Œæ•´å®ç°ï¼š
- âœ… AXI4-Lite åè®®æ”¯æŒ
- âœ… é…ç½®ç±»ï¼ˆis_active, num_transactionsï¼‰
- âœ… äº‹åŠ¡é¡¹ï¼ˆAW/AR/W/R/B é€šé“ï¼‰
- âœ… Driverï¼ˆä¿¡å·é©±åŠ¨ï¼‰
- âœ… Monitorï¼ˆäº‹åŠ¡é‡‡æ ·ï¼‰
- âœ… Sequencerï¼ˆåºåˆ—ä»²è£ï¼‰
- âœ… Scoreboardï¼ˆç»“æœæ¯”è¾ƒï¼‰
- âœ… Environmentï¼ˆç¯å¢ƒç»„è£…ï¼‰
- âœ… åŸºç¡€åºåˆ—å’Œå†™åºåˆ—

## ğŸ“ ç»ƒä¹ é¢˜

1. **ç»ƒä¹  1**ï¼šæ·»åŠ  AXI4 Full æ”¯æŒï¼ˆburstï¼‰
2. **ç»ƒä¹  2**ï¼šå®ç° Response å¤„ç†
3. **ç»ƒä¹  3**ï¼šæ·»åŠ  Coverage æ¨¡å‹

## ğŸ“š å‚è€ƒèµ„æ–™

- [UVM Agent Cookbook](https://www.amiq.com/consulting/2014/02/06/the-verification-agent/)
- [Verification Academy - Agent](https://verificationacademy.com/cookbook/agents)
- [AXI Protocol Specification](https://developer.arm.com/documentation/ihi0022/latest/)

---

**å¿«é€Ÿå¯¼èˆª**: [è¿”å›æ ¹ç›®å½•](../../README.md) | [ä¸Šä¸€ç« èŠ‚](../02-uvm_env) | [ä¸‹ä¸€ç« èŠ‚](../04-uvm_driver)
