 
****************************************
Report : cell
Design : four_bit_select_adder
Version: Q-2019.12-SP3
Date   : Fri Nov 17 23:36:05 2023
****************************************

Attributes:
    b - black box (unknown)
    c - control logic
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
A_reg_reg[0]              **SEQGEN**                      0.000000  n, u
A_reg_reg[1]              **SEQGEN**                      0.000000  n, u
A_reg_reg[2]              **SEQGEN**                      0.000000  n, u
A_reg_reg[3]              **SEQGEN**                      0.000000  n, u
B_0                       GTECH_BUF       gtech           0.000000  c, u
B_1                       GTECH_BUF       gtech           0.000000  c, u
B_reg_reg[0]              **SEQGEN**                      0.000000  n, u
B_reg_reg[1]              **SEQGEN**                      0.000000  n, u
B_reg_reg[2]              **SEQGEN**                      0.000000  n, u
B_reg_reg[3]              **SEQGEN**                      0.000000  n, u
C50                       *SELECT_OP_2.2_2.1_2            0.000000  s, u
C51                       *SELECT_OP_2.1_2.1_1            0.000000  s, u
Cout_reg_reg              **SEQGEN**                      0.000000  n, u
I_0                       GTECH_NOT       gtech           0.000000  u
I_1                       GTECH_NOT       gtech           0.000000  u
lower_adder               two_bit_adder                   0.000000  h, u
sum_reg_reg[0]            **SEQGEN**                      0.000000  n, u
sum_reg_reg[1]            **SEQGEN**                      0.000000  n, u
sum_reg_reg[2]            **SEQGEN**                      0.000000  n, u
sum_reg_reg[3]            **SEQGEN**                      0.000000  n, u
upper_adder_0             two_bit_adder                   0.000000  h, u
upper_adder_1             two_bit_adder                   0.000000  h, u
--------------------------------------------------------------------------------
Total 22 cells                                            0.000000
1
