Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: space_invaders_core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "space_invaders_core.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "space_invaders_core"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : space_invaders_core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\spaceship.v" into library work
Parsing module <spaceship>.
WARNING:HDLCompiler:370 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\spaceship.v" Line 34: Empty port in module declaration
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\rocket.v" into library work
Parsing module <rocket>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\hvsync_generator.v" into library work
Parsing module <hvsync_generator>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\debouncer_DPB_SCEN_CCEN_MCEN.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\alien.v" into library work
Parsing module <alien>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" into library work
Parsing module <space_invaders_core>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <space_invaders_core>.

Elaborating module <BUF>.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 50: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 64: Assignment to aliencol2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 65: Assignment to aliencol3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 66: Assignment to aliencol4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 68: Assignment to alienrow2 ignored, since the identifier is never used

Elaborating module <hvsync_generator>.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\hvsync_generator.v" Line 34: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\hvsync_generator.v" Line 44: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <debouncer>.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\debouncer_DPB_SCEN_CCEN_MCEN.v" Line 141: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\debouncer_DPB_SCEN_CCEN_MCEN.v" Line 156: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\debouncer_DPB_SCEN_CCEN_MCEN.v" Line 168: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\debouncer_DPB_SCEN_CCEN_MCEN.v" Line 173: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\debouncer_DPB_SCEN_CCEN_MCEN.v" Line 186: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\debouncer_DPB_SCEN_CCEN_MCEN.v" Line 191: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\debouncer_DPB_SCEN_CCEN_MCEN.v" Line 223: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 78: Assignment to C_Ack_SCEN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 79: Assignment to U_Ack_SCEN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 80: Assignment to L_Ack_SCEN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 81: Assignment to R_Ack_SCEN ignored, since the identifier is never used

Elaborating module <spaceship>.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\spaceship.v" Line 58: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\spaceship.v" Line 61: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <alien>.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\alien.v" Line 73: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 83: Assignment to aliendirection ignored, since the identifier is never used

Elaborating module <rocket>.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\rocket.v" Line 62: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 123: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" Line 125: Result of 32-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <space_invaders_core>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v".
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'ship', is tied to GND.
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" line 78: Output port <scen> of the instance <d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" line 78: Output port <mcen> of the instance <d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" line 79: Output port <scen> of the instance <d2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" line 79: Output port <mcen> of the instance <d2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" line 80: Output port <scen> of the instance <d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" line 80: Output port <mcen> of the instance <d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" line 81: Output port <scen> of the instance <d4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" line 81: Output port <mcen> of the instance <d4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\space_invaders.v" line 83: Output port <direction> of the instance <alien1> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <score>.
    Found 28-bit register for signal <DIV_CLK>.
    Found 3-bit register for signal <lives>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <playing>.
    Found 1-bit register for signal <vga_r>.
    Found 1-bit register for signal <vga_g>.
    Found 1-bit register for signal <vga_b>.
    Found 9-bit subtractor for signal <shipY[8]_GND_1_o_sub_19_OUT> created at line 117.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_31_OUT> created at line 136.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_35_OUT> created at line 136.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_39_OUT> created at line 137.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_43_OUT> created at line 137.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_47_OUT> created at line 138.
    Found 10-bit subtractor for signal <shipX[9]_GND_1_o_sub_51_OUT> created at line 138.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_55_OUT> created at line 139.
    Found 10-bit subtractor for signal <alien1X[9]_GND_1_o_sub_59_OUT> created at line 139.
    Found 28-bit adder for signal <DIV_CLK[27]_GND_1_o_add_0_OUT> created at line 50.
    Found 4-bit adder for signal <score[3]_GND_1_o_add_20_OUT> created at line 123.
    Found 10-bit adder for signal <n0190> created at line 136.
    Found 11-bit adder for signal <n0195> created at line 136.
    Found 10-bit adder for signal <n0199> created at line 137.
    Found 11-bit adder for signal <n0204> created at line 137.
    Found 10-bit adder for signal <n0208> created at line 138.
    Found 10-bit adder for signal <shipX[9]_GND_1_o_add_48_OUT> created at line 138.
    Found 10-bit adder for signal <n0210> created at line 139.
    Found 10-bit adder for signal <alien1X[9]_GND_1_o_add_56_OUT> created at line 139.
    Found 3-bit subtractor for signal <GND_1_o_GND_1_o_sub_23_OUT<2:0>> created at line 125.
    Found 16x7-bit Read Only RAM for signal <SSD_CATHODES>
    Found 1-bit 4-to-1 multiplexer for signal <SSD<2>> created at line 193.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<1>> created at line 193.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<0>> created at line 193.
    Found 4-bit comparator lessequal for signal <n0023> created at line 117
    Found 9-bit comparator lessequal for signal <n0028> created at line 117
    Found 10-bit comparator lessequal for signal <n0045> created at line 136
    Found 32-bit comparator lessequal for signal <n0048> created at line 136
    Found 11-bit comparator lessequal for signal <n0052> created at line 136
    Found 32-bit comparator lessequal for signal <n0056> created at line 136
    Found 10-bit comparator lessequal for signal <n0060> created at line 137
    Found 32-bit comparator lessequal for signal <n0063> created at line 137
    Found 11-bit comparator lessequal for signal <n0067> created at line 137
    Found 32-bit comparator lessequal for signal <n0071> created at line 137
    Found 10-bit comparator lessequal for signal <n0077> created at line 138
    Found 10-bit comparator lessequal for signal <n0081> created at line 138
    Found 10-bit comparator lessequal for signal <n0085> created at line 138
    Found 10-bit comparator lessequal for signal <n0089> created at line 138
    Found 10-bit comparator lessequal for signal <n0093> created at line 139
    Found 10-bit comparator lessequal for signal <n0097> created at line 139
    Found 10-bit comparator lessequal for signal <n0101> created at line 139
    Found 10-bit comparator lessequal for signal <n0105> created at line 139
    Summary:
	inferred   1 RAM(s).
	inferred  20 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred  18 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <space_invaders_core> synthesized.

Synthesizing Unit <hvsync_generator>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\hvsync_generator.v".
    Found 10-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_3_o_add_2_OUT> created at line 34.
    Found 10-bit adder for signal <CounterY[9]_GND_3_o_add_9_OUT> created at line 44.
    Found 10-bit comparator greater for signal <PWR_3_o_CounterX[9]_LessThan_16_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_3_o_LessThan_17_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_3_o_LessThan_21_o> created at line 58
    Found 10-bit comparator greater for signal <CounterY[9]_GND_3_o_LessThan_22_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <hvsync_generator> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\debouncer_DPB_SCEN_CCEN_MCEN.v".
        N_dc = 5
    Set property "fsm_encoding = user" for signal <state>.
    Found 6-bit register for signal <state>.
    Found 5-bit register for signal <debounce_count>.
    Found 4-bit register for signal <MCEN_count>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <debounce_count[4]_GND_4_o_add_2_OUT> created at line 156.
    Found 4-bit adder for signal <MCEN_count[3]_GND_4_o_add_5_OUT> created at line 168.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <debouncer> synthesized.

Synthesizing Unit <spaceship>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\spaceship.v".
WARNING:Xst:647 - Input <shipborderY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alienrocket1X> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alienrocket1Y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alienrocket1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <shipY>.
    Found 10-bit register for signal <shipX>.
    Found 1-bit register for signal <shiphit>.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_2_OUT> created at line 58.
    Found 11-bit adder for signal <n0049[10:0]> created at line 61.
    Found 10-bit comparator greater for signal <GND_5_o_shipX[9]_LessThan_1_o> created at line 58
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_5_o> created at line 61
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <spaceship> synthesized.

Synthesizing Unit <alien>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\alien.v".
WARNING:Xst:647 - Input <shiprocket> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction>.
    Found 10-bit register for signal <alienX>.
    Found 9-bit register for signal <alienY>.
    Found 1-bit register for signal <alienhit>.
    Found 1-bit register for signal <dead>.
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_9_OUT> created at line 67.
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_10_OUT> created at line 67.
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_17_OUT> created at line 73.
    Found 11-bit subtractor for signal <GND_7_o_GND_7_o_sub_20_OUT> created at line 73.
    Found 11-bit adder for signal <n0139> created at line 67.
    Found 11-bit adder for signal <n0140> created at line 67.
    Found 10-bit adder for signal <n0147> created at line 67.
    Found 10-bit adder for signal <n0148> created at line 67.
    Found 11-bit adder for signal <n0170[10:0]> created at line 73.
    Found 11-bit adder for signal <n0172[10:0]> created at line 73.
    Found 32-bit comparator greater for signal <GND_7_o_GND_7_o_LessThan_2_o> created at line 61
    Found 10-bit comparator greater for signal <alienX[9]_GND_7_o_LessThan_3_o> created at line 61
    Found 11-bit comparator greater for signal <BUS_0002_BUS_0003_LessThan_8_o> created at line 67
    Found 32-bit comparator greater for signal <GND_7_o_GND_7_o_LessThan_11_o> created at line 67
    Found 10-bit comparator greater for signal <BUS_0004_BUS_0005_LessThan_14_o> created at line 67
    Found 9-bit comparator lessequal for signal <n0026> created at line 73
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <alien> synthesized.

Synthesizing Unit <rocket>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\nfeldman\EE 354\final_project_IV\rocket.v".
    Found 9-bit register for signal <rocketY>.
    Found 10-bit register for signal <rocketX>.
    Found 1-bit register for signal <flying>.
    Found 10-bit subtractor for signal <GND_9_o_GND_9_o_sub_3_OUT> created at line 62.
    Found 10-bit adder for signal <n0056[9:0]> created at line 62.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <rocket> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 46
 10-bit adder                                          : 12
 10-bit subtractor                                     : 8
 11-bit adder                                          : 7
 11-bit subtractor                                     : 7
 28-bit adder                                          : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 5
 5-bit adder                                           : 4
 9-bit subtractor                                      : 1
# Registers                                            : 34
 1-bit register                                        : 13
 10-bit register                                       : 6
 28-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 5
 5-bit register                                        : 4
 9-bit register                                        : 4
# Comparators                                          : 30
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 10
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 4
 4-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 8
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <shipY_1> in Unit <ship> is equivalent to the following 3 FFs/Latches, which will be removed : <shipY_6> <shipY_7> <shipY_8> 
INFO:Xst:2261 - The FF/Latch <shipY_0> in Unit <ship> is equivalent to the following 4 FFs/Latches, which will be removed : <shipY_2> <shipY_3> <shipY_4> <shipY_5> 
INFO:Xst:2261 - The FF/Latch <alienhit> in Unit <alien1> is equivalent to the following FF/Latch, which will be removed : <dead> 
WARNING:Xst:1710 - FF/Latch <shipY_0> (without init value) has a constant value of 0 in block <ship>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shipY_1> (without init value) has a constant value of 1 in block <ship>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <hvsync_generator>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator> synthesized (advanced).

Synthesizing (advanced) Unit <space_invaders_core>.
The following registers are absorbed into counter <DIV_CLK>: 1 register on signal <DIV_CLK>.
The following registers are absorbed into counter <score>: 1 register on signal <score>.
The following registers are absorbed into counter <lives>: 1 register on signal <lives>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSD_CATHODES> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",SSD)>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Cg>            |          |
    -----------------------------------------------------------------------
Unit <space_invaders_core> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 41
 10-bit adder                                          : 10
 10-bit subtractor                                     : 8
 11-bit adder                                          : 7
 11-bit subtractor                                     : 7
 4-bit adder                                           : 4
 5-bit adder                                           : 4
 9-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 28-bit up counter                                     : 1
 3-bit down counter                                    : 1
 4-bit up counter                                      : 1
# Registers                                            : 125
 Flip-Flops                                            : 125
# Comparators                                          : 30
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 10
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 4
 4-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 8
 32-bit 2-to-1 multiplexer                             : 7
 9-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <shipY_0> (without init value) has a constant value of 0 in block <spaceship>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shipY_1> (without init value) has a constant value of 1 in block <spaceship>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shipY_2> (without init value) has a constant value of 0 in block <spaceship>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shipY_3> (without init value) has a constant value of 0 in block <spaceship>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shipY_4> (without init value) has a constant value of 0 in block <spaceship>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shipY_5> (without init value) has a constant value of 0 in block <spaceship>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shipY_6> (without init value) has a constant value of 1 in block <spaceship>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shipY_7> (without init value) has a constant value of 1 in block <spaceship>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shipY_8> (without init value) has a constant value of 1 in block <spaceship>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <alienhit> in Unit <alien> is equivalent to the following FF/Latch, which will be removed : <dead> 
INFO:Xst:2261 - The FF/Latch <playing> in Unit <space_invaders_core> is equivalent to the following FF/Latch, which will be removed : <state> 
Optimizing FSM <d1/FSM_0> on signal <state[1:6]> with user encoding.
Optimizing FSM <d2/FSM_0> on signal <state[1:6]> with user encoding.
Optimizing FSM <d3/FSM_0> on signal <state[1:6]> with user encoding.
Optimizing FSM <d4/FSM_0> on signal <state[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 111100 | 111100
 100000 | 100000
 101100 | 101100
 100100 | 100100
 101101 | 101101
 100001 | 100001
 100010 | 100010
--------------------
WARNING:Xst:1710 - FF/Latch <shipX_0> (without init value) has a constant value of 0 in block <spaceship>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <alienY_0> (without init value) has a constant value of 0 in block <alien>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DIV_CLK_27> of sequential type is unconnected in block <space_invaders_core>.

Optimizing unit <space_invaders_core> ...

Optimizing unit <debouncer> ...

Optimizing unit <rocket> ...

Optimizing unit <spaceship> ...

Optimizing unit <alien> ...

Optimizing unit <hvsync_generator> ...
WARNING:Xst:1710 - FF/Latch <arocket1/rocketY_0> (without init value) has a constant value of 0 in block <space_invaders_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <srocket/rocketX_0> (without init value) has a constant value of 0 in block <space_invaders_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <srocket/rocketY_0> (without init value) has a constant value of 0 in block <space_invaders_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lives_0> (without init value) has a constant value of 0 in block <space_invaders_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lives_1> (without init value) has a constant value of 0 in block <space_invaders_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lives_2> (without init value) has a constant value of 1 in block <space_invaders_core>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block space_invaders_core, actual ratio is 9.
FlipFlop alien1/alienX_2 has been replicated 1 time(s)
FlipFlop alien1/alienX_3 has been replicated 2 time(s)
FlipFlop alien1/alienX_4 has been replicated 2 time(s)
FlipFlop alien1/alienX_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 190
 Flip-Flops                                            : 190

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : space_invaders_core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 852
#      BUF                         : 2
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 44
#      LUT2                        : 51
#      LUT3                        : 84
#      LUT4                        : 230
#      LUT5                        : 91
#      LUT6                        : 138
#      MUXCY                       : 148
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 190
#      FD                          : 50
#      FDC                         : 60
#      FDCE                        : 27
#      FDP                         : 9
#      FDPE                        : 32
#      FDR                         : 2
#      FDRE                        : 10
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 4
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             190  out of  18224     1%  
 Number of Slice LUTs:                  652  out of   9112     7%  
    Number used as Logic:               652  out of   9112     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    658
   Number with an unused Flip Flop:     468  out of    658    71%  
   Number with an unused LUT:             6  out of    658     0%  
   Number of fully used LUT-FF pairs:   184  out of    658    27%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
DIV_CLK_1                          | BUFG                   | 26    |
ClkPort                            | BUFGP                  | 27    |
DIV_CLK_19                         | BUFG                   | 77    |
DIV_CLK_18                         | BUFG                   | 60    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.334ns (Maximum Frequency: 187.466MHz)
   Minimum input arrival time before clock: 3.678ns
   Maximum output required time after clock: 5.073ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_1'
  Clock period: 4.301ns (frequency: 232.520MHz)
  Total number of paths / destination ports: 755 / 48
-------------------------------------------------------------------------
Delay:               4.301ns (Levels of Logic = 8)
  Source:            syncgen/CounterY_1 (FF)
  Destination:       vga_r (FF)
  Source Clock:      DIV_CLK_1 rising
  Destination Clock: DIV_CLK_1 rising

  Data Path: syncgen/CounterY_1 to vga_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.447   1.319  syncgen/CounterY_1 (syncgen/CounterY_1)
     LUT4:I0->O            0   0.203   0.000  Mcompar_GND_1_o_GND_1_o_LessThan_40_o_lutdi (Mcompar_GND_1_o_GND_1_o_LessThan_40_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  Mcompar_GND_1_o_GND_1_o_LessThan_40_o_cy<0> (Mcompar_GND_1_o_GND_1_o_LessThan_40_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_GND_1_o_LessThan_40_o_cy<1> (Mcompar_GND_1_o_GND_1_o_LessThan_40_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_GND_1_o_LessThan_40_o_cy<2> (Mcompar_GND_1_o_GND_1_o_LessThan_40_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_GND_1_o_LessThan_40_o_cy<3> (Mcompar_GND_1_o_GND_1_o_LessThan_40_o_cy<3>)
     MUXCY:CI->O           1   0.213   0.827  Mcompar_GND_1_o_GND_1_o_LessThan_40_o_cy<4> (GND_1_o_GND_1_o_LessThan_40_o)
     LUT4:I0->O            1   0.203   0.580  R_inDisplayArea_AND_77_o2 (R_inDisplayArea_AND_77_o2)
     LUT6:I5->O            1   0.205   0.000  R_inDisplayArea_AND_77_o3 (R_inDisplayArea_AND_77_o)
     FD:D                      0.102          vga_r
    ----------------------------------------
    Total                      4.301ns (1.575ns logic, 2.726ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 2.161ns (frequency: 462.781MHz)
  Total number of paths / destination ports: 378 / 27
-------------------------------------------------------------------------
Delay:               2.161ns (Levels of Logic = 28)
  Source:            DIV_CLK_0 (FF)
  Destination:       DIV_CLK_26 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: DIV_CLK_0 to DIV_CLK_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  DIV_CLK_0 (DIV_CLK_0)
     INV:I->O              1   0.206   0.000  Mcount_DIV_CLK_lut<0>_INV_0 (Mcount_DIV_CLK_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_DIV_CLK_cy<0> (Mcount_DIV_CLK_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<1> (Mcount_DIV_CLK_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<2> (Mcount_DIV_CLK_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<3> (Mcount_DIV_CLK_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<4> (Mcount_DIV_CLK_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<5> (Mcount_DIV_CLK_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<6> (Mcount_DIV_CLK_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<7> (Mcount_DIV_CLK_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<8> (Mcount_DIV_CLK_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<9> (Mcount_DIV_CLK_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<10> (Mcount_DIV_CLK_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<11> (Mcount_DIV_CLK_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<12> (Mcount_DIV_CLK_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<13> (Mcount_DIV_CLK_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<14> (Mcount_DIV_CLK_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<15> (Mcount_DIV_CLK_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<16> (Mcount_DIV_CLK_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<17> (Mcount_DIV_CLK_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<18> (Mcount_DIV_CLK_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<19> (Mcount_DIV_CLK_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<20> (Mcount_DIV_CLK_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<21> (Mcount_DIV_CLK_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<22> (Mcount_DIV_CLK_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<23> (Mcount_DIV_CLK_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<24> (Mcount_DIV_CLK_cy<24>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_DIV_CLK_cy<25> (Mcount_DIV_CLK_cy<25>)
     XORCY:CI->O           1   0.180   0.000  Mcount_DIV_CLK_xor<26> (Result<26>)
     FDC:D                     0.102          DIV_CLK_26
    ----------------------------------------
    Total                      2.161ns (1.582ns logic, 0.579ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_19'
  Clock period: 5.334ns (frequency: 187.466MHz)
  Total number of paths / destination ports: 2045 / 136
-------------------------------------------------------------------------
Delay:               5.334ns (Levels of Logic = 5)
  Source:            ship/shipX_6 (FF)
  Destination:       ship/shipX_9 (FF)
  Source Clock:      DIV_CLK_19 rising
  Destination Clock: DIV_CLK_19 rising

  Data Path: ship/shipX_6 to ship/shipX_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            17   0.447   1.132  ship/shipX_6 (ship/shipX_6)
     LUT4:I2->O            1   0.203   0.580  ship/GND_5_o_shipX[9]_LessThan_1_o1_SW0 (N16)
     LUT6:I5->O            4   0.205   0.684  ship/GND_5_o_shipX[9]_LessThan_1_o1 (ship/GND_5_o_shipX[9]_LessThan_1_o)
     LUT6:I5->O            4   0.205   0.684  ship/Mmux_shipX[9]_GND_5_o_mux_9_OUT411 (ship/Mmux_shipX[9]_GND_5_o_mux_9_OUT41)
     LUT6:I5->O            4   0.205   0.684  ship/Mmux_shipX[9]_GND_5_o_mux_9_OUT611 (ship/Mmux_shipX[9]_GND_5_o_mux_9_OUT61)
     LUT6:I5->O            1   0.205   0.000  ship/Mmux_shipX[9]_GND_5_o_mux_9_OUT8 (ship/shipX[9]_GND_5_o_mux_9_OUT<7>)
     FDCE:D                    0.102          ship/shipX_7
    ----------------------------------------
    Total                      5.334ns (1.572ns logic, 3.762ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_18'
  Clock period: 5.192ns (frequency: 192.594MHz)
  Total number of paths / destination ports: 608 / 84
-------------------------------------------------------------------------
Delay:               5.192ns (Levels of Logic = 2)
  Source:            d1/state_FSM_FFd4 (FF)
  Destination:       d4/state_FSM_FFd1 (FF)
  Source Clock:      DIV_CLK_18 rising
  Destination Clock: DIV_CLK_18 rising

  Data Path: d1/state_FSM_FFd4 to d4/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.447   0.982  d1/state_FSM_FFd4 (d1/state_FSM_FFd4)
     LUT2:I1->O            1   0.205   0.579  resetbtn1 (resetbtn)
     BUF:I->O            140   0.568   1.982  BUF2 (reset)
     FDC:CLR                   0.430          d4/state_FSM_FFd6
    ----------------------------------------
    Total                      5.192ns (1.650ns logic, 3.542ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_18'
  Total number of paths / destination ports: 28 / 24
-------------------------------------------------------------------------
Offset:              3.678ns (Levels of Logic = 3)
  Source:            btnR (PAD)
  Destination:       d4/state_FSM_FFd6 (FF)
  Destination Clock: DIV_CLK_18 rising

  Data Path: btnR to d4/state_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.138  btnR_IBUF (btnR_IBUF)
     LUT6:I0->O            1   0.203   0.808  d4/state_FSM_FFd6-In2 (d4/state_FSM_FFd6-In2)
     LUT5:I2->O            1   0.205   0.000  d4/state_FSM_FFd6-In3 (d4/state_FSM_FFd6-In)
     FDC:D                     0.102          d4/state_FSM_FFd6
    ----------------------------------------
    Total                      3.678ns (1.732ns logic, 1.946ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            syncgen/vga_HS (FF)
  Destination:       vga_h_sync (PAD)
  Source Clock:      DIV_CLK_1 rising

  Data Path: syncgen/vga_HS to vga_h_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  syncgen/vga_HS (syncgen/vga_HS)
     INV:I->O              1   0.206   0.579  syncgen/vga_h_sync1_INV_0 (vga_h_sync_OBUF)
     OBUF:I->O                 2.571          vga_h_sync_OBUF (vga_h_sync)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkPort'
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Offset:              5.073ns (Levels of Logic = 2)
  Source:            DIV_CLK_18 (FF)
  Destination:       Ca (PAD)
  Source Clock:      ClkPort rising

  Data Path: DIV_CLK_18 to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   1.273  DIV_CLK_18 (DIV_CLK_18)
     LUT6:I0->O            1   0.203   0.579  Mram_SSD_CATHODES21 (Ce_OBUF)
     OBUF:I->O                 2.571          Ce_OBUF (Ce)
    ----------------------------------------
    Total                      5.073ns (3.221ns logic, 1.852ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_19'
  Total number of paths / destination ports: 25 / 7
-------------------------------------------------------------------------
Offset:              5.027ns (Levels of Logic = 2)
  Source:            score_1 (FF)
  Destination:       Ca (PAD)
  Source Clock:      DIV_CLK_19 rising

  Data Path: score_1 to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.447   1.227  score_1 (score_1)
     LUT6:I1->O            1   0.203   0.579  Mram_SSD_CATHODES61 (Ca_OBUF)
     OBUF:I->O                 2.571          Ca_OBUF (Ca)
    ----------------------------------------
    Total                      5.027ns (3.221ns logic, 1.806ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.161|         |         |         |
DIV_CLK_18     |    5.192|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |    4.301|         |         |         |
DIV_CLK_18     |    6.254|         |         |         |
DIV_CLK_19     |    6.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_18
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_18     |    5.192|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_19
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.753|         |         |         |
DIV_CLK_18     |    5.847|         |         |         |
DIV_CLK_19     |    5.334|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.44 secs
 
--> 

Total memory usage is 280968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   52 (   0 filtered)
Number of infos    :   15 (   0 filtered)

