// Seed: 2583440806
timeunit 1ps / 1ps;
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  assign id_4 = 1 ? 1 : id_0;
  always @(1) begin
    id_4 <= 1;
    if (id_4) if (id_2) id_4 <= 1;
  end
  logic id_5 = id_2;
endmodule
