/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  reg [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [19:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[49] ? in_data[92] : in_data[30];
  assign celloutsig_0_14z = celloutsig_0_9z ? celloutsig_0_8z : celloutsig_0_7z;
  assign celloutsig_1_19z = ~(celloutsig_1_4z[1] | celloutsig_1_12z[11]);
  assign celloutsig_0_10z = ~(celloutsig_0_4z | celloutsig_0_8z);
  assign celloutsig_0_3z = ~celloutsig_0_1z;
  assign celloutsig_0_6z = ~in_data[67];
  assign celloutsig_1_6z = ~celloutsig_1_3z[2];
  assign celloutsig_0_4z = ! { in_data[61:55], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_5z = ! { celloutsig_1_1z[11], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_18z = in_data[174:172] || { in_data[107], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_4z } < celloutsig_0_2z[12:9];
  assign celloutsig_0_1z = { in_data[73:70], celloutsig_0_0z, celloutsig_0_0z } < in_data[61:56];
  assign celloutsig_1_2z = in_data[190:174] < { in_data[171:157], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_5z[3] & ~(in_data[82]);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(celloutsig_0_7z);
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z } % { 1'h1, in_data[113:97] };
  assign celloutsig_0_5z = ~ { in_data[71:53], celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_5z[5:0] | { celloutsig_0_2z[3:0], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_11z[5:1], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z } | { celloutsig_0_5z[10:5], celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_2z = { in_data[33:19], celloutsig_0_1z } | { in_data[67:64], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = celloutsig_0_6z & celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_3z & celloutsig_0_15z;
  assign celloutsig_1_0z = in_data[162] & in_data[184];
  assign celloutsig_1_8z = celloutsig_1_3z[2] & celloutsig_1_1z[9];
  assign celloutsig_1_1z = { in_data[135:124], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[178:166], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[138:135] - celloutsig_1_1z[7:4];
  assign celloutsig_1_4z = { celloutsig_1_1z[11], celloutsig_1_2z, celloutsig_1_0z } - { celloutsig_1_3z[2:1], celloutsig_1_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_13z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_10z };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
