<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::MachineSchedStrategy Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1MachineSchedStrategy-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MachineSchedStrategy Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::MachineSchedStrategy:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MachineSchedStrategy__inherit__graph.png" border="0" usemap="#llvm_1_1MachineSchedStrategy_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1MachineSchedStrategy_inherit__map" id="llvm_1_1MachineSchedStrategy_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1ConvergingVLIWScheduler.html" title="llvm::ConvergingVLIWScheduler" alt="" coords="5,80,228,107"/><area shape="rect" id="node3" href="classllvm_1_1GenericSchedulerBase.html" title="llvm::GenericSchedulerBase" alt="" coords="252,80,453,107"/><area shape="rect" id="node6" href="classllvm_1_1R600SchedStrategy.html" title="llvm::R600SchedStrategy" alt="" coords="477,80,660,107"/><area shape="rect" id="node4" href="classllvm_1_1GenericScheduler.html" title="llvm::GenericScheduler" alt="" coords="164,155,333,181"/><area shape="rect" id="node5" href="classllvm_1_1PostGenericScheduler.html" title="llvm::PostGenericScheduler" alt="" coords="358,155,555,181"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aaaecfbf710a0963f957ed2ef002caa66"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#aaaecfbf710a0963f957ed2ef002caa66">~MachineSchedStrategy</a> ()</td></tr>
<tr class="separator:aaaecfbf710a0963f957ed2ef002caa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ec4fd225f0e252e6dfabc03d0903bf"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs)</td></tr>
<tr class="memdesc:ae3ec4fd225f0e252e6dfabc03d0903bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optionally override the per-region scheduling policy.  <a href="#ae3ec4fd225f0e252e6dfabc03d0903bf">More...</a><br/></td></tr>
<tr class="separator:ae3ec4fd225f0e252e6dfabc03d0903bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d54e917bcbe822353364a34648f5840"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1d54e917bcbe822353364a34648f5840">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a1d54e917bcbe822353364a34648f5840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42eed718d961aaef1f3715e91e3ccaf7"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG)=0</td></tr>
<tr class="memdesc:a42eed718d961aaef1f3715e91e3ccaf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="#a42eed718d961aaef1f3715e91e3ccaf7">More...</a><br/></td></tr>
<tr class="separator:a42eed718d961aaef1f3715e91e3ccaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b2f5ad8048d175fc88cbd6684ac720"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a> ()</td></tr>
<tr class="separator:af9b2f5ad8048d175fc88cbd6684ac720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4a16da4cdec2f4f4a3175834ccd4c1"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode)=0</td></tr>
<tr class="separator:aab4a16da4cdec2f4f4a3175834ccd4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8386beb0371134711bb85e91c5e616"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a> (<a class="el" href="classunsigned.html">unsigned</a> SubtreeID)</td></tr>
<tr class="memdesc:a3a8386beb0371134711bb85e91c5e616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <a href="#a3a8386beb0371134711bb85e91c5e616">More...</a><br/></td></tr>
<tr class="separator:a3a8386beb0371134711bb85e91c5e616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be6a6d3b879d048d8df6ae13c7b9698"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode)=0</td></tr>
<tr class="separator:a3be6a6d3b879d048d8df6ae13c7b9698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870625307391612fc91db410cf9820b0"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)=0</td></tr>
<tr class="separator:a870625307391612fc91db410cf9820b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee56664b72ea174c22ef095dc828a0b5"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)=0</td></tr>
<tr class="separator:aee56664b72ea174c22ef095dc828a0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> - Interface to the scheduling algorithm used by <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>.</p>
<p>Initialization sequence: initPolicy -&gt; shouldTrackPressure -&gt; initialize(DAG) -&gt; registerRoots </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00168">168</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="aaaecfbf710a0963f957ed2ef002caa66"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual llvm::MachineSchedStrategy::~MachineSchedStrategy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00171">171</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a42eed718d961aaef1f3715e91e3ccaf7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#aa8cddd2ea015f8177a8395035f87e332">llvm::GenericScheduler</a>, <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aef655ef720977fd68fbd4bf24b5ab3d8">llvm::ConvergingVLIWScheduler</a>, and <a class="el" href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">llvm::R600SchedStrategy</a>.</p>

</div>
</div>
<a class="anchor" id="ae3ec4fd225f0e252e6dfabc03d0903bf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::initPolicy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>Begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumRegionInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optionally override the per-region scheduling policy. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">llvm::PostGenericScheduler</a>, and <a class="el" href="classllvm_1_1GenericScheduler.html#ac8e2225e71c3b7d40575a2ab9bfffc78">llvm::GenericScheduler</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00174">174</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="aab4a16da4cdec2f4f4a3175834ccd4c1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::MachineSchedStrategy::pickNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Pick the next node to schedule, or return NULL. Set IsTopNode to true to schedule the node at the top of the unscheduled region. Otherwise it will be scheduled at the bottom. </p>

<p>Implemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#ad4cc558b6cbcc4e9cea5df915c197e14">llvm::GenericScheduler</a>, <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e">llvm::ConvergingVLIWScheduler</a>, and <a class="el" href="classllvm_1_1R600SchedStrategy.html#a3351536ef89bb6fe156f754d2ee7c24c">llvm::R600SchedStrategy</a>.</p>

</div>
</div>
<a class="anchor" id="af9b2f5ad8048d175fc88cbd6684ac720"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::registerRoots </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU). </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">llvm::PostGenericScheduler</a>, and <a class="el" href="classllvm_1_1GenericScheduler.html#ac047246e76df6b86564a6b62c2403aef">llvm::GenericScheduler</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00187">187</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="aee56664b72ea174c22ef095dc828a0b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::releaseBottomNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#a779430fb54fa19f8bf9d94d1618bf7f5">llvm::GenericScheduler</a>, <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a241c866b4c0500ad383acfd1d87d3983">llvm::ConvergingVLIWScheduler</a>, and <a class="el" href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">llvm::R600SchedStrategy</a>.</p>

</div>
</div>
<a class="anchor" id="a870625307391612fc91db410cf9820b0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::releaseTopNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#acc4369e500d02fac8e313e69947b2611">llvm::GenericScheduler</a>, <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ad8c1e5b05c8d75032ef68b1282aef2b2">llvm::ConvergingVLIWScheduler</a>, and <a class="el" href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">llvm::R600SchedStrategy</a>.</p>

</div>
</div>
<a class="anchor" id="a3be6a6d3b879d048d8df6ae13c7b9698"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::schedNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Notify <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> that <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes. </p>

<p>Implemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">llvm::PostGenericScheduler</a>, <a class="el" href="classllvm_1_1GenericScheduler.html#adf574ab3455d7292bed998d8ba50bfeb">llvm::GenericScheduler</a>, <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ab76f5e165cdf261f940b854e739a789b">llvm::ConvergingVLIWScheduler</a>, and <a class="el" href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">llvm::R600SchedStrategy</a>.</p>

</div>
</div>
<a class="anchor" id="a3a8386beb0371134711bb85e91c5e616"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::MachineSchedStrategy::scheduleTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubtreeID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Scheduler callback to notify that a new subtree is scheduled. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">llvm::PostGenericScheduler</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00195">195</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1d54e917bcbe822353364a34648f5840"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classbool.html">bool</a> llvm::MachineSchedStrategy::shouldTrackPressure </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Check if pressure tracking is needed before building the DAG and initializing this strategy. Called after initPolicy. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">llvm::PostGenericScheduler</a>, and <a class="el" href="classllvm_1_1GenericScheduler.html#ab1ad1eb71432f2b381687717ced8b052">llvm::GenericScheduler</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00180">180</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li><a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:08:47 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
