# ğŸš€ Day 1 â€“ Verilog Simulation and Synthesis

## ğŸ“Œ Tasks
1. Simulate a Verilog design using **Icarus Verilog (iverilog)**  
2. View output waveforms using **GTKWave**  
3. Synthesize the design with **Yosys**  

---

## ğŸ”¹ Step 1: Simulation with Icarus Verilog & GTKWave

### â¡ï¸ Compile and Run Simulation
```bash
# Compile Verilog source and testbench
iverilog verilog_files/good_mux.v verilog_files/tb_good_mux.v

# Run the simulation (creates tb_good_mux.vcd if $dumpfile is present in testbench)
./a.out
```
ğŸ“¸ **Command Output:**  
![iverilog run](cmd1.png)

---

### â¡ï¸ View Waveform in GTKWave
```bash
# Open waveform in GTKWave
gtkwave tb_good_mux.vcd
```
ğŸ“¸ **Waveform Output:**  
![mux waveform](mux_waveform.png)

---

## ğŸ”¹ Step 2: Synthesis with Yosys

### â¡ï¸ Open Yosys and Load Libraries
```bash
# Open Yosys
yosys

# Load the Sky130 PDK standard cell library
yosys> read_liberty -lib lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```
ğŸ“¸ **Command Output:**  
![yosys read_liberty](cmd3.png)

---

### â¡ï¸ Read Verilog Design
```bash
yosys> read_verilog verilog_files/good_mux.v
```
ğŸ“¸ **Command Output:**  
![yosys read_verilog](cmd4.png)

---

### â¡ï¸ Synthesize the Design
```bash
yosys> synth -top good_mux
```
ğŸ“¸ **Synthesis Log:**  
![yosys synth](synth_op.png)

---

### â¡ï¸ Map to Sky130 Standard Cells
```bash
yosys> abc -liberty lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```
ğŸ“¸ **Mapping Output:**  
![yosys abc](abc_op.png)

---

### â¡ï¸ Write Gate-Level Netlist
```bash
yosys> write_verilog -noattr synth_good_mux.v
```
ğŸ“¸ **Command Output:**  
![yosys write_verilog](cmd5.png)

---

### â¡ï¸ View Schematic
```bash
yosys> show
```
ğŸ“¸ **Yosys Schematic:**  
![yosys schematic](yosys_schematic.png)

---

## ğŸ“ Notes
- `read_liberty` loads the **cell library** (timing + gate info).  
- `synth` performs **RTL â†’ gate-level synthesis**.  
- `abc` maps the design to **Sky130 standard cells**.  
- `write_verilog` saves the **gate-level netlist**.  
- `show` generates a **schematic diagram** inside Yosys.  

---

## ğŸ¯ Summary
- âœ… **Icarus Verilog + GTKWave** â†’ for functional simulation & waveform analysis.  
- âœ… **Yosys** â†’ for synthesis and mapping to **Sky130 PDK**.  

---
