// ddr3_qsys_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 17.1 590

`timescale 1 ps / 1 ps
module ddr3_qsys_mm_interconnect_0 (
		input  wire        ddr3_controller_afi_clk_clk,                                      //                                    ddr3_controller_afi_clk.clk
		input  wire        ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset, // ddr3_controller_avl_translator_reset_reset_bridge_in_reset.reset
		input  wire        ddr3_controller_soft_reset_reset_bridge_in_reset_reset,           //           ddr3_controller_soft_reset_reset_bridge_in_reset.reset
		input  wire        mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset,  //  mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset.reset
		input  wire [28:0] mm_clock_crossing_bridge_0_m0_address,                            //                              mm_clock_crossing_bridge_0_m0.address
		output wire        mm_clock_crossing_bridge_0_m0_waitrequest,                        //                                                           .waitrequest
		input  wire [4:0]  mm_clock_crossing_bridge_0_m0_burstcount,                         //                                                           .burstcount
		input  wire [7:0]  mm_clock_crossing_bridge_0_m0_byteenable,                         //                                                           .byteenable
		input  wire        mm_clock_crossing_bridge_0_m0_read,                               //                                                           .read
		output wire [63:0] mm_clock_crossing_bridge_0_m0_readdata,                           //                                                           .readdata
		output wire        mm_clock_crossing_bridge_0_m0_readdatavalid,                      //                                                           .readdatavalid
		input  wire        mm_clock_crossing_bridge_0_m0_write,                              //                                                           .write
		input  wire [63:0] mm_clock_crossing_bridge_0_m0_writedata,                          //                                                           .writedata
		input  wire        mm_clock_crossing_bridge_0_m0_debugaccess,                        //                                                           .debugaccess
		input  wire [28:0] mm_clock_crossing_bridge_1_m0_address,                            //                              mm_clock_crossing_bridge_1_m0.address
		output wire        mm_clock_crossing_bridge_1_m0_waitrequest,                        //                                                           .waitrequest
		input  wire [4:0]  mm_clock_crossing_bridge_1_m0_burstcount,                         //                                                           .burstcount
		input  wire [7:0]  mm_clock_crossing_bridge_1_m0_byteenable,                         //                                                           .byteenable
		input  wire        mm_clock_crossing_bridge_1_m0_read,                               //                                                           .read
		output wire [63:0] mm_clock_crossing_bridge_1_m0_readdata,                           //                                                           .readdata
		output wire        mm_clock_crossing_bridge_1_m0_readdatavalid,                      //                                                           .readdatavalid
		input  wire        mm_clock_crossing_bridge_1_m0_write,                              //                                                           .write
		input  wire [63:0] mm_clock_crossing_bridge_1_m0_writedata,                          //                                                           .writedata
		input  wire        mm_clock_crossing_bridge_1_m0_debugaccess,                        //                                                           .debugaccess
		output wire [25:0] ddr3_controller_avl_address,                                      //                                        ddr3_controller_avl.address
		output wire        ddr3_controller_avl_write,                                        //                                                           .write
		output wire        ddr3_controller_avl_read,                                         //                                                           .read
		input  wire [63:0] ddr3_controller_avl_readdata,                                     //                                                           .readdata
		output wire [63:0] ddr3_controller_avl_writedata,                                    //                                                           .writedata
		output wire        ddr3_controller_avl_beginbursttransfer,                           //                                                           .beginbursttransfer
		output wire [2:0]  ddr3_controller_avl_burstcount,                                   //                                                           .burstcount
		output wire [7:0]  ddr3_controller_avl_byteenable,                                   //                                                           .byteenable
		input  wire        ddr3_controller_avl_readdatavalid,                                //                                                           .readdatavalid
		input  wire        ddr3_controller_avl_waitrequest                                   //                                                           .waitrequest
	);

	wire          mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_waitrequest;   // mm_clock_crossing_bridge_1_m0_agent:av_waitrequest -> mm_clock_crossing_bridge_1_m0_translator:uav_waitrequest
	wire   [63:0] mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_readdata;      // mm_clock_crossing_bridge_1_m0_agent:av_readdata -> mm_clock_crossing_bridge_1_m0_translator:uav_readdata
	wire          mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_debugaccess;   // mm_clock_crossing_bridge_1_m0_translator:uav_debugaccess -> mm_clock_crossing_bridge_1_m0_agent:av_debugaccess
	wire   [28:0] mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_address;       // mm_clock_crossing_bridge_1_m0_translator:uav_address -> mm_clock_crossing_bridge_1_m0_agent:av_address
	wire          mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_read;          // mm_clock_crossing_bridge_1_m0_translator:uav_read -> mm_clock_crossing_bridge_1_m0_agent:av_read
	wire    [7:0] mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_byteenable;    // mm_clock_crossing_bridge_1_m0_translator:uav_byteenable -> mm_clock_crossing_bridge_1_m0_agent:av_byteenable
	wire          mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_readdatavalid; // mm_clock_crossing_bridge_1_m0_agent:av_readdatavalid -> mm_clock_crossing_bridge_1_m0_translator:uav_readdatavalid
	wire          mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_lock;          // mm_clock_crossing_bridge_1_m0_translator:uav_lock -> mm_clock_crossing_bridge_1_m0_agent:av_lock
	wire          mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_write;         // mm_clock_crossing_bridge_1_m0_translator:uav_write -> mm_clock_crossing_bridge_1_m0_agent:av_write
	wire   [63:0] mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_writedata;     // mm_clock_crossing_bridge_1_m0_translator:uav_writedata -> mm_clock_crossing_bridge_1_m0_agent:av_writedata
	wire    [7:0] mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_burstcount;    // mm_clock_crossing_bridge_1_m0_translator:uav_burstcount -> mm_clock_crossing_bridge_1_m0_agent:av_burstcount
	wire          rsp_mux_src_valid;                                                                // rsp_mux:src_valid -> mm_clock_crossing_bridge_1_m0_agent:rp_valid
	wire  [139:0] rsp_mux_src_data;                                                                 // rsp_mux:src_data -> mm_clock_crossing_bridge_1_m0_agent:rp_data
	wire          rsp_mux_src_ready;                                                                // mm_clock_crossing_bridge_1_m0_agent:rp_ready -> rsp_mux:src_ready
	wire    [1:0] rsp_mux_src_channel;                                                              // rsp_mux:src_channel -> mm_clock_crossing_bridge_1_m0_agent:rp_channel
	wire          rsp_mux_src_startofpacket;                                                        // rsp_mux:src_startofpacket -> mm_clock_crossing_bridge_1_m0_agent:rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                                          // rsp_mux:src_endofpacket -> mm_clock_crossing_bridge_1_m0_agent:rp_endofpacket
	wire          mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_waitrequest;   // mm_clock_crossing_bridge_0_m0_agent:av_waitrequest -> mm_clock_crossing_bridge_0_m0_translator:uav_waitrequest
	wire   [63:0] mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_readdata;      // mm_clock_crossing_bridge_0_m0_agent:av_readdata -> mm_clock_crossing_bridge_0_m0_translator:uav_readdata
	wire          mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_debugaccess;   // mm_clock_crossing_bridge_0_m0_translator:uav_debugaccess -> mm_clock_crossing_bridge_0_m0_agent:av_debugaccess
	wire   [28:0] mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_address;       // mm_clock_crossing_bridge_0_m0_translator:uav_address -> mm_clock_crossing_bridge_0_m0_agent:av_address
	wire          mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_read;          // mm_clock_crossing_bridge_0_m0_translator:uav_read -> mm_clock_crossing_bridge_0_m0_agent:av_read
	wire    [7:0] mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_byteenable;    // mm_clock_crossing_bridge_0_m0_translator:uav_byteenable -> mm_clock_crossing_bridge_0_m0_agent:av_byteenable
	wire          mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid; // mm_clock_crossing_bridge_0_m0_agent:av_readdatavalid -> mm_clock_crossing_bridge_0_m0_translator:uav_readdatavalid
	wire          mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_lock;          // mm_clock_crossing_bridge_0_m0_translator:uav_lock -> mm_clock_crossing_bridge_0_m0_agent:av_lock
	wire          mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_write;         // mm_clock_crossing_bridge_0_m0_translator:uav_write -> mm_clock_crossing_bridge_0_m0_agent:av_write
	wire   [63:0] mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_writedata;     // mm_clock_crossing_bridge_0_m0_translator:uav_writedata -> mm_clock_crossing_bridge_0_m0_agent:av_writedata
	wire    [7:0] mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_burstcount;    // mm_clock_crossing_bridge_0_m0_translator:uav_burstcount -> mm_clock_crossing_bridge_0_m0_agent:av_burstcount
	wire          rsp_mux_001_src_valid;                                                            // rsp_mux_001:src_valid -> mm_clock_crossing_bridge_0_m0_agent:rp_valid
	wire  [139:0] rsp_mux_001_src_data;                                                             // rsp_mux_001:src_data -> mm_clock_crossing_bridge_0_m0_agent:rp_data
	wire          rsp_mux_001_src_ready;                                                            // mm_clock_crossing_bridge_0_m0_agent:rp_ready -> rsp_mux_001:src_ready
	wire    [1:0] rsp_mux_001_src_channel;                                                          // rsp_mux_001:src_channel -> mm_clock_crossing_bridge_0_m0_agent:rp_channel
	wire          rsp_mux_001_src_startofpacket;                                                    // rsp_mux_001:src_startofpacket -> mm_clock_crossing_bridge_0_m0_agent:rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                      // rsp_mux_001:src_endofpacket -> mm_clock_crossing_bridge_0_m0_agent:rp_endofpacket
	wire   [63:0] ddr3_controller_avl_agent_m0_readdata;                                            // ddr3_controller_avl_translator:uav_readdata -> ddr3_controller_avl_agent:m0_readdata
	wire          ddr3_controller_avl_agent_m0_waitrequest;                                         // ddr3_controller_avl_translator:uav_waitrequest -> ddr3_controller_avl_agent:m0_waitrequest
	wire          ddr3_controller_avl_agent_m0_debugaccess;                                         // ddr3_controller_avl_agent:m0_debugaccess -> ddr3_controller_avl_translator:uav_debugaccess
	wire   [28:0] ddr3_controller_avl_agent_m0_address;                                             // ddr3_controller_avl_agent:m0_address -> ddr3_controller_avl_translator:uav_address
	wire    [7:0] ddr3_controller_avl_agent_m0_byteenable;                                          // ddr3_controller_avl_agent:m0_byteenable -> ddr3_controller_avl_translator:uav_byteenable
	wire          ddr3_controller_avl_agent_m0_read;                                                // ddr3_controller_avl_agent:m0_read -> ddr3_controller_avl_translator:uav_read
	wire          ddr3_controller_avl_agent_m0_readdatavalid;                                       // ddr3_controller_avl_translator:uav_readdatavalid -> ddr3_controller_avl_agent:m0_readdatavalid
	wire          ddr3_controller_avl_agent_m0_lock;                                                // ddr3_controller_avl_agent:m0_lock -> ddr3_controller_avl_translator:uav_lock
	wire   [63:0] ddr3_controller_avl_agent_m0_writedata;                                           // ddr3_controller_avl_agent:m0_writedata -> ddr3_controller_avl_translator:uav_writedata
	wire          ddr3_controller_avl_agent_m0_write;                                               // ddr3_controller_avl_agent:m0_write -> ddr3_controller_avl_translator:uav_write
	wire    [5:0] ddr3_controller_avl_agent_m0_burstcount;                                          // ddr3_controller_avl_agent:m0_burstcount -> ddr3_controller_avl_translator:uav_burstcount
	wire          ddr3_controller_avl_agent_rf_source_valid;                                        // ddr3_controller_avl_agent:rf_source_valid -> ddr3_controller_avl_agent_rsp_fifo:in_valid
	wire  [140:0] ddr3_controller_avl_agent_rf_source_data;                                         // ddr3_controller_avl_agent:rf_source_data -> ddr3_controller_avl_agent_rsp_fifo:in_data
	wire          ddr3_controller_avl_agent_rf_source_ready;                                        // ddr3_controller_avl_agent_rsp_fifo:in_ready -> ddr3_controller_avl_agent:rf_source_ready
	wire          ddr3_controller_avl_agent_rf_source_startofpacket;                                // ddr3_controller_avl_agent:rf_source_startofpacket -> ddr3_controller_avl_agent_rsp_fifo:in_startofpacket
	wire          ddr3_controller_avl_agent_rf_source_endofpacket;                                  // ddr3_controller_avl_agent:rf_source_endofpacket -> ddr3_controller_avl_agent_rsp_fifo:in_endofpacket
	wire          ddr3_controller_avl_agent_rsp_fifo_out_valid;                                     // ddr3_controller_avl_agent_rsp_fifo:out_valid -> ddr3_controller_avl_agent:rf_sink_valid
	wire  [140:0] ddr3_controller_avl_agent_rsp_fifo_out_data;                                      // ddr3_controller_avl_agent_rsp_fifo:out_data -> ddr3_controller_avl_agent:rf_sink_data
	wire          ddr3_controller_avl_agent_rsp_fifo_out_ready;                                     // ddr3_controller_avl_agent:rf_sink_ready -> ddr3_controller_avl_agent_rsp_fifo:out_ready
	wire          ddr3_controller_avl_agent_rsp_fifo_out_startofpacket;                             // ddr3_controller_avl_agent_rsp_fifo:out_startofpacket -> ddr3_controller_avl_agent:rf_sink_startofpacket
	wire          ddr3_controller_avl_agent_rsp_fifo_out_endofpacket;                               // ddr3_controller_avl_agent_rsp_fifo:out_endofpacket -> ddr3_controller_avl_agent:rf_sink_endofpacket
	wire          mm_clock_crossing_bridge_1_m0_agent_cp_valid;                                     // mm_clock_crossing_bridge_1_m0_agent:cp_valid -> router:sink_valid
	wire  [139:0] mm_clock_crossing_bridge_1_m0_agent_cp_data;                                      // mm_clock_crossing_bridge_1_m0_agent:cp_data -> router:sink_data
	wire          mm_clock_crossing_bridge_1_m0_agent_cp_ready;                                     // router:sink_ready -> mm_clock_crossing_bridge_1_m0_agent:cp_ready
	wire          mm_clock_crossing_bridge_1_m0_agent_cp_startofpacket;                             // mm_clock_crossing_bridge_1_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire          mm_clock_crossing_bridge_1_m0_agent_cp_endofpacket;                               // mm_clock_crossing_bridge_1_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                                                 // router:src_valid -> cmd_demux:sink_valid
	wire  [139:0] router_src_data;                                                                  // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                                                 // cmd_demux:sink_ready -> router:src_ready
	wire    [1:0] router_src_channel;                                                               // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                                         // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                                           // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          mm_clock_crossing_bridge_0_m0_agent_cp_valid;                                     // mm_clock_crossing_bridge_0_m0_agent:cp_valid -> router_001:sink_valid
	wire  [139:0] mm_clock_crossing_bridge_0_m0_agent_cp_data;                                      // mm_clock_crossing_bridge_0_m0_agent:cp_data -> router_001:sink_data
	wire          mm_clock_crossing_bridge_0_m0_agent_cp_ready;                                     // router_001:sink_ready -> mm_clock_crossing_bridge_0_m0_agent:cp_ready
	wire          mm_clock_crossing_bridge_0_m0_agent_cp_startofpacket;                             // mm_clock_crossing_bridge_0_m0_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          mm_clock_crossing_bridge_0_m0_agent_cp_endofpacket;                               // mm_clock_crossing_bridge_0_m0_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                             // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [139:0] router_001_src_data;                                                              // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                                             // cmd_demux_001:sink_ready -> router_001:src_ready
	wire    [1:0] router_001_src_channel;                                                           // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                                     // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                                       // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          router_002_src_valid;                                                             // router_002:src_valid -> rsp_demux:sink_valid
	wire  [139:0] router_002_src_data;                                                              // router_002:src_data -> rsp_demux:sink_data
	wire          router_002_src_ready;                                                             // rsp_demux:sink_ready -> router_002:src_ready
	wire    [1:0] router_002_src_channel;                                                           // router_002:src_channel -> rsp_demux:sink_channel
	wire          router_002_src_startofpacket;                                                     // router_002:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_002_src_endofpacket;                                                       // router_002:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          cmd_mux_src_valid;                                                                // cmd_mux:src_valid -> ddr3_controller_avl_burst_adapter:sink0_valid
	wire  [139:0] cmd_mux_src_data;                                                                 // cmd_mux:src_data -> ddr3_controller_avl_burst_adapter:sink0_data
	wire          cmd_mux_src_ready;                                                                // ddr3_controller_avl_burst_adapter:sink0_ready -> cmd_mux:src_ready
	wire    [1:0] cmd_mux_src_channel;                                                              // cmd_mux:src_channel -> ddr3_controller_avl_burst_adapter:sink0_channel
	wire          cmd_mux_src_startofpacket;                                                        // cmd_mux:src_startofpacket -> ddr3_controller_avl_burst_adapter:sink0_startofpacket
	wire          cmd_mux_src_endofpacket;                                                          // cmd_mux:src_endofpacket -> ddr3_controller_avl_burst_adapter:sink0_endofpacket
	wire          ddr3_controller_avl_burst_adapter_source0_valid;                                  // ddr3_controller_avl_burst_adapter:source0_valid -> agent_pipeline:in_valid
	wire  [139:0] ddr3_controller_avl_burst_adapter_source0_data;                                   // ddr3_controller_avl_burst_adapter:source0_data -> agent_pipeline:in_data
	wire          ddr3_controller_avl_burst_adapter_source0_ready;                                  // agent_pipeline:in_ready -> ddr3_controller_avl_burst_adapter:source0_ready
	wire    [1:0] ddr3_controller_avl_burst_adapter_source0_channel;                                // ddr3_controller_avl_burst_adapter:source0_channel -> agent_pipeline:in_channel
	wire          ddr3_controller_avl_burst_adapter_source0_startofpacket;                          // ddr3_controller_avl_burst_adapter:source0_startofpacket -> agent_pipeline:in_startofpacket
	wire          ddr3_controller_avl_burst_adapter_source0_endofpacket;                            // ddr3_controller_avl_burst_adapter:source0_endofpacket -> agent_pipeline:in_endofpacket
	wire          agent_pipeline_source0_valid;                                                     // agent_pipeline:out_valid -> ddr3_controller_avl_agent:cp_valid
	wire  [139:0] agent_pipeline_source0_data;                                                      // agent_pipeline:out_data -> ddr3_controller_avl_agent:cp_data
	wire          agent_pipeline_source0_ready;                                                     // ddr3_controller_avl_agent:cp_ready -> agent_pipeline:out_ready
	wire    [1:0] agent_pipeline_source0_channel;                                                   // agent_pipeline:out_channel -> ddr3_controller_avl_agent:cp_channel
	wire          agent_pipeline_source0_startofpacket;                                             // agent_pipeline:out_startofpacket -> ddr3_controller_avl_agent:cp_startofpacket
	wire          agent_pipeline_source0_endofpacket;                                               // agent_pipeline:out_endofpacket -> ddr3_controller_avl_agent:cp_endofpacket
	wire          ddr3_controller_avl_agent_rp_valid;                                               // ddr3_controller_avl_agent:rp_valid -> agent_pipeline_001:in_valid
	wire  [139:0] ddr3_controller_avl_agent_rp_data;                                                // ddr3_controller_avl_agent:rp_data -> agent_pipeline_001:in_data
	wire          ddr3_controller_avl_agent_rp_ready;                                               // agent_pipeline_001:in_ready -> ddr3_controller_avl_agent:rp_ready
	wire          ddr3_controller_avl_agent_rp_startofpacket;                                       // ddr3_controller_avl_agent:rp_startofpacket -> agent_pipeline_001:in_startofpacket
	wire          ddr3_controller_avl_agent_rp_endofpacket;                                         // ddr3_controller_avl_agent:rp_endofpacket -> agent_pipeline_001:in_endofpacket
	wire          agent_pipeline_001_source0_valid;                                                 // agent_pipeline_001:out_valid -> router_002:sink_valid
	wire  [139:0] agent_pipeline_001_source0_data;                                                  // agent_pipeline_001:out_data -> router_002:sink_data
	wire          agent_pipeline_001_source0_ready;                                                 // router_002:sink_ready -> agent_pipeline_001:out_ready
	wire          agent_pipeline_001_source0_startofpacket;                                         // agent_pipeline_001:out_startofpacket -> router_002:sink_startofpacket
	wire          agent_pipeline_001_source0_endofpacket;                                           // agent_pipeline_001:out_endofpacket -> router_002:sink_endofpacket
	wire          cmd_demux_src0_valid;                                                             // cmd_demux:src0_valid -> mux_pipeline:in_valid
	wire  [139:0] cmd_demux_src0_data;                                                              // cmd_demux:src0_data -> mux_pipeline:in_data
	wire          cmd_demux_src0_ready;                                                             // mux_pipeline:in_ready -> cmd_demux:src0_ready
	wire    [1:0] cmd_demux_src0_channel;                                                           // cmd_demux:src0_channel -> mux_pipeline:in_channel
	wire          cmd_demux_src0_startofpacket;                                                     // cmd_demux:src0_startofpacket -> mux_pipeline:in_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                       // cmd_demux:src0_endofpacket -> mux_pipeline:in_endofpacket
	wire          mux_pipeline_source0_valid;                                                       // mux_pipeline:out_valid -> cmd_mux:sink0_valid
	wire  [139:0] mux_pipeline_source0_data;                                                        // mux_pipeline:out_data -> cmd_mux:sink0_data
	wire          mux_pipeline_source0_ready;                                                       // cmd_mux:sink0_ready -> mux_pipeline:out_ready
	wire    [1:0] mux_pipeline_source0_channel;                                                     // mux_pipeline:out_channel -> cmd_mux:sink0_channel
	wire          mux_pipeline_source0_startofpacket;                                               // mux_pipeline:out_startofpacket -> cmd_mux:sink0_startofpacket
	wire          mux_pipeline_source0_endofpacket;                                                 // mux_pipeline:out_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                         // cmd_demux_001:src0_valid -> mux_pipeline_001:in_valid
	wire  [139:0] cmd_demux_001_src0_data;                                                          // cmd_demux_001:src0_data -> mux_pipeline_001:in_data
	wire          cmd_demux_001_src0_ready;                                                         // mux_pipeline_001:in_ready -> cmd_demux_001:src0_ready
	wire    [1:0] cmd_demux_001_src0_channel;                                                       // cmd_demux_001:src0_channel -> mux_pipeline_001:in_channel
	wire          cmd_demux_001_src0_startofpacket;                                                 // cmd_demux_001:src0_startofpacket -> mux_pipeline_001:in_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                                   // cmd_demux_001:src0_endofpacket -> mux_pipeline_001:in_endofpacket
	wire          mux_pipeline_001_source0_valid;                                                   // mux_pipeline_001:out_valid -> cmd_mux:sink1_valid
	wire  [139:0] mux_pipeline_001_source0_data;                                                    // mux_pipeline_001:out_data -> cmd_mux:sink1_data
	wire          mux_pipeline_001_source0_ready;                                                   // cmd_mux:sink1_ready -> mux_pipeline_001:out_ready
	wire    [1:0] mux_pipeline_001_source0_channel;                                                 // mux_pipeline_001:out_channel -> cmd_mux:sink1_channel
	wire          mux_pipeline_001_source0_startofpacket;                                           // mux_pipeline_001:out_startofpacket -> cmd_mux:sink1_startofpacket
	wire          mux_pipeline_001_source0_endofpacket;                                             // mux_pipeline_001:out_endofpacket -> cmd_mux:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                                             // rsp_demux:src0_valid -> mux_pipeline_002:in_valid
	wire  [139:0] rsp_demux_src0_data;                                                              // rsp_demux:src0_data -> mux_pipeline_002:in_data
	wire          rsp_demux_src0_ready;                                                             // mux_pipeline_002:in_ready -> rsp_demux:src0_ready
	wire    [1:0] rsp_demux_src0_channel;                                                           // rsp_demux:src0_channel -> mux_pipeline_002:in_channel
	wire          rsp_demux_src0_startofpacket;                                                     // rsp_demux:src0_startofpacket -> mux_pipeline_002:in_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                       // rsp_demux:src0_endofpacket -> mux_pipeline_002:in_endofpacket
	wire          mux_pipeline_002_source0_valid;                                                   // mux_pipeline_002:out_valid -> rsp_mux:sink0_valid
	wire  [139:0] mux_pipeline_002_source0_data;                                                    // mux_pipeline_002:out_data -> rsp_mux:sink0_data
	wire          mux_pipeline_002_source0_ready;                                                   // rsp_mux:sink0_ready -> mux_pipeline_002:out_ready
	wire    [1:0] mux_pipeline_002_source0_channel;                                                 // mux_pipeline_002:out_channel -> rsp_mux:sink0_channel
	wire          mux_pipeline_002_source0_startofpacket;                                           // mux_pipeline_002:out_startofpacket -> rsp_mux:sink0_startofpacket
	wire          mux_pipeline_002_source0_endofpacket;                                             // mux_pipeline_002:out_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                                             // rsp_demux:src1_valid -> mux_pipeline_003:in_valid
	wire  [139:0] rsp_demux_src1_data;                                                              // rsp_demux:src1_data -> mux_pipeline_003:in_data
	wire          rsp_demux_src1_ready;                                                             // mux_pipeline_003:in_ready -> rsp_demux:src1_ready
	wire    [1:0] rsp_demux_src1_channel;                                                           // rsp_demux:src1_channel -> mux_pipeline_003:in_channel
	wire          rsp_demux_src1_startofpacket;                                                     // rsp_demux:src1_startofpacket -> mux_pipeline_003:in_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                       // rsp_demux:src1_endofpacket -> mux_pipeline_003:in_endofpacket
	wire          mux_pipeline_003_source0_valid;                                                   // mux_pipeline_003:out_valid -> rsp_mux_001:sink0_valid
	wire  [139:0] mux_pipeline_003_source0_data;                                                    // mux_pipeline_003:out_data -> rsp_mux_001:sink0_data
	wire          mux_pipeline_003_source0_ready;                                                   // rsp_mux_001:sink0_ready -> mux_pipeline_003:out_ready
	wire    [1:0] mux_pipeline_003_source0_channel;                                                 // mux_pipeline_003:out_channel -> rsp_mux_001:sink0_channel
	wire          mux_pipeline_003_source0_startofpacket;                                           // mux_pipeline_003:out_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          mux_pipeline_003_source0_endofpacket;                                             // mux_pipeline_003:out_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          ddr3_controller_avl_agent_rdata_fifo_src_valid;                                   // ddr3_controller_avl_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire   [65:0] ddr3_controller_avl_agent_rdata_fifo_src_data;                                    // ddr3_controller_avl_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire          ddr3_controller_avl_agent_rdata_fifo_src_ready;                                   // avalon_st_adapter:in_0_ready -> ddr3_controller_avl_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_out_0_valid;                                                    // avalon_st_adapter:out_0_valid -> ddr3_controller_avl_agent:rdata_fifo_sink_valid
	wire   [65:0] avalon_st_adapter_out_0_data;                                                     // avalon_st_adapter:out_0_data -> ddr3_controller_avl_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                    // ddr3_controller_avl_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                    // avalon_st_adapter:out_0_error -> ddr3_controller_avl_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (29),
		.AV_DATA_W                   (64),
		.AV_BURSTCOUNT_W             (5),
		.AV_BYTEENABLE_W             (8),
		.UAV_ADDRESS_W               (29),
		.UAV_BURSTCOUNT_W            (8),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (8),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) mm_clock_crossing_bridge_1_m0_translator (
		.clk                    (ddr3_controller_afi_clk_clk),                                                      //                       clk.clk
		.reset                  (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset),                  //                     reset.reset
		.uav_address            (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (mm_clock_crossing_bridge_1_m0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (mm_clock_crossing_bridge_1_m0_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (mm_clock_crossing_bridge_1_m0_burstcount),                                         //                          .burstcount
		.av_byteenable          (mm_clock_crossing_bridge_1_m0_byteenable),                                         //                          .byteenable
		.av_read                (mm_clock_crossing_bridge_1_m0_read),                                               //                          .read
		.av_readdata            (mm_clock_crossing_bridge_1_m0_readdata),                                           //                          .readdata
		.av_readdatavalid       (mm_clock_crossing_bridge_1_m0_readdatavalid),                                      //                          .readdatavalid
		.av_write               (mm_clock_crossing_bridge_1_m0_write),                                              //                          .write
		.av_writedata           (mm_clock_crossing_bridge_1_m0_writedata),                                          //                          .writedata
		.av_debugaccess         (mm_clock_crossing_bridge_1_m0_debugaccess),                                        //                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                                             //               (terminated)
		.av_begintransfer       (1'b0),                                                                             //               (terminated)
		.av_chipselect          (1'b0),                                                                             //               (terminated)
		.av_lock                (1'b0),                                                                             //               (terminated)
		.uav_clken              (),                                                                                 //               (terminated)
		.av_clken               (1'b1),                                                                             //               (terminated)
		.uav_response           (2'b00),                                                                            //               (terminated)
		.av_response            (),                                                                                 //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                             //               (terminated)
		.av_writeresponsevalid  ()                                                                                  //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (29),
		.AV_DATA_W                   (64),
		.AV_BURSTCOUNT_W             (5),
		.AV_BYTEENABLE_W             (8),
		.UAV_ADDRESS_W               (29),
		.UAV_BURSTCOUNT_W            (8),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (8),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) mm_clock_crossing_bridge_0_m0_translator (
		.clk                    (ddr3_controller_afi_clk_clk),                                                      //                       clk.clk
		.reset                  (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset),                  //                     reset.reset
		.uav_address            (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (mm_clock_crossing_bridge_0_m0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (mm_clock_crossing_bridge_0_m0_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (mm_clock_crossing_bridge_0_m0_burstcount),                                         //                          .burstcount
		.av_byteenable          (mm_clock_crossing_bridge_0_m0_byteenable),                                         //                          .byteenable
		.av_read                (mm_clock_crossing_bridge_0_m0_read),                                               //                          .read
		.av_readdata            (mm_clock_crossing_bridge_0_m0_readdata),                                           //                          .readdata
		.av_readdatavalid       (mm_clock_crossing_bridge_0_m0_readdatavalid),                                      //                          .readdatavalid
		.av_write               (mm_clock_crossing_bridge_0_m0_write),                                              //                          .write
		.av_writedata           (mm_clock_crossing_bridge_0_m0_writedata),                                          //                          .writedata
		.av_debugaccess         (mm_clock_crossing_bridge_0_m0_debugaccess),                                        //                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                                             //               (terminated)
		.av_begintransfer       (1'b0),                                                                             //               (terminated)
		.av_chipselect          (1'b0),                                                                             //               (terminated)
		.av_lock                (1'b0),                                                                             //               (terminated)
		.uav_clken              (),                                                                                 //               (terminated)
		.av_clken               (1'b1),                                                                             //               (terminated)
		.uav_response           (2'b00),                                                                            //               (terminated)
		.av_response            (),                                                                                 //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                             //               (terminated)
		.av_writeresponsevalid  ()                                                                                  //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (26),
		.AV_DATA_W                      (64),
		.UAV_DATA_W                     (64),
		.AV_BURSTCOUNT_W                (3),
		.AV_BYTEENABLE_W                (8),
		.UAV_BYTEENABLE_W               (8),
		.UAV_ADDRESS_W                  (29),
		.UAV_BURSTCOUNT_W               (6),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (8),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ddr3_controller_avl_translator (
		.clk                    (ddr3_controller_afi_clk_clk),                                      //                      clk.clk
		.reset                  (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (ddr3_controller_avl_agent_m0_address),                             // avalon_universal_slave_0.address
		.uav_burstcount         (ddr3_controller_avl_agent_m0_burstcount),                          //                         .burstcount
		.uav_read               (ddr3_controller_avl_agent_m0_read),                                //                         .read
		.uav_write              (ddr3_controller_avl_agent_m0_write),                               //                         .write
		.uav_waitrequest        (ddr3_controller_avl_agent_m0_waitrequest),                         //                         .waitrequest
		.uav_readdatavalid      (ddr3_controller_avl_agent_m0_readdatavalid),                       //                         .readdatavalid
		.uav_byteenable         (ddr3_controller_avl_agent_m0_byteenable),                          //                         .byteenable
		.uav_readdata           (ddr3_controller_avl_agent_m0_readdata),                            //                         .readdata
		.uav_writedata          (ddr3_controller_avl_agent_m0_writedata),                           //                         .writedata
		.uav_lock               (ddr3_controller_avl_agent_m0_lock),                                //                         .lock
		.uav_debugaccess        (ddr3_controller_avl_agent_m0_debugaccess),                         //                         .debugaccess
		.av_address             (ddr3_controller_avl_address),                                      //      avalon_anti_slave_0.address
		.av_write               (ddr3_controller_avl_write),                                        //                         .write
		.av_read                (ddr3_controller_avl_read),                                         //                         .read
		.av_readdata            (ddr3_controller_avl_readdata),                                     //                         .readdata
		.av_writedata           (ddr3_controller_avl_writedata),                                    //                         .writedata
		.av_beginbursttransfer  (ddr3_controller_avl_beginbursttransfer),                           //                         .beginbursttransfer
		.av_burstcount          (ddr3_controller_avl_burstcount),                                   //                         .burstcount
		.av_byteenable          (ddr3_controller_avl_byteenable),                                   //                         .byteenable
		.av_readdatavalid       (ddr3_controller_avl_readdatavalid),                                //                         .readdatavalid
		.av_waitrequest         (ddr3_controller_avl_waitrequest),                                  //                         .waitrequest
		.av_begintransfer       (),                                                                 //              (terminated)
		.av_writebyteenable     (),                                                                 //              (terminated)
		.av_lock                (),                                                                 //              (terminated)
		.av_chipselect          (),                                                                 //              (terminated)
		.av_clken               (),                                                                 //              (terminated)
		.uav_clken              (1'b0),                                                             //              (terminated)
		.av_debugaccess         (),                                                                 //              (terminated)
		.av_outputenable        (),                                                                 //              (terminated)
		.uav_response           (),                                                                 //              (terminated)
		.av_response            (2'b00),                                                            //              (terminated)
		.uav_writeresponsevalid (),                                                                 //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                              //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (139),
		.PKT_ORI_BURST_SIZE_L      (137),
		.PKT_RESPONSE_STATUS_H     (136),
		.PKT_RESPONSE_STATUS_L     (135),
		.PKT_QOS_H                 (124),
		.PKT_QOS_L                 (124),
		.PKT_DATA_SIDEBAND_H       (122),
		.PKT_DATA_SIDEBAND_L       (122),
		.PKT_ADDR_SIDEBAND_H       (121),
		.PKT_ADDR_SIDEBAND_L       (121),
		.PKT_BURST_TYPE_H          (120),
		.PKT_BURST_TYPE_L          (119),
		.PKT_CACHE_H               (134),
		.PKT_CACHE_L               (131),
		.PKT_THREAD_ID_H           (127),
		.PKT_THREAD_ID_L           (127),
		.PKT_BURST_SIZE_H          (118),
		.PKT_BURST_SIZE_L          (116),
		.PKT_TRANS_EXCLUSIVE       (106),
		.PKT_TRANS_LOCK            (105),
		.PKT_BEGIN_BURST           (123),
		.PKT_PROTECTION_H          (130),
		.PKT_PROTECTION_L          (128),
		.PKT_BURSTWRAP_H           (115),
		.PKT_BURSTWRAP_L           (115),
		.PKT_BYTE_CNT_H            (114),
		.PKT_BYTE_CNT_L            (107),
		.PKT_ADDR_H                (100),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (101),
		.PKT_TRANS_POSTED          (102),
		.PKT_TRANS_WRITE           (103),
		.PKT_TRANS_READ            (104),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (125),
		.PKT_SRC_ID_L              (125),
		.PKT_DEST_ID_H             (126),
		.PKT_DEST_ID_L             (126),
		.ST_DATA_W                 (140),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (8),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) mm_clock_crossing_bridge_1_m0_agent (
		.clk                   (ddr3_controller_afi_clk_clk),                                                      //       clk.clk
		.reset                 (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset),                  // clk_reset.reset
		.av_address            (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (mm_clock_crossing_bridge_1_m0_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (mm_clock_crossing_bridge_1_m0_agent_cp_valid),                                     //        cp.valid
		.cp_data               (mm_clock_crossing_bridge_1_m0_agent_cp_data),                                      //          .data
		.cp_startofpacket      (mm_clock_crossing_bridge_1_m0_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (mm_clock_crossing_bridge_1_m0_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (mm_clock_crossing_bridge_1_m0_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_src_valid),                                                                //        rp.valid
		.rp_data               (rsp_mux_src_data),                                                                 //          .data
		.rp_channel            (rsp_mux_src_channel),                                                              //          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                                        //          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                                          //          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                                //          .ready
		.av_response           (),                                                                                 // (terminated)
		.av_writeresponsevalid ()                                                                                  // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (139),
		.PKT_ORI_BURST_SIZE_L      (137),
		.PKT_RESPONSE_STATUS_H     (136),
		.PKT_RESPONSE_STATUS_L     (135),
		.PKT_QOS_H                 (124),
		.PKT_QOS_L                 (124),
		.PKT_DATA_SIDEBAND_H       (122),
		.PKT_DATA_SIDEBAND_L       (122),
		.PKT_ADDR_SIDEBAND_H       (121),
		.PKT_ADDR_SIDEBAND_L       (121),
		.PKT_BURST_TYPE_H          (120),
		.PKT_BURST_TYPE_L          (119),
		.PKT_CACHE_H               (134),
		.PKT_CACHE_L               (131),
		.PKT_THREAD_ID_H           (127),
		.PKT_THREAD_ID_L           (127),
		.PKT_BURST_SIZE_H          (118),
		.PKT_BURST_SIZE_L          (116),
		.PKT_TRANS_EXCLUSIVE       (106),
		.PKT_TRANS_LOCK            (105),
		.PKT_BEGIN_BURST           (123),
		.PKT_PROTECTION_H          (130),
		.PKT_PROTECTION_L          (128),
		.PKT_BURSTWRAP_H           (115),
		.PKT_BURSTWRAP_L           (115),
		.PKT_BYTE_CNT_H            (114),
		.PKT_BYTE_CNT_L            (107),
		.PKT_ADDR_H                (100),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (101),
		.PKT_TRANS_POSTED          (102),
		.PKT_TRANS_WRITE           (103),
		.PKT_TRANS_READ            (104),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (125),
		.PKT_SRC_ID_L              (125),
		.PKT_DEST_ID_H             (126),
		.PKT_DEST_ID_L             (126),
		.ST_DATA_W                 (140),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (8),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) mm_clock_crossing_bridge_0_m0_agent (
		.clk                   (ddr3_controller_afi_clk_clk),                                                      //       clk.clk
		.reset                 (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset),                  // clk_reset.reset
		.av_address            (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (mm_clock_crossing_bridge_0_m0_agent_cp_valid),                                     //        cp.valid
		.cp_data               (mm_clock_crossing_bridge_0_m0_agent_cp_data),                                      //          .data
		.cp_startofpacket      (mm_clock_crossing_bridge_0_m0_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (mm_clock_crossing_bridge_0_m0_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (mm_clock_crossing_bridge_0_m0_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                            //        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                             //          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                          //          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                                    //          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                                      //          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                                            //          .ready
		.av_response           (),                                                                                 // (terminated)
		.av_writeresponsevalid ()                                                                                  // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (139),
		.PKT_ORI_BURST_SIZE_L      (137),
		.PKT_RESPONSE_STATUS_H     (136),
		.PKT_RESPONSE_STATUS_L     (135),
		.PKT_BURST_SIZE_H          (118),
		.PKT_BURST_SIZE_L          (116),
		.PKT_TRANS_LOCK            (105),
		.PKT_BEGIN_BURST           (123),
		.PKT_PROTECTION_H          (130),
		.PKT_PROTECTION_L          (128),
		.PKT_BURSTWRAP_H           (115),
		.PKT_BURSTWRAP_L           (115),
		.PKT_BYTE_CNT_H            (114),
		.PKT_BYTE_CNT_L            (107),
		.PKT_ADDR_H                (100),
		.PKT_ADDR_L                (72),
		.PKT_TRANS_COMPRESSED_READ (101),
		.PKT_TRANS_POSTED          (102),
		.PKT_TRANS_WRITE           (103),
		.PKT_TRANS_READ            (104),
		.PKT_DATA_H                (63),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_SRC_ID_H              (125),
		.PKT_SRC_ID_L              (125),
		.PKT_DEST_ID_H             (126),
		.PKT_DEST_ID_L             (126),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (140),
		.AVS_BURSTCOUNT_W          (6),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ddr3_controller_avl_agent (
		.clk                     (ddr3_controller_afi_clk_clk),                                      //             clk.clk
		.reset                   (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (ddr3_controller_avl_agent_m0_address),                             //              m0.address
		.m0_burstcount           (ddr3_controller_avl_agent_m0_burstcount),                          //                .burstcount
		.m0_byteenable           (ddr3_controller_avl_agent_m0_byteenable),                          //                .byteenable
		.m0_debugaccess          (ddr3_controller_avl_agent_m0_debugaccess),                         //                .debugaccess
		.m0_lock                 (ddr3_controller_avl_agent_m0_lock),                                //                .lock
		.m0_readdata             (ddr3_controller_avl_agent_m0_readdata),                            //                .readdata
		.m0_readdatavalid        (ddr3_controller_avl_agent_m0_readdatavalid),                       //                .readdatavalid
		.m0_read                 (ddr3_controller_avl_agent_m0_read),                                //                .read
		.m0_waitrequest          (ddr3_controller_avl_agent_m0_waitrequest),                         //                .waitrequest
		.m0_writedata            (ddr3_controller_avl_agent_m0_writedata),                           //                .writedata
		.m0_write                (ddr3_controller_avl_agent_m0_write),                               //                .write
		.rp_endofpacket          (ddr3_controller_avl_agent_rp_endofpacket),                         //              rp.endofpacket
		.rp_ready                (ddr3_controller_avl_agent_rp_ready),                               //                .ready
		.rp_valid                (ddr3_controller_avl_agent_rp_valid),                               //                .valid
		.rp_data                 (ddr3_controller_avl_agent_rp_data),                                //                .data
		.rp_startofpacket        (ddr3_controller_avl_agent_rp_startofpacket),                       //                .startofpacket
		.cp_ready                (agent_pipeline_source0_ready),                                     //              cp.ready
		.cp_valid                (agent_pipeline_source0_valid),                                     //                .valid
		.cp_data                 (agent_pipeline_source0_data),                                      //                .data
		.cp_startofpacket        (agent_pipeline_source0_startofpacket),                             //                .startofpacket
		.cp_endofpacket          (agent_pipeline_source0_endofpacket),                               //                .endofpacket
		.cp_channel              (agent_pipeline_source0_channel),                                   //                .channel
		.rf_sink_ready           (ddr3_controller_avl_agent_rsp_fifo_out_ready),                     //         rf_sink.ready
		.rf_sink_valid           (ddr3_controller_avl_agent_rsp_fifo_out_valid),                     //                .valid
		.rf_sink_startofpacket   (ddr3_controller_avl_agent_rsp_fifo_out_startofpacket),             //                .startofpacket
		.rf_sink_endofpacket     (ddr3_controller_avl_agent_rsp_fifo_out_endofpacket),               //                .endofpacket
		.rf_sink_data            (ddr3_controller_avl_agent_rsp_fifo_out_data),                      //                .data
		.rf_source_ready         (ddr3_controller_avl_agent_rf_source_ready),                        //       rf_source.ready
		.rf_source_valid         (ddr3_controller_avl_agent_rf_source_valid),                        //                .valid
		.rf_source_startofpacket (ddr3_controller_avl_agent_rf_source_startofpacket),                //                .startofpacket
		.rf_source_endofpacket   (ddr3_controller_avl_agent_rf_source_endofpacket),                  //                .endofpacket
		.rf_source_data          (ddr3_controller_avl_agent_rf_source_data),                         //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                    //                .error
		.rdata_fifo_src_ready    (ddr3_controller_avl_agent_rdata_fifo_src_ready),                   //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ddr3_controller_avl_agent_rdata_fifo_src_valid),                   //                .valid
		.rdata_fifo_src_data     (ddr3_controller_avl_agent_rdata_fifo_src_data),                    //                .data
		.m0_response             (2'b00),                                                            //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                              //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (141),
		.FIFO_DEPTH          (33),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ddr3_controller_avl_agent_rsp_fifo (
		.clk               (ddr3_controller_afi_clk_clk),                                      //       clk.clk
		.reset             (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (ddr3_controller_avl_agent_rf_source_data),                         //        in.data
		.in_valid          (ddr3_controller_avl_agent_rf_source_valid),                        //          .valid
		.in_ready          (ddr3_controller_avl_agent_rf_source_ready),                        //          .ready
		.in_startofpacket  (ddr3_controller_avl_agent_rf_source_startofpacket),                //          .startofpacket
		.in_endofpacket    (ddr3_controller_avl_agent_rf_source_endofpacket),                  //          .endofpacket
		.out_data          (ddr3_controller_avl_agent_rsp_fifo_out_data),                      //       out.data
		.out_valid         (ddr3_controller_avl_agent_rsp_fifo_out_valid),                     //          .valid
		.out_ready         (ddr3_controller_avl_agent_rsp_fifo_out_ready),                     //          .ready
		.out_startofpacket (ddr3_controller_avl_agent_rsp_fifo_out_startofpacket),             //          .startofpacket
		.out_endofpacket   (ddr3_controller_avl_agent_rsp_fifo_out_endofpacket),               //          .endofpacket
		.csr_address       (2'b00),                                                            // (terminated)
		.csr_read          (1'b0),                                                             // (terminated)
		.csr_write         (1'b0),                                                             // (terminated)
		.csr_readdata      (),                                                                 // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                             // (terminated)
		.almost_full_data  (),                                                                 // (terminated)
		.almost_empty_data (),                                                                 // (terminated)
		.in_empty          (1'b0),                                                             // (terminated)
		.out_empty         (),                                                                 // (terminated)
		.in_error          (1'b0),                                                             // (terminated)
		.out_error         (),                                                                 // (terminated)
		.in_channel        (1'b0),                                                             // (terminated)
		.out_channel       ()                                                                  // (terminated)
	);

	ddr3_qsys_mm_interconnect_0_router router (
		.sink_ready         (mm_clock_crossing_bridge_1_m0_agent_cp_ready),                    //      sink.ready
		.sink_valid         (mm_clock_crossing_bridge_1_m0_agent_cp_valid),                    //          .valid
		.sink_data          (mm_clock_crossing_bridge_1_m0_agent_cp_data),                     //          .data
		.sink_startofpacket (mm_clock_crossing_bridge_1_m0_agent_cp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (mm_clock_crossing_bridge_1_m0_agent_cp_endofpacket),              //          .endofpacket
		.clk                (ddr3_controller_afi_clk_clk),                                     //       clk.clk
		.reset              (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_src_ready),                                                //       src.ready
		.src_valid          (router_src_valid),                                                //          .valid
		.src_data           (router_src_data),                                                 //          .data
		.src_channel        (router_src_channel),                                              //          .channel
		.src_startofpacket  (router_src_startofpacket),                                        //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                           //          .endofpacket
	);

	ddr3_qsys_mm_interconnect_0_router router_001 (
		.sink_ready         (mm_clock_crossing_bridge_0_m0_agent_cp_ready),                    //      sink.ready
		.sink_valid         (mm_clock_crossing_bridge_0_m0_agent_cp_valid),                    //          .valid
		.sink_data          (mm_clock_crossing_bridge_0_m0_agent_cp_data),                     //          .data
		.sink_startofpacket (mm_clock_crossing_bridge_0_m0_agent_cp_startofpacket),            //          .startofpacket
		.sink_endofpacket   (mm_clock_crossing_bridge_0_m0_agent_cp_endofpacket),              //          .endofpacket
		.clk                (ddr3_controller_afi_clk_clk),                                     //       clk.clk
		.reset              (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                                            //       src.ready
		.src_valid          (router_001_src_valid),                                            //          .valid
		.src_data           (router_001_src_data),                                             //          .data
		.src_channel        (router_001_src_channel),                                          //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                    //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                       //          .endofpacket
	);

	ddr3_qsys_mm_interconnect_0_router_002 router_002 (
		.sink_ready         (agent_pipeline_001_source0_ready),                                 //      sink.ready
		.sink_valid         (agent_pipeline_001_source0_valid),                                 //          .valid
		.sink_data          (agent_pipeline_001_source0_data),                                  //          .data
		.sink_startofpacket (agent_pipeline_001_source0_startofpacket),                         //          .startofpacket
		.sink_endofpacket   (agent_pipeline_001_source0_endofpacket),                           //          .endofpacket
		.clk                (ddr3_controller_afi_clk_clk),                                      //       clk.clk
		.reset              (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                                             //       src.ready
		.src_valid          (router_002_src_valid),                                             //          .valid
		.src_data           (router_002_src_data),                                              //          .data
		.src_channel        (router_002_src_channel),                                           //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                     //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                        //          .endofpacket
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (100),
		.PKT_ADDR_L                (72),
		.PKT_BEGIN_BURST           (123),
		.PKT_BYTE_CNT_H            (114),
		.PKT_BYTE_CNT_L            (107),
		.PKT_BYTEEN_H              (71),
		.PKT_BYTEEN_L              (64),
		.PKT_BURST_SIZE_H          (118),
		.PKT_BURST_SIZE_L          (116),
		.PKT_BURST_TYPE_H          (120),
		.PKT_BURST_TYPE_L          (119),
		.PKT_BURSTWRAP_H           (115),
		.PKT_BURSTWRAP_L           (115),
		.PKT_TRANS_COMPRESSED_READ (101),
		.PKT_TRANS_WRITE           (103),
		.PKT_TRANS_READ            (104),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (140),
		.ST_CHANNEL_W              (2),
		.OUT_BYTE_CNT_H            (112),
		.OUT_BURSTWRAP_H           (115),
		.COMPRESSED_READ_SUPPORT   (1),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) ddr3_controller_avl_burst_adapter (
		.clk                   (ddr3_controller_afi_clk_clk),                                      //       cr0.clk
		.reset                 (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.sink0_valid           (cmd_mux_src_valid),                                                //     sink0.valid
		.sink0_data            (cmd_mux_src_data),                                                 //          .data
		.sink0_channel         (cmd_mux_src_channel),                                              //          .channel
		.sink0_startofpacket   (cmd_mux_src_startofpacket),                                        //          .startofpacket
		.sink0_endofpacket     (cmd_mux_src_endofpacket),                                          //          .endofpacket
		.sink0_ready           (cmd_mux_src_ready),                                                //          .ready
		.source0_valid         (ddr3_controller_avl_burst_adapter_source0_valid),                  //   source0.valid
		.source0_data          (ddr3_controller_avl_burst_adapter_source0_data),                   //          .data
		.source0_channel       (ddr3_controller_avl_burst_adapter_source0_channel),                //          .channel
		.source0_startofpacket (ddr3_controller_avl_burst_adapter_source0_startofpacket),          //          .startofpacket
		.source0_endofpacket   (ddr3_controller_avl_burst_adapter_source0_endofpacket),            //          .endofpacket
		.source0_ready         (ddr3_controller_avl_burst_adapter_source0_ready)                   //          .ready
	);

	ddr3_qsys_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (ddr3_controller_afi_clk_clk),                                     //       clk.clk
		.reset              (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_src_ready),                                                //      sink.ready
		.sink_channel       (router_src_channel),                                              //          .channel
		.sink_data          (router_src_data),                                                 //          .data
		.sink_startofpacket (router_src_startofpacket),                                        //          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                                          //          .endofpacket
		.sink_valid         (router_src_valid),                                                //          .valid
		.src0_ready         (cmd_demux_src0_ready),                                            //      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                            //          .valid
		.src0_data          (cmd_demux_src0_data),                                             //          .data
		.src0_channel       (cmd_demux_src0_channel),                                          //          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                    //          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                                       //          .endofpacket
	);

	ddr3_qsys_mm_interconnect_0_cmd_demux cmd_demux_001 (
		.clk                (ddr3_controller_afi_clk_clk),                                     //       clk.clk
		.reset              (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                                            //      sink.ready
		.sink_channel       (router_001_src_channel),                                          //          .channel
		.sink_data          (router_001_src_data),                                             //          .data
		.sink_startofpacket (router_001_src_startofpacket),                                    //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                                      //          .endofpacket
		.sink_valid         (router_001_src_valid),                                            //          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                                        //      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                        //          .valid
		.src0_data          (cmd_demux_001_src0_data),                                         //          .data
		.src0_channel       (cmd_demux_001_src0_channel),                                      //          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                                //          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket)                                   //          .endofpacket
	);

	ddr3_qsys_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (ddr3_controller_afi_clk_clk),                                      //       clk.clk
		.reset               (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                                //       src.ready
		.src_valid           (cmd_mux_src_valid),                                                //          .valid
		.src_data            (cmd_mux_src_data),                                                 //          .data
		.src_channel         (cmd_mux_src_channel),                                              //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                        //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                          //          .endofpacket
		.sink0_ready         (mux_pipeline_source0_ready),                                       //     sink0.ready
		.sink0_valid         (mux_pipeline_source0_valid),                                       //          .valid
		.sink0_channel       (mux_pipeline_source0_channel),                                     //          .channel
		.sink0_data          (mux_pipeline_source0_data),                                        //          .data
		.sink0_startofpacket (mux_pipeline_source0_startofpacket),                               //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_source0_endofpacket),                                 //          .endofpacket
		.sink1_ready         (mux_pipeline_001_source0_ready),                                   //     sink1.ready
		.sink1_valid         (mux_pipeline_001_source0_valid),                                   //          .valid
		.sink1_channel       (mux_pipeline_001_source0_channel),                                 //          .channel
		.sink1_data          (mux_pipeline_001_source0_data),                                    //          .data
		.sink1_startofpacket (mux_pipeline_001_source0_startofpacket),                           //          .startofpacket
		.sink1_endofpacket   (mux_pipeline_001_source0_endofpacket)                              //          .endofpacket
	);

	ddr3_qsys_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (ddr3_controller_afi_clk_clk),                                      //       clk.clk
		.reset              (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                                             //      sink.ready
		.sink_channel       (router_002_src_channel),                                           //          .channel
		.sink_data          (router_002_src_data),                                              //          .data
		.sink_startofpacket (router_002_src_startofpacket),                                     //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                                       //          .endofpacket
		.sink_valid         (router_002_src_valid),                                             //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                             //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                             //          .valid
		.src0_data          (rsp_demux_src0_data),                                              //          .data
		.src0_channel       (rsp_demux_src0_channel),                                           //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                     //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                                       //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                             //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                             //          .valid
		.src1_data          (rsp_demux_src1_data),                                              //          .data
		.src1_channel       (rsp_demux_src1_channel),                                           //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                                     //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                                        //          .endofpacket
	);

	ddr3_qsys_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (ddr3_controller_afi_clk_clk),                                     //       clk.clk
		.reset               (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                               //       src.ready
		.src_valid           (rsp_mux_src_valid),                                               //          .valid
		.src_data            (rsp_mux_src_data),                                                //          .data
		.src_channel         (rsp_mux_src_channel),                                             //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                       //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                         //          .endofpacket
		.sink0_ready         (mux_pipeline_002_source0_ready),                                  //     sink0.ready
		.sink0_valid         (mux_pipeline_002_source0_valid),                                  //          .valid
		.sink0_channel       (mux_pipeline_002_source0_channel),                                //          .channel
		.sink0_data          (mux_pipeline_002_source0_data),                                   //          .data
		.sink0_startofpacket (mux_pipeline_002_source0_startofpacket),                          //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_002_source0_endofpacket)                             //          .endofpacket
	);

	ddr3_qsys_mm_interconnect_0_rsp_mux rsp_mux_001 (
		.clk                 (ddr3_controller_afi_clk_clk),                                     //       clk.clk
		.reset               (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                           //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                           //          .valid
		.src_data            (rsp_mux_001_src_data),                                            //          .data
		.src_channel         (rsp_mux_001_src_channel),                                         //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                                   //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                                     //          .endofpacket
		.sink0_ready         (mux_pipeline_003_source0_ready),                                  //     sink0.ready
		.sink0_valid         (mux_pipeline_003_source0_valid),                                  //          .valid
		.sink0_channel       (mux_pipeline_003_source0_channel),                                //          .channel
		.sink0_data          (mux_pipeline_003_source0_data),                                   //          .data
		.sink0_startofpacket (mux_pipeline_003_source0_startofpacket),                          //          .startofpacket
		.sink0_endofpacket   (mux_pipeline_003_source0_endofpacket)                             //          .endofpacket
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (140),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (2),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline (
		.clk               (ddr3_controller_afi_clk_clk),                                      //       cr0.clk
		.reset             (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (ddr3_controller_avl_burst_adapter_source0_ready),                  //     sink0.ready
		.in_valid          (ddr3_controller_avl_burst_adapter_source0_valid),                  //          .valid
		.in_startofpacket  (ddr3_controller_avl_burst_adapter_source0_startofpacket),          //          .startofpacket
		.in_endofpacket    (ddr3_controller_avl_burst_adapter_source0_endofpacket),            //          .endofpacket
		.in_data           (ddr3_controller_avl_burst_adapter_source0_data),                   //          .data
		.in_channel        (ddr3_controller_avl_burst_adapter_source0_channel),                //          .channel
		.out_ready         (agent_pipeline_source0_ready),                                     //   source0.ready
		.out_valid         (agent_pipeline_source0_valid),                                     //          .valid
		.out_startofpacket (agent_pipeline_source0_startofpacket),                             //          .startofpacket
		.out_endofpacket   (agent_pipeline_source0_endofpacket),                               //          .endofpacket
		.out_data          (agent_pipeline_source0_data),                                      //          .data
		.out_channel       (agent_pipeline_source0_channel),                                   //          .channel
		.in_empty          (1'b0),                                                             // (terminated)
		.out_empty         (),                                                                 // (terminated)
		.out_error         (),                                                                 // (terminated)
		.in_error          (1'b0)                                                              // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (140),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (0),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) agent_pipeline_001 (
		.clk               (ddr3_controller_afi_clk_clk),                                      //       cr0.clk
		.reset             (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (ddr3_controller_avl_agent_rp_ready),                               //     sink0.ready
		.in_valid          (ddr3_controller_avl_agent_rp_valid),                               //          .valid
		.in_startofpacket  (ddr3_controller_avl_agent_rp_startofpacket),                       //          .startofpacket
		.in_endofpacket    (ddr3_controller_avl_agent_rp_endofpacket),                         //          .endofpacket
		.in_data           (ddr3_controller_avl_agent_rp_data),                                //          .data
		.out_ready         (agent_pipeline_001_source0_ready),                                 //   source0.ready
		.out_valid         (agent_pipeline_001_source0_valid),                                 //          .valid
		.out_startofpacket (agent_pipeline_001_source0_startofpacket),                         //          .startofpacket
		.out_endofpacket   (agent_pipeline_001_source0_endofpacket),                           //          .endofpacket
		.out_data          (agent_pipeline_001_source0_data),                                  //          .data
		.in_empty          (1'b0),                                                             // (terminated)
		.out_empty         (),                                                                 // (terminated)
		.out_error         (),                                                                 // (terminated)
		.in_error          (1'b0),                                                             // (terminated)
		.out_channel       (),                                                                 // (terminated)
		.in_channel        (1'b0)                                                              // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (140),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (2),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline (
		.clk               (ddr3_controller_afi_clk_clk),                                      //       cr0.clk
		.reset             (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_demux_src0_ready),                                             //     sink0.ready
		.in_valid          (cmd_demux_src0_valid),                                             //          .valid
		.in_startofpacket  (cmd_demux_src0_startofpacket),                                     //          .startofpacket
		.in_endofpacket    (cmd_demux_src0_endofpacket),                                       //          .endofpacket
		.in_data           (cmd_demux_src0_data),                                              //          .data
		.in_channel        (cmd_demux_src0_channel),                                           //          .channel
		.out_ready         (mux_pipeline_source0_ready),                                       //   source0.ready
		.out_valid         (mux_pipeline_source0_valid),                                       //          .valid
		.out_startofpacket (mux_pipeline_source0_startofpacket),                               //          .startofpacket
		.out_endofpacket   (mux_pipeline_source0_endofpacket),                                 //          .endofpacket
		.out_data          (mux_pipeline_source0_data),                                        //          .data
		.out_channel       (mux_pipeline_source0_channel),                                     //          .channel
		.in_empty          (1'b0),                                                             // (terminated)
		.out_empty         (),                                                                 // (terminated)
		.out_error         (),                                                                 // (terminated)
		.in_error          (1'b0)                                                              // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (140),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (2),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_001 (
		.clk               (ddr3_controller_afi_clk_clk),                                      //       cr0.clk
		.reset             (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (cmd_demux_001_src0_ready),                                         //     sink0.ready
		.in_valid          (cmd_demux_001_src0_valid),                                         //          .valid
		.in_startofpacket  (cmd_demux_001_src0_startofpacket),                                 //          .startofpacket
		.in_endofpacket    (cmd_demux_001_src0_endofpacket),                                   //          .endofpacket
		.in_data           (cmd_demux_001_src0_data),                                          //          .data
		.in_channel        (cmd_demux_001_src0_channel),                                       //          .channel
		.out_ready         (mux_pipeline_001_source0_ready),                                   //   source0.ready
		.out_valid         (mux_pipeline_001_source0_valid),                                   //          .valid
		.out_startofpacket (mux_pipeline_001_source0_startofpacket),                           //          .startofpacket
		.out_endofpacket   (mux_pipeline_001_source0_endofpacket),                             //          .endofpacket
		.out_data          (mux_pipeline_001_source0_data),                                    //          .data
		.out_channel       (mux_pipeline_001_source0_channel),                                 //          .channel
		.in_empty          (1'b0),                                                             // (terminated)
		.out_empty         (),                                                                 // (terminated)
		.out_error         (),                                                                 // (terminated)
		.in_error          (1'b0)                                                              // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (140),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (2),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_002 (
		.clk               (ddr3_controller_afi_clk_clk),                                     //       cr0.clk
		.reset             (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (rsp_demux_src0_ready),                                            //     sink0.ready
		.in_valid          (rsp_demux_src0_valid),                                            //          .valid
		.in_startofpacket  (rsp_demux_src0_startofpacket),                                    //          .startofpacket
		.in_endofpacket    (rsp_demux_src0_endofpacket),                                      //          .endofpacket
		.in_data           (rsp_demux_src0_data),                                             //          .data
		.in_channel        (rsp_demux_src0_channel),                                          //          .channel
		.out_ready         (mux_pipeline_002_source0_ready),                                  //   source0.ready
		.out_valid         (mux_pipeline_002_source0_valid),                                  //          .valid
		.out_startofpacket (mux_pipeline_002_source0_startofpacket),                          //          .startofpacket
		.out_endofpacket   (mux_pipeline_002_source0_endofpacket),                            //          .endofpacket
		.out_data          (mux_pipeline_002_source0_data),                                   //          .data
		.out_channel       (mux_pipeline_002_source0_channel),                                //          .channel
		.in_empty          (1'b0),                                                            // (terminated)
		.out_empty         (),                                                                // (terminated)
		.out_error         (),                                                                // (terminated)
		.in_error          (1'b0)                                                             // (terminated)
	);

	altera_avalon_st_pipeline_stage #(
		.SYMBOLS_PER_BEAT (1),
		.BITS_PER_SYMBOL  (140),
		.USE_PACKETS      (1),
		.USE_EMPTY        (0),
		.EMPTY_WIDTH      (0),
		.CHANNEL_WIDTH    (2),
		.PACKET_WIDTH     (2),
		.ERROR_WIDTH      (0),
		.PIPELINE_READY   (1)
	) mux_pipeline_003 (
		.clk               (ddr3_controller_afi_clk_clk),                                     //       cr0.clk
		.reset             (mm_clock_crossing_bridge_1_m0_reset_reset_bridge_in_reset_reset), // cr0_reset.reset
		.in_ready          (rsp_demux_src1_ready),                                            //     sink0.ready
		.in_valid          (rsp_demux_src1_valid),                                            //          .valid
		.in_startofpacket  (rsp_demux_src1_startofpacket),                                    //          .startofpacket
		.in_endofpacket    (rsp_demux_src1_endofpacket),                                      //          .endofpacket
		.in_data           (rsp_demux_src1_data),                                             //          .data
		.in_channel        (rsp_demux_src1_channel),                                          //          .channel
		.out_ready         (mux_pipeline_003_source0_ready),                                  //   source0.ready
		.out_valid         (mux_pipeline_003_source0_valid),                                  //          .valid
		.out_startofpacket (mux_pipeline_003_source0_startofpacket),                          //          .startofpacket
		.out_endofpacket   (mux_pipeline_003_source0_endofpacket),                            //          .endofpacket
		.out_data          (mux_pipeline_003_source0_data),                                   //          .data
		.out_channel       (mux_pipeline_003_source0_channel),                                //          .channel
		.in_empty          (1'b0),                                                            // (terminated)
		.out_empty         (),                                                                // (terminated)
		.out_error         (),                                                                // (terminated)
		.in_error          (1'b0)                                                             // (terminated)
	);

	ddr3_qsys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (66),
		.inUsePackets    (0),
		.inDataWidth     (66),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (66),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (ddr3_controller_afi_clk_clk),                                      // in_clk_0.clk
		.in_rst_0_reset (ddr3_controller_avl_translator_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (ddr3_controller_avl_agent_rdata_fifo_src_data),                    //     in_0.data
		.in_0_valid     (ddr3_controller_avl_agent_rdata_fifo_src_valid),                   //         .valid
		.in_0_ready     (ddr3_controller_avl_agent_rdata_fifo_src_ready),                   //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                                     //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                                    //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                                    //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                                     //         .error
	);

endmodule
