{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662316765691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662316765707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 04 13:39:25 2022 " "Processing started: Sun Sep 04 13:39:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662316765707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1662316765707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off example_and2 -c example_and2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off example_and2 -c example_and2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1662316765707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1662316767191 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_and2_8_1200mv_85c_slow.vo C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/ simulation " "Generated file example_and2_8_1200mv_85c_slow.vo in folder \"C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662316767441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_and2_8_1200mv_0c_slow.vo C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/ simulation " "Generated file example_and2_8_1200mv_0c_slow.vo in folder \"C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662316767504 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_and2_min_1200mv_0c_fast.vo C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/ simulation " "Generated file example_and2_min_1200mv_0c_fast.vo in folder \"C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662316767535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_and2.vo C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/ simulation " "Generated file example_and2.vo in folder \"C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662316767582 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_and2_8_1200mv_85c_v_slow.sdo C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/ simulation " "Generated file example_and2_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662316767613 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_and2_8_1200mv_0c_v_slow.sdo C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/ simulation " "Generated file example_and2_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662316767645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_and2_min_1200mv_0c_v_fast.sdo C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/ simulation " "Generated file example_and2_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662316767660 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "example_and2_v.sdo C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/ simulation " "Generated file example_and2_v.sdo in folder \"C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/example_and2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662316767707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662316767832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 04 13:39:27 2022 " "Processing ended: Sun Sep 04 13:39:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662316767832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662316767832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662316767832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1662316767832 ""}
