TimeQuest Timing Analyzer report for M3
Thu Jun 18 17:14:53 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Recovery: 'FPGA_CLK'
 15. Removal: 'FPGA_CLK'
 16. Minimum Pulse Width: 'FPGA_CLK'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Setup Transfers
 24. Hold Transfers
 25. Recovery Transfers
 26. Removal Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths
 30. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Thu Jun 18 17:14:51 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+------------------------------------------------+
; Fmax Summary                                   ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 9.56 MHz ; 9.56 MHz        ; FPGA_CLK   ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -94.568 ; -1023.349     ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Recovery Summary                 ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 6.934 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Removal Summary                  ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 2.298 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 1.933 ; 0.000         ;
+----------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                        ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -94.568 ; host_itf:inst10|my_clk_cnt[0]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 106.126    ;
; -94.491 ; host_itf:inst10|my_clk_cnt[1]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 106.049    ;
; -94.406 ; host_itf:inst10|my_clk_cnt[2]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 105.964    ;
; -94.370 ; host_itf:inst10|my_clk_cnt[3]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 105.928    ;
; -94.235 ; host_itf:inst10|my_clk_cnt[4]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 105.793    ;
; -94.199 ; host_itf:inst10|my_clk_cnt[5]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 105.757    ;
; -94.113 ; host_itf:inst10|my_clk_cnt[6]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 105.671    ;
; -93.983 ; host_itf:inst10|my_clk_cnt[7]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 105.541    ;
; -93.836 ; host_itf:inst10|my_clk_cnt[8]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 105.394    ;
; -93.700 ; host_itf:inst10|my_clk_cnt[9]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 105.258    ;
; -93.664 ; host_itf:inst10|my_clk_cnt[10]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 105.222    ;
; -93.529 ; host_itf:inst10|my_clk_cnt[11]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 105.087    ;
; -93.493 ; host_itf:inst10|my_clk_cnt[12]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 105.051    ;
; -93.357 ; host_itf:inst10|my_clk_cnt[13]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 104.915    ;
; -93.271 ; host_itf:inst10|my_clk_cnt[14]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 104.829    ;
; -93.205 ; host_itf:inst10|my_clk_cnt[15]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.518      ; 104.763    ;
; -93.018 ; host_itf:inst10|my_clk_cnt[16]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 104.557    ;
; -92.941 ; host_itf:inst10|my_clk_cnt[17]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 104.480    ;
; -92.856 ; host_itf:inst10|my_clk_cnt[18]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 104.395    ;
; -92.820 ; host_itf:inst10|my_clk_cnt[19]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 104.359    ;
; -92.685 ; host_itf:inst10|my_clk_cnt[20]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 104.224    ;
; -92.649 ; host_itf:inst10|my_clk_cnt[21]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 104.188    ;
; -92.563 ; host_itf:inst10|my_clk_cnt[22]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 104.102    ;
; -92.433 ; host_itf:inst10|my_clk_cnt[23]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 103.972    ;
; -92.286 ; host_itf:inst10|my_clk_cnt[24]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 103.825    ;
; -92.150 ; host_itf:inst10|my_clk_cnt[25]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 103.689    ;
; -92.114 ; host_itf:inst10|my_clk_cnt[26]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 103.653    ;
; -91.979 ; host_itf:inst10|my_clk_cnt[27]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 103.518    ;
; -91.943 ; host_itf:inst10|my_clk_cnt[28]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 103.482    ;
; -91.807 ; host_itf:inst10|my_clk_cnt[29]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 103.346    ;
; -91.721 ; host_itf:inst10|my_clk_cnt[30]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 103.260    ;
; -90.818 ; host_itf:inst10|my_clk_cnt[31]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.499      ; 102.357    ;
; -4.196  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.051     ; 14.083     ;
; -4.153  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 14.059     ;
; -4.106  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[6]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                                              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.007      ; 14.153     ;
; -4.070  ; processor:inst7|s_constK[26]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                                              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 14.118     ;
; -4.067  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[29]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.973     ;
; -4.003  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_out_dffe5[1]                                        ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe332 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 14.030     ;
; -3.917  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_out_dffe5[1]                                        ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe315 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.944     ;
; -3.895  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[27]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.801     ;
; -3.863  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.051     ; 13.750     ;
; -3.841  ; processor:inst7|s_constK[26]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[5]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.889     ;
; -3.840  ; processor:inst7|s_constK[26]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[5]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.888     ;
; -3.834  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[26]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.740     ;
; -3.831  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_out_dffe5[1]                                        ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe305 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.858     ;
; -3.771  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[21]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                                              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.004      ; 13.815     ;
; -3.769  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[6]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[5]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.007      ; 13.816     ;
; -3.768  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[6]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[5]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.007      ; 13.815     ;
; -3.758  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[25]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.664     ;
; -3.746  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.051     ; 13.633     ;
; -3.745  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_out_dffe5[1]                                        ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe295 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.772     ;
; -3.738  ; processor:inst7|s_constK[26]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[8]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.004      ; 13.782     ;
; -3.714  ; processor:inst7|s_constK[8]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                                              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.001      ; 13.755     ;
; -3.713  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[19]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                                              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.004      ; 13.757     ;
; -3.705  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.051     ; 13.592     ;
; -3.689  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.048     ; 13.579     ;
; -3.673  ; processor:inst7|s_constK[26]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[1]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.721     ;
; -3.670  ; processor:inst7|s_constK[26]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[1]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.718     ;
; -3.664  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sign_out_dffe5                                          ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe332 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.691     ;
; -3.662  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.568     ;
; -3.656  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.051     ; 13.543     ;
; -3.650  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[24]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.556     ;
; -3.646  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.029     ; 13.555     ;
; -3.643  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[28]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.549     ;
; -3.628  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.051     ; 13.515     ;
; -3.601  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[6]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[1]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.007      ; 13.648     ;
; -3.598  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[6]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[1]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.007      ; 13.645     ;
; -3.585  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.491     ;
; -3.578  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sign_out_dffe5                                          ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe315 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.605     ;
; -3.576  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[29]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.482     ;
; -3.560  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[29]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.029     ; 13.469     ;
; -3.555  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[23]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.051     ; 13.442     ;
; -3.555  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_out_dffe5[1]                                        ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe285 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.582     ;
; -3.551  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.051     ; 13.438     ;
; -3.532  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT3 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.051     ; 13.419     ;
; -3.503  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[0]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                                              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.007      ; 13.550     ;
; -3.499  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[29]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.405     ;
; -3.492  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sign_out_dffe5                                          ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe305 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.519     ;
; -3.489  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT3 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.395     ;
; -3.478  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[23]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.384     ;
; -3.471  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT4 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.051     ; 13.358     ;
; -3.469  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_out_dffe5[1]                                        ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe275 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.496     ;
; -3.467  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_out_dffe5[3]                                        ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe332 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.494     ;
; -3.455  ; processor:inst7|s_constK[26]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[3]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.010      ; 13.505     ;
; -3.434  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[21]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[5]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.004      ; 13.478     ;
; -3.433  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[21]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[5]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.004      ; 13.477     ;
; -3.428  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT4 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.334     ;
; -3.424  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[17]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                                              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.004      ; 13.468     ;
; -3.419  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[10]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                                              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.002      ; 13.461     ;
; -3.409  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[25]~_Duplicate_1                                  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.051     ; 13.296     ;
; -3.406  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sign_out_dffe5                                          ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe295 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.433     ;
; -3.404  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT1 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[27]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.310     ;
; -3.404  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                                              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.004      ; 13.448     ;
; -3.403  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out4~DATAOUT3 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[29]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.309     ;
; -3.388  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[27]                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.029     ; 13.297     ;
; -3.383  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_out_dffe5[1]                                        ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe265 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.410     ;
; -3.383  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[18]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                                              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.004      ; 13.427     ;
; -3.381  ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|man_out_dffe5[3]                                        ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe315 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.408     ;
; -3.376  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[19]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[5]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.004      ; 13.420     ;
; -3.375  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[19]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[5]                                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.004      ; 13.419     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; host_itf:inst10|seg_clk                                                                                                                                                                                             ; host_itf:inst10|seg_clk                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.IDLE                                                                                                                                                                                          ; processor:inst7|state.IDLE                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[29]                                                                                                                                                                                             ; processor:inst7|acc[29]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[63]                                                                                                                                                                                             ; processor:inst7|acc[63]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[30]                                                                                                                                                                                             ; processor:inst7|acc[30]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[26]                                                                                                                                                                                             ; processor:inst7|acc[26]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[28]                                                                                                                                                                                             ; processor:inst7|acc[28]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[27]                                                                                                                                                                                             ; processor:inst7|acc[27]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[32]                                                                                                                                                                                             ; processor:inst7|acc[32]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[31]                                                                                                                                                                                             ; processor:inst7|acc[31]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[34]                                                                                                                                                                                             ; processor:inst7|acc[34]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[33]                                                                                                                                                                                             ; processor:inst7|acc[33]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[38]                                                                                                                                                                                             ; processor:inst7|acc[38]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[37]                                                                                                                                                                                             ; processor:inst7|acc[37]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[36]                                                                                                                                                                                             ; processor:inst7|acc[36]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[35]                                                                                                                                                                                             ; processor:inst7|acc[35]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.COMPLETE                                                                                                                                                                                      ; processor:inst7|state.COMPLETE                                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.RUNNING                                                                                                                                                                                       ; processor:inst7|state.RUNNING                                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[54]                                                                                                                                                                                             ; processor:inst7|acc[54]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[53]                                                                                                                                                                                             ; processor:inst7|acc[53]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[52]                                                                                                                                                                                             ; processor:inst7|acc[52]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[60]                                                                                                                                                                                             ; processor:inst7|acc[60]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[61]                                                                                                                                                                                             ; processor:inst7|acc[61]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[62]                                                                                                                                                                                             ; processor:inst7|acc[62]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[59]                                                                                                                                                                                             ; processor:inst7|acc[59]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[56]                                                                                                                                                                                             ; processor:inst7|acc[56]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[58]                                                                                                                                                                                             ; processor:inst7|acc[58]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[55]                                                                                                                                                                                             ; processor:inst7|acc[55]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[57]                                                                                                                                                                                             ; processor:inst7|acc[57]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[46]                                                                                                                                                                                             ; processor:inst7|acc[46]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[45]                                                                                                                                                                                             ; processor:inst7|acc[45]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[44]                                                                                                                                                                                             ; processor:inst7|acc[44]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[42]                                                                                                                                                                                             ; processor:inst7|acc[42]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[39]                                                                                                                                                                                             ; processor:inst7|acc[39]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[40]                                                                                                                                                                                             ; processor:inst7|acc[40]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[41]                                                                                                                                                                                             ; processor:inst7|acc[41]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[43]                                                                                                                                                                                             ; processor:inst7|acc[43]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[51]                                                                                                                                                                                             ; processor:inst7|acc[51]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[49]                                                                                                                                                                                             ; processor:inst7|acc[49]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[50]                                                                                                                                                                                             ; processor:inst7|acc[50]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[48]                                                                                                                                                                                             ; processor:inst7|acc[48]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[47]                                                                                                                                                                                             ; processor:inst7|acc[47]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[6]                                                                                                                                                                                              ; processor:inst7|acc[6]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[4]                                                                                                                                                                                              ; processor:inst7|acc[4]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[5]                                                                                                                                                                                              ; processor:inst7|acc[5]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[12]                                                                                                                                                                                             ; processor:inst7|acc[12]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[13]                                                                                                                                                                                             ; processor:inst7|acc[13]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[14]                                                                                                                                                                                             ; processor:inst7|acc[14]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[25]                                                                                                                                                                                             ; processor:inst7|acc[25]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[24]                                                                                                                                                                                             ; processor:inst7|acc[24]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[23]                                                                                                                                                                                             ; processor:inst7|acc[23]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[11]                                                                                                                                                                                             ; processor:inst7|acc[11]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[3]                                                                                                                                                                                              ; processor:inst7|acc[3]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[1]                                                                                                                                                                                              ; processor:inst7|acc[1]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[2]                                                                                                                                                                                              ; processor:inst7|acc[2]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[0]                                                                                                                                                                                              ; processor:inst7|acc[0]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[10]                                                                                                                                                                                             ; processor:inst7|acc[10]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[7]                                                                                                                                                                                              ; processor:inst7|acc[7]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[8]                                                                                                                                                                                              ; processor:inst7|acc[8]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[9]                                                                                                                                                                                              ; processor:inst7|acc[9]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[15]                                                                                                                                                                                             ; processor:inst7|acc[15]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[17]                                                                                                                                                                                             ; processor:inst7|acc[17]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[16]                                                                                                                                                                                             ; processor:inst7|acc[16]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[18]                                                                                                                                                                                             ; processor:inst7|acc[18]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[22]                                                                                                                                                                                             ; processor:inst7|acc[22]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[19]                                                                                                                                                                                             ; processor:inst7|acc[19]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[20]                                                                                                                                                                                             ; processor:inst7|acc[20]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|acc[21]                                                                                                                                                                                             ; processor:inst7|acc[21]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[5]                                                                                                                                                                                          ; processor:inst7|cnt_clk[5]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[4]                                                                                                                                                                                          ; processor:inst7|cnt_clk[4]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[2]                                                                                                                                                                                          ; processor:inst7|cnt_clk[2]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[1]                                                                                                                                                                                          ; processor:inst7|cnt_clk[1]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[0]                                                                                                                                                                                          ; processor:inst7|cnt_clk[0]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[6]                                                                                                                                                                                          ; processor:inst7|cnt_clk[6]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[8]                                                                                                                                                                                          ; processor:inst7|cnt_clk[8]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[9]                                                                                                                                                                                          ; processor:inst7|cnt_clk[9]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[7]                                                                                                                                                                                          ; processor:inst7|cnt_clk[7]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[3]                                                                                                                                                                                          ; processor:inst7|cnt_clk[3]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[10]                                                                                                                                                                                         ; processor:inst7|cnt_clk[10]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[11]                                                                                                                                                                                         ; processor:inst7|cnt_clk[11]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[12]                                                                                                                                                                                         ; processor:inst7|cnt_clk[12]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[14]                                                                                                                                                                                         ; processor:inst7|cnt_clk[14]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[15]                                                                                                                                                                                         ; processor:inst7|cnt_clk[15]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[13]                                                                                                                                                                                         ; processor:inst7|cnt_clk[13]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[19]                                                                                                                                                                                         ; processor:inst7|cnt_clk[19]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[17]                                                                                                                                                                                         ; processor:inst7|cnt_clk[17]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[18]                                                                                                                                                                                         ; processor:inst7|cnt_clk[18]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[16]                                                                                                                                                                                         ; processor:inst7|cnt_clk[16]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[31]                                                                                                                                                                                         ; processor:inst7|cnt_clk[31]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[30]                                                                                                                                                                                         ; processor:inst7|cnt_clk[30]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[29]                                                                                                                                                                                         ; processor:inst7|cnt_clk[29]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[28]                                                                                                                                                                                         ; processor:inst7|cnt_clk[28]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[21]                                                                                                                                                                                         ; processor:inst7|cnt_clk[21]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[23]                                                                                                                                                                                         ; processor:inst7|cnt_clk[23]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[20]                                                                                                                                                                                         ; processor:inst7|cnt_clk[20]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[22]                                                                                                                                                                                         ; processor:inst7|cnt_clk[22]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a21 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a22 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a23 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a24 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a25 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a26 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a27 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a28 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a29 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 6.934 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a30 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.092      ;
; 7.006 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.086      ; 3.034      ;
; 7.006 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.086      ; 3.034      ;
; 7.006 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.086      ; 3.034      ;
; 7.007 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.024      ;
; 7.007 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.024      ;
; 7.007 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.024      ;
; 7.007 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.024      ;
; 7.007 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.024      ;
; 7.007 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.024      ;
; 7.007 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.024      ;
; 7.007 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.077      ; 3.024      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a19                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a20                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a21                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a22                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a23                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a24                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a25                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a26                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a27                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.367 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a28                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.672      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a3            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a4            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a5            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a6            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a7            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a8            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a9            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a10           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a11           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a12           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a13           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a14           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
; 7.389 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a15           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.085      ; 2.650      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a3            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a4            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a5            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a6            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a7            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a8            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a9            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a10           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a11           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a12           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a13           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a14           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.298 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a15           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.650      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a19                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a20                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a21                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a22                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a23                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a24                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a25                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a26                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a27                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.320 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a28                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.085      ; 2.672      ;
; 2.680 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.024      ;
; 2.680 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.024      ;
; 2.680 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.024      ;
; 2.680 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.024      ;
; 2.680 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.024      ;
; 2.680 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.024      ;
; 2.680 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.024      ;
; 2.680 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.077      ; 3.024      ;
; 2.681 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.086      ; 3.034      ;
; 2.681 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.086      ; 3.034      ;
; 2.681 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.086      ; 3.034      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a21 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a22 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a23 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a24 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a25 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a26 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a27 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a28 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a29 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
; 2.753 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a30 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.092      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0      ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; 14.062 ; 14.062 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 8.706  ; 8.706  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; 8.838  ; 8.838  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; 14.144 ; 14.144 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; 11.268 ; 11.268 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; 10.148 ; 10.148 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; 10.355 ; 10.355 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; 9.613  ; 9.613  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; 11.431 ; 11.431 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; 11.196 ; 11.196 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; 12.788 ; 12.788 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; 13.012 ; 13.012 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; 12.862 ; 12.862 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; 12.806 ; 12.806 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; 13.923 ; 13.923 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; 14.144 ; 14.144 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; 9.851  ; 9.851  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; 13.845 ; 13.845 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; 13.877 ; 13.877 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; 13.124 ; 13.124 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; 13.487 ; 13.487 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; 13.709 ; 13.709 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; 13.877 ; 13.877 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; 13.028 ; 13.028 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+---------------+------------+---------+---------+------------+-----------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference ;
+---------------+------------+---------+---------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; -10.135 ; -10.135 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 0.534   ; 0.534   ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; -4.911  ; -4.911  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; -5.678  ; -5.678  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; -7.341  ; -7.341  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; -6.212  ; -6.212  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; -6.419  ; -6.419  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; -5.678  ; -5.678  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; -7.504  ; -7.504  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; -7.269  ; -7.269  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; -8.861  ; -8.861  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; -9.085  ; -9.085  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; -8.935  ; -8.935  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; -8.879  ; -8.879  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; -9.996  ; -9.996  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; -10.217 ; -10.217 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; -5.915  ; -5.915  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; -9.918  ; -9.918  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; -9.950  ; -9.950  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; -9.197  ; -9.197  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; -9.560  ; -9.560  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; -9.782  ; -9.782  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; -9.950  ; -9.950  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; -9.101  ; -9.101  ; Rise       ; FPGA_CLK        ;
+---------------+------------+---------+---------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 8.829 ; 8.829 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.519 ; 8.519 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.829 ; 8.829 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 8.092 ; 8.092 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 8.092 ; 8.092 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.458 ; 8.458 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.829 ; 8.829 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 8.064 ; 8.064 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 8.064 ; 8.064 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 8.086 ; 8.086 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.829 ; 8.829 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 8.000 ; 8.000 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 8.000 ; 8.000 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.519 ; 8.519 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.622 ; 7.622 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.612 ; 7.612 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.173 ; 7.173 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.173 ; 7.173 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.519 ; 8.519 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.829 ; 8.829 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 8.092 ; 8.092 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 8.092 ; 8.092 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.458 ; 8.458 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.829 ; 8.829 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 8.064 ; 8.064 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 8.064 ; 8.064 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 8.086 ; 8.086 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.829 ; 8.829 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 8.000 ; 8.000 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 8.000 ; 8.000 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.519 ; 8.519 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.622 ; 7.622 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.612 ; 7.612 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.173 ; 7.173 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.500 ;    ;    ; 12.500 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.810 ;    ;    ; 12.810 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.073 ;    ;    ; 12.073 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.073 ;    ;    ; 12.073 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.439 ;    ;    ; 12.439 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.810 ;    ;    ; 12.810 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.045 ;    ;    ; 12.045 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.045 ;    ;    ; 12.045 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.067 ;    ;    ; 12.067 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.810 ;    ;    ; 12.810 ;
; CPLD_0     ; XM0_DATA[10] ; 11.981 ;    ;    ; 11.981 ;
; CPLD_0     ; XM0_DATA[11] ; 11.981 ;    ;    ; 11.981 ;
; CPLD_0     ; XM0_DATA[12] ; 12.500 ;    ;    ; 12.500 ;
; CPLD_0     ; XM0_DATA[13] ; 11.603 ;    ;    ; 11.603 ;
; CPLD_0     ; XM0_DATA[14] ; 11.593 ;    ;    ; 11.593 ;
; CPLD_0     ; XM0_DATA[15] ; 11.154 ;    ;    ; 11.154 ;
; XM0OEN     ; XM0_DATA[0]  ; 7.808  ;    ;    ; 7.808  ;
; XM0OEN     ; XM0_DATA[1]  ; 8.118  ;    ;    ; 8.118  ;
; XM0OEN     ; XM0_DATA[2]  ; 7.381  ;    ;    ; 7.381  ;
; XM0OEN     ; XM0_DATA[3]  ; 7.381  ;    ;    ; 7.381  ;
; XM0OEN     ; XM0_DATA[4]  ; 7.747  ;    ;    ; 7.747  ;
; XM0OEN     ; XM0_DATA[5]  ; 8.118  ;    ;    ; 8.118  ;
; XM0OEN     ; XM0_DATA[6]  ; 7.353  ;    ;    ; 7.353  ;
; XM0OEN     ; XM0_DATA[7]  ; 7.353  ;    ;    ; 7.353  ;
; XM0OEN     ; XM0_DATA[8]  ; 7.375  ;    ;    ; 7.375  ;
; XM0OEN     ; XM0_DATA[9]  ; 8.118  ;    ;    ; 8.118  ;
; XM0OEN     ; XM0_DATA[10] ; 7.289  ;    ;    ; 7.289  ;
; XM0OEN     ; XM0_DATA[11] ; 7.289  ;    ;    ; 7.289  ;
; XM0OEN     ; XM0_DATA[12] ; 7.808  ;    ;    ; 7.808  ;
; XM0OEN     ; XM0_DATA[13] ; 6.911  ;    ;    ; 6.911  ;
; XM0OEN     ; XM0_DATA[14] ; 6.901  ;    ;    ; 6.901  ;
; XM0OEN     ; XM0_DATA[15] ; 6.462  ;    ;    ; 6.462  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.500 ;    ;    ; 12.500 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.810 ;    ;    ; 12.810 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.073 ;    ;    ; 12.073 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.073 ;    ;    ; 12.073 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.439 ;    ;    ; 12.439 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.810 ;    ;    ; 12.810 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.045 ;    ;    ; 12.045 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.045 ;    ;    ; 12.045 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.067 ;    ;    ; 12.067 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.810 ;    ;    ; 12.810 ;
; CPLD_0     ; XM0_DATA[10] ; 11.981 ;    ;    ; 11.981 ;
; CPLD_0     ; XM0_DATA[11] ; 11.981 ;    ;    ; 11.981 ;
; CPLD_0     ; XM0_DATA[12] ; 12.500 ;    ;    ; 12.500 ;
; CPLD_0     ; XM0_DATA[13] ; 11.603 ;    ;    ; 11.603 ;
; CPLD_0     ; XM0_DATA[14] ; 11.593 ;    ;    ; 11.593 ;
; CPLD_0     ; XM0_DATA[15] ; 11.154 ;    ;    ; 11.154 ;
; XM0OEN     ; XM0_DATA[0]  ; 7.808  ;    ;    ; 7.808  ;
; XM0OEN     ; XM0_DATA[1]  ; 8.118  ;    ;    ; 8.118  ;
; XM0OEN     ; XM0_DATA[2]  ; 7.381  ;    ;    ; 7.381  ;
; XM0OEN     ; XM0_DATA[3]  ; 7.381  ;    ;    ; 7.381  ;
; XM0OEN     ; XM0_DATA[4]  ; 7.747  ;    ;    ; 7.747  ;
; XM0OEN     ; XM0_DATA[5]  ; 8.118  ;    ;    ; 8.118  ;
; XM0OEN     ; XM0_DATA[6]  ; 7.353  ;    ;    ; 7.353  ;
; XM0OEN     ; XM0_DATA[7]  ; 7.353  ;    ;    ; 7.353  ;
; XM0OEN     ; XM0_DATA[8]  ; 7.375  ;    ;    ; 7.375  ;
; XM0OEN     ; XM0_DATA[9]  ; 8.118  ;    ;    ; 8.118  ;
; XM0OEN     ; XM0_DATA[10] ; 7.289  ;    ;    ; 7.289  ;
; XM0OEN     ; XM0_DATA[11] ; 7.289  ;    ;    ; 7.289  ;
; XM0OEN     ; XM0_DATA[12] ; 7.808  ;    ;    ; 7.808  ;
; XM0OEN     ; XM0_DATA[13] ; 6.911  ;    ;    ; 6.911  ;
; XM0OEN     ; XM0_DATA[14] ; 6.901  ;    ;    ; 6.901  ;
; XM0OEN     ; XM0_DATA[15] ; 6.462  ;    ;    ; 6.462  ;
+------------+--------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 87       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 87       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 6666  ; 6666 ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Thu Jun 18 17:14:49 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst10|seg_clk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -94.568
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -94.568     -1023.349 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: Worst-case recovery slack is 6.934
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.934         0.000 FPGA_CLK 
Info: Worst-case removal slack is 2.298
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.298         0.000 FPGA_CLK 
Info: Worst-case minimum pulse width slack is 1.933
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.933         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 293 megabytes
    Info: Processing ended: Thu Jun 18 17:14:53 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


