
*** Running vivado
    with args -log Multiplier_5bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Multiplier_5bit.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Multiplier_5bit.tcl -notrace
Command: synth_design -top Multiplier_5bit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 307.965 ; gain = 81.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Multiplier_5bit' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:42]
INFO: [Synth 8-3491] module 'Multiplier_5bit_FSM' declared at 'C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit_FSM.vhd:34' bound to instance 'FSM' of component 'Multiplier_5bit_FSM' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Multiplier_5bit_FSM' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit_FSM.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element NS_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit_FSM.vhd:55]
WARNING: [Synth 8-3848] Net PS in module/entity Multiplier_5bit_FSM does not have driver. [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit_FSM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_5bit_FSM' (1#1) [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit_FSM.vhd:42]
INFO: [Synth 8-3491] module 'univ_sr_10bit' declared at 'C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/univ_sr_10bit.vhd:34' bound to instance 'A_SH' of component 'univ_sr_10bit' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:111]
INFO: [Synth 8-638] synthesizing module 'univ_sr_10bit' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/univ_sr_10bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/univ_sr_10bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'univ_sr_10bit' (2#1) [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/univ_sr_10bit.vhd:43]
INFO: [Synth 8-3491] module 'univ_sr_5bit' declared at 'C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/univ_sr_5bit.vhd:34' bound to instance 'B_SH' of component 'univ_sr_5bit' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:119]
INFO: [Synth 8-638] synthesizing module 'univ_sr_5bit' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/univ_sr_5bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/univ_sr_5bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'univ_sr_5bit' (3#1) [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/univ_sr_5bit.vhd:43]
INFO: [Synth 8-3491] module 'RCA_10bit' declared at 'C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/RCA_10bit.vhd:25' bound to instance 'RCA' of component 'RCA_10bit' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:127]
INFO: [Synth 8-638] synthesizing module 'RCA_10bit' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/RCA_10bit.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element v_res_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/RCA_10bit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'RCA_10bit' (4#1) [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/RCA_10bit.vhd:32]
INFO: [Synth 8-3491] module 'sseg_dec_uni' declared at 'C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:63' bound to instance 'SEG' of component 'sseg_dec_uni' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:133]
INFO: [Synth 8-638] synthesizing module 'sseg_dec_uni' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:80]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:417' bound to instance 'my_conv1' of component 'bin2bcdconv' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:107]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:429]
WARNING: [Synth 8-6014] Unused sequential element cnt_tot_13_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:437]
WARNING: [Synth 8-6014] Unused sequential element cnt_tot_8_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:438]
WARNING: [Synth 8-6014] Unused sequential element msd_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:441]
WARNING: [Synth 8-6014] Unused sequential element lsd_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:442]
WARNING: [Synth 8-6014] Unused sequential element mmsd_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:443]
WARNING: [Synth 8-6014] Unused sequential element llsd_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (5#1) [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:429]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:417' bound to instance 'my_conv2' of component 'bin2bcdconv' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:118]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:573' bound to instance 'my_clk' of component 'clk_div' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:127]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:578]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (6#1) [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:578]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:142]
WARNING: [Synth 8-614] signal 'dp_position' is read in the process but is not in the sensitivity list [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:152]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:305]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:313]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:340]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:390]
WARNING: [Synth 8-6014] Unused sequential element v_msd_cnt1_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element mmsd_v_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element v_msd_cnt2_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:334]
WARNING: [Synth 8-6014] Unused sequential element v_lsd_cnt1_reg was removed.  [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:354]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec_uni' (7#1) [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/sseg_dec_uni.vhd:80]
WARNING: [Synth 8-3848] Net ZERO in module/entity Multiplier_5bit does not have driver. [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:91]
WARNING: [Synth 8-3848] Net A_incoming in module/entity Multiplier_5bit does not have driver. [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_5bit' (8#1) [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:42]
WARNING: [Synth 8-3331] design Multiplier_5bit_FSM has unconnected port BTN
WARNING: [Synth 8-3331] design Multiplier_5bit_FSM has unconnected port Eq
WARNING: [Synth 8-3331] design Multiplier_5bit has unconnected port A[4]
WARNING: [Synth 8-3331] design Multiplier_5bit has unconnected port A[3]
WARNING: [Synth 8-3331] design Multiplier_5bit has unconnected port A[2]
WARNING: [Synth 8-3331] design Multiplier_5bit has unconnected port A[1]
WARNING: [Synth 8-3331] design Multiplier_5bit has unconnected port A[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 348.043 ; gain = 121.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin A_SH:DP_IN[9] to constant 0 [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:111]
WARNING: [Synth 8-3295] tying undriven pin A_SH:DP_IN[8] to constant 0 [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:111]
WARNING: [Synth 8-3295] tying undriven pin A_SH:DP_IN[7] to constant 0 [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:111]
WARNING: [Synth 8-3295] tying undriven pin A_SH:DP_IN[6] to constant 0 [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:111]
WARNING: [Synth 8-3295] tying undriven pin A_SH:DP_IN[5] to constant 0 [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:111]
WARNING: [Synth 8-3295] tying undriven pin A_SH:DP_IN[4] to constant 0 [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:111]
WARNING: [Synth 8-3295] tying undriven pin A_SH:DP_IN[3] to constant 0 [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:111]
WARNING: [Synth 8-3295] tying undriven pin A_SH:DP_IN[2] to constant 0 [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:111]
WARNING: [Synth 8-3295] tying undriven pin A_SH:DP_IN[1] to constant 0 [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:111]
WARNING: [Synth 8-3295] tying undriven pin A_SH:DP_IN[0] to constant 0 [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:111]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 348.043 ; gain = 121.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/constrs_1/new/Multiplier_5bit_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'B[1]]'. [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/constrs_1/new/Multiplier_5bit_constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/constrs_1/new/Multiplier_5bit_constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]]'. [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/constrs_1/new/Multiplier_5bit_constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/constrs_1/new/Multiplier_5bit_constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]]'. [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/constrs_1/new/Multiplier_5bit_constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/constrs_1/new/Multiplier_5bit_constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/constrs_1/new/Multiplier_5bit_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/constrs_1/new/Multiplier_5bit_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Multiplier_5bit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Multiplier_5bit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 654.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.277 ; gain = 427.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.277 ; gain = 427.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 654.277 ; gain = 427.609
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "SEGMENTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SEGMENTS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dp_position" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Equals" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'FSM_Sel_A_reg' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit_FSM.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_Sel_B_reg' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit_FSM.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'LD_reg' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit_FSM.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.srcs/sources_1/new/Multiplier_5bit.vhd:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 654.277 ; gain = 427.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 52    
	   3 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 20    
	   2 Input      4 Bit       Adders := 52    
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 11    
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 104   
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 40    
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 125   
	   3 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 58    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Multiplier_5bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Multiplier_5bit_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module univ_sr_10bit 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module univ_sr_5bit 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module RCA_10bit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
Module bin2bcdconv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 26    
	   2 Input      8 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 26    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 5     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 52    
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 52    
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 28    
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sseg_dec_uni 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   4 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "SEG/my_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SEG/my_clk/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Multiplier_5bit has unconnected port A[4]
WARNING: [Synth 8-3331] design Multiplier_5bit has unconnected port A[3]
WARNING: [Synth 8-3331] design Multiplier_5bit has unconnected port A[2]
WARNING: [Synth 8-3331] design Multiplier_5bit has unconnected port A[1]
WARNING: [Synth 8-3331] design Multiplier_5bit has unconnected port A[0]
WARNING: [Synth 8-3331] design Multiplier_5bit has unconnected port BTN_in
INFO: [Synth 8-3886] merging instance 'FSM/FSM_Sel_A_reg[1]' (LD) to 'FSM/LD_reg'
INFO: [Synth 8-3886] merging instance 'FSM/FSM_Sel_B_reg[1]' (LD) to 'FSM/LD_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FSM/FSM_Sel_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FSM/FSM_Sel_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FSM/LD_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_SH/s_Q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_SH/s_Q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_SH/s_Q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_SH/s_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_SH/s_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_SH/s_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_SH/s_Q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_SH/s_Q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_SH/s_Q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_SH/s_Q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_SH/s_Q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_SH/s_Q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_SH/s_Q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_SH/s_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_SH/s_Q_reg[9] )
INFO: [Synth 8-582] remapping instance i_1/\RCA/i_82  detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_1/\RCA/i_85  detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_1/\RCA/i_88  detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_1/\RCA/i_91  detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_1/\RCA/i_94  detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_1/\RCA/i_97  detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_1/\RCA/i_100  detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-582] remapping instance i_1/\RCA/i_103  detected constants or equivalencies not detected during regular propagation - skipping remap
WARNING: [Synth 8-3332] Sequential element (FSM/FSM_Sel_A_reg[0]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (FSM/FSM_Sel_B_reg[0]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (FSM/LD_reg) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (Result_reg[9]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (Result_reg[8]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (Result_reg[7]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (Result_reg[6]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (Result_reg[5]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (Result_reg[4]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (Result_reg[3]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (Result_reg[2]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (Result_reg[1]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (Result_reg[0]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (B_SH/s_Q_reg[4]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (B_SH/s_Q_reg[3]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (B_SH/s_Q_reg[2]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (B_SH/s_Q_reg[1]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (B_SH/s_Q_reg[0]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (A_SH/s_Q_reg[9]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (A_SH/s_Q_reg[8]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (A_SH/s_Q_reg[7]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (A_SH/s_Q_reg[6]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (A_SH/s_Q_reg[5]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (A_SH/s_Q_reg[4]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (A_SH/s_Q_reg[3]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (A_SH/s_Q_reg[2]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (A_SH/s_Q_reg[1]) is unused and will be removed from module Multiplier_5bit.
WARNING: [Synth 8-3332] Sequential element (A_SH/s_Q_reg[0]) is unused and will be removed from module Multiplier_5bit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 654.277 ; gain = 427.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 654.277 ; gain = 427.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 654.277 ; gain = 427.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 654.738 ; gain = 428.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin i_364:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_367:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_369:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_393:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_399:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_400:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_401:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_401:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_402:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_403:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_404:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_405:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_419:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_419:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_419:I2 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_419:I3 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_419:I4 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_419:I5 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_420:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_421:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_422:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_423:I0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_432:I2 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 654.738 ; gain = 428.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 654.738 ; gain = 428.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 654.738 ; gain = 428.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 654.738 ; gain = 428.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 654.738 ; gain = 428.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 654.738 ; gain = 428.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    76|
|3     |LUT1   |    57|
|4     |LUT2   |   210|
|5     |LUT3   |    54|
|6     |LUT4   |    35|
|7     |LUT5   |   115|
|8     |LUT6   |   159|
|9     |FDRE   |    35|
|10    |IBUF   |     1|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |   755|
|2     |  SEG        |sseg_dec_uni |   741|
|3     |    my_clk   |clk_div      |    83|
|4     |    my_conv1 |bin2bcdconv  |   649|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 654.738 ; gain = 428.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 654.738 ; gain = 121.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 654.738 ; gain = 428.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

78 Infos, 97 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 654.738 ; gain = 432.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cole/Desktop/Multiplier_5bit/Multiplier_5bit.runs/synth_1/Multiplier_5bit.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 654.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 18:20:17 2017...
