MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH;  /users/outil2/fitpath/dev/Solaris/bin/fpgen -v sample_dpt

             @@@@@@@@@                @@@@ @                        
               @@    @              @@    @@                        
               @@     @            @@      @                        
               @@       @@@ @@@   @@             @@@@@   @@@ @@@    
               @@   @    @@@  @@  @@            @     @   @@@   @   
               @@@@@@    @@    @@ @@     @@@@@ @@     @@  @@    @@  
               @@   @    @@    @@ @@     @ @@  @@@@@@@@@  @@    @@  
               @@        @@    @@ @@    @  @@  @@         @@    @@  
               @@        @@    @@  @@      @@  @@      @  @@    @@  
               @@        @@@  @@    @@    @@    @@    @@  @@    @@  
             @@@@@@      @@ @@@       @@@@        @@@@   @@@@  @@@@ 
                         @@                                         
                        @@@@                                        

                           Fitpath Generation Language         

                 Alliance CAD System V.R,           fpgen V.RR 
                 Copyright (c) 93-AA,           ASIM/LIP6/UPMC 
                 E-mail support: alliance-support@asim.lip6.fr 


  o  Alliance Devellopment environment:
     - DEVEL_TOP       : /users/outil2/fitpath/dev/Solaris
     - DEVEL_VERSION   : 113
  o  Current Alliance environment:
     - ALLIANCE_TOP    : not set
     -      MACHINE    : Solaris
  o  Current MBK environment:
     - MBK_IN_LO       : vst
     - MBK_OUT_LO      : vst
     - MBK_IN_PH       : ap
     - MBK_OUT_PH      : ap
     - MBK_WORK_LIB    : .
     - MBK_CATA_LIB    : ./mclib
                         /users/soft5/newlabo/Solaris/cells/rsa
                         /users/outil2/fitpath/labo/cells/fplib
                         /users/outil2/fitpath/labo/cells/dplib
     - MBK_CATAL_NAME  : CATAL
     - MBK_VDD         : vdd
     - MBK_VSS         : vss
     - RDS_TECHNO_NAME : not set
  o  FpGen Macro-Functions library:
     - FPGEN_LIB       : ./mclib

  o  Program generation.
     - Creating Makefile.
     - Running Makefile.
  o  Execute program...
     - Exit code := 0.

  o  Remove temporary file.

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH;      /users/outil3/dpr/labo/Solaris/bin/dpr -V -p -r sample_dpt sample_dpt

                       @@@@@@@     @@@@@@@    @@@@@@@    
                         @@   @@     @@   @@    @@   @@  
                         @@    @@    @@    @@   @@    @@ 
                         @@     @@   @@    @@   @@    @@ 
                         @@     @@   @@   @@    @@   @@  
                         @@     @@   @@@@@      @@@@@    
                         @@     @@   @@         @@  @@   
                         @@     @@   @@         @@   @@  
                         @@    @@    @@         @@   @@  
                         @@   @@     @@         @@    @@ 
                       @@@@@@@     @@@@@@     @@@@@   @@@

                       Placer-Router for Datapath Compiler

                  Alliance CAD System 3.2b,             dpr 6.2
                  Copyright (c) 1994-1997,       ASIM/LIP6/UPMC
                  E-mail support: alliance-support@asim.lip6.fr


 * MBK parameters :

       MBK_WORK_LIB   : .
       MBK_CATA_LIB   : ./mclib
                      : /users/soft5/newlabo/Solaris/cells/rsa
                      : /users/outil2/fitpath/labo/cells/fplib
                      : /users/outil2/fitpath/labo/cells/dplib
       MBK_IN_PH      : ap
       MBK_OUT_PH     : ap
       MBK_IN_LO      : vst
       MBK_OUT_LO     : vst
       TECHNO         : CMOS

 * Placement step.
   o Getting netlist.
   o Getting dpr file.
   o Building symbolic grid.
     -> Routed bloc : 'memory' (pdff_8x8x0l_cl).
     -> Routed bloc : 'zero' (nul_8x8x0l_cl).
     -> Routed bloc : 'adder' (add2f_8x8x0l_bk).
     -> Routed bloc : 'multiplexer' (mux2cs_8x8x0l_cl).
   o Ckecking slices heights.

   o Nb slices : 10.
   o Nb cols   : 4.

   o Creating column.
   o Creating glue logic blocs.
   o Checking alims correspondances.
   o Creating global phfig view.
     Moving connector data_s 0 on EAST side, slice 0, default track.
     Moving connector data_s 1 on EAST side, slice 1, default track.
     Moving connector data_s 2 on EAST side, slice 2, default track.
     Moving connector data_s 3 on EAST side, slice 3, default track.
     Moving connector data_s 4 on EAST side, slice 4, default track.
     Moving connector data_s 5 on EAST side, slice 5, default track.
     Moving connector data_s 6 on EAST side, slice 6, default track.
     Moving connector data_s 7 on EAST side, slice 7, default track.
     Moving connector data_b 0 on WEST side, slice 0, default track.
     Moving connector data_b 1 on WEST side, slice 1, default track.
     Moving connector data_b 2 on WEST side, slice 2, default track.
     Moving connector data_b 3 on WEST side, slice 3, default track.
     Moving connector data_b 4 on WEST side, slice 4, default track.
     Moving connector data_b 5 on WEST side, slice 5, default track.
     Moving connector data_b 6 on WEST side, slice 6, default track.
     Moving connector data_b 7 on WEST side, slice 7, default track.
     Moving connector data_a 0 on WEST side, slice 0, default track.
     Moving connector data_a 1 on WEST side, slice 1, default track.
     Moving connector data_a 2 on WEST side, slice 2, default track.
     Moving connector data_a 3 on WEST side, slice 3, default track.
     Moving connector data_a 4 on WEST side, slice 4, default track.
     Moving connector data_a 5 on WEST side, slice 5, default track.
     Moving connector data_a 6 on WEST side, slice 6, default track.
     Moving connector data_a 7 on WEST side, slice 7, default track.
   o Freeing symbolic grid.
 * Placement done.

 * Routing step.
   o Loading physical and logical views.
   o Setting access types.
      -> pdff_8x8x0l_cl.
      -> nul_8x8x0l_cl.
      -> add2f_8x8x0l_bk.
      -> mux2cs_8x8x0l_cl.
   o Checking logical and physical correspondance.
      -> Signal data_u_7 not connected to any other terminal.
      -> Signal data_u_6 not connected to any other terminal.
      -> Signal data_u_5 not connected to any other terminal.
      -> Signal data_u_4 not connected to any other terminal.
      -> Signal data_u_3 not connected to any other terminal.
      -> Signal data_u_2 not connected to any other terminal.
      -> Signal data_u_1 not connected to any other terminal.
      -> Signal data_u_0 not connected to any other terminal.
   o Making DPR data structure.
     -> External North/South terminal ctrl_zero replaced.
   o Global routing.
   o Bit-slice symbolic routing.
     -> Bit-slice 0.
     -> Bit-slice 1.
     -> Bit-slice 2.
     -> Bit-slice 3.
     -> Bit-slice 4.
     -> Bit-slice 5.
     -> Bit-slice 6.
     -> Bit-slice 7.
     -> Bit-slice 8.
     -> Bit-slice 9.
   o Multi-bit net symbolic routing.
     -> Left connectors column.
     -> Column 1.
     -> Column 2.
     -> Column 3.
     -> Column 4.
     -> Right connectors column.
   o Channel routing.
     -> Channel 1.
     -> Channel 2.
     -> Channel 3.
     -> Channel 4.
     -> Channel 5.
   o Saving physical figure sample_dpt.
     -> Column 1.
     -> Column 2.
     -> Column 3.
     -> Column 4.
   o Checking for short cut.
     -> Instance memory(pdff_8x8x0l_cl).
     -> Instance zero(nul_8x8x0l_cl).
     -> Instance adder(add2f_8x8x0l_bk).
     -> Instance multiplexer(mux2cs_8x8x0l_cl).
   o Total routing time: 1 seconds.
 * Routing step done.
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/druc sample_dpt

                  @@@@@@@     @@@@@@@                    @@@@ @
                    @@   @@     @@   @@                @@    @@
                    @@    @@    @@    @@              @@      @
                    @@     @@   @@    @@  @@@  @@@@  @@       @
                    @@     @@   @@   @@    @@    @@  @@        
                    @@     @@   @@@@@      @@    @@  @@        
                    @@     @@   @@  @@     @@    @@  @@        
                    @@     @@   @@   @@    @@    @@  @@        
                    @@    @@    @@   @@    @@    @@   @@      @
                    @@   @@     @@    @@   @@   @@@    @@    @@
                  @@@@@@@     @@@@@   @@@   @@@@  @@     @@@@  

                               Design Rule Checker

                     Alliance CAD System 3.2,      druc 3.00
                     Copyright (c) 1993, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr

Flatten DRC on: sample_dpt
Delete MBK figure : sample_dpt
Load Flatten Rules : /users/alc/distrib/dev/alliance-3.2b/etc/cmos_7.rds

Unify : sample_dpt

Create Ring : sample_dpt_rng
Merge Errorfiles: 

Merge Error Instances:
instructionCourante : 000  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
End DRC on: sample_dpt
Saving the Error file figure
Done
  0

File: sample_dpt.drc is empty: no errors detected.
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;  MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/lynx -v -f sample_dpt sample_dpt_gates

                   @@@@@@                                    
                     @@                                      
                     @@                                      
                     @@        @@@@@ @@@ @@@ @@@    @@@@  @@@
                     @@         @@    @   @@@   @    @@    @ 
                     @@          @@   @   @@    @@    @@  @  
                     @@          @@  @    @@    @@     @@@   
                     @@           @@ @    @@    @@     @@@   
                     @@      @    @@@     @@    @@    @  @@  
                     @@     @      @@     @@    @@   @    @@ 
                   @@@@@@@@@@  @@  @     @@@@  @@@@ @@@  @@@@
                               @@  @                         
                                @@@                          

                                Netlist extractor

                     Alliance CAD System 3.2,      lynx 1.16
                     Copyright (c) 1997, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr



	---> Extracts symbolic figure sample_dpt

		---> Flatten figure

		---> Translate Mbk -> Rds
		---> Build windows
		<--- 280

		---> Rectangles    : 3113
		---> Figure size   : (   -100,   -400 )
		                     (  43400,  60400 )

		---> Cut transistors
		<--- 0
		---> Build equis
		<--- 56
		---> Delete windows
		---> Build signals
		<--- 56
		---> Build instances
		<--- 4
		---> Build transistors
		<--- 0
		---> Save netlist

	<--- done !

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB;                        /users/soft5/newlabo/Solaris/bin/lvx vst al sample_dpt sample_dpt_gates -f

                       @@@@@@      @@@@    @@@ @@@@   @@@@
                         @@         @@      @   @@     @  
                         @@         @@      @    @@   @   
                         @@          @@    @      @@ @    
                         @@          @@    @       @@     
                         @@           @@  @        @@     
                         @@           @@  @        @@@    
                         @@            @@@        @  @@   
                         @@      @     @@@       @    @@  
                         @@     @       @       @      @@ 
                       @@@@@@@@@@       @      @@@    @@@@

                             Gate Netlist Comparator

                   Alliance CAD System 3.2,          lvx 2.23
                   Copyright (c) 1992-93, MASI, CAO-VLSI Team
                   E-mail support:       cao-vlsi@masi.ibp.fr



***** Loading and flattening sample_dpt (vst)...

***** Loading and flattening sample_dpt_gates (al)...


***** Compare Terminals ..................
***** O.K.	(0 sec)

***** Compare Instances ..........
***** O.K.	(0 sec)

***** Compare Connections ............
***** O.K.	(0 sec)

===== Terminals .......... 32    
===== Instances .......... 4     
===== Connectors ......... 151   


***** Netlists are Identical. *****	(0 sec)

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;  MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/lynx -v -t sample_dpt sample_dpt

                   @@@@@@                                    
                     @@                                      
                     @@                                      
                     @@        @@@@@ @@@ @@@ @@@    @@@@  @@@
                     @@         @@    @   @@@   @    @@    @ 
                     @@          @@   @   @@    @@    @@  @  
                     @@          @@  @    @@    @@     @@@   
                     @@           @@ @    @@    @@     @@@   
                     @@      @    @@@     @@    @@    @  @@  
                     @@     @      @@     @@    @@   @    @@ 
                   @@@@@@@@@@  @@  @     @@@@  @@@@ @@@  @@@@
                               @@  @                         
                                @@@                          

                                Netlist extractor

                     Alliance CAD System 3.2,      lynx 1.16
                     Copyright (c) 1997, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr



	---> Extracts symbolic figure sample_dpt

		---> Flatten figure

		---> Translate Mbk -> Rds
		---> Build windows
		<--- 280

		---> Rectangles    : 16653
		---> Figure size   : (   -100,   -400 )
		                     (  43400,  60400 )

		---> Cut transistors
		<--- 20
		---> Build equis
		<--- 315
		---> Delete windows
		---> Build signals
		<--- 315
		---> Build instances
		<--- 0
		---> Build transistors
		<--- 600
		---> Save netlist

	<--- done !

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;             /users/soft5/newlabo/Solaris/bin/yagle sample_dpt sample_dpt_desb -v -i

                                               @@@@            
                                                 @@            
                                                 @@            
                  @@@@@ @@@   @@@@      @@@@@@   @@     @@@@@  
                   @@    @   @@   @    @@  @@    @@    @     @ 
                    @@   @   @@   @@   @   @@    @@   @@     @@
                    @@  @      @@@@@   @   @     @@   @@@@@@@@@
                     @@ @    @@   @@    @@@      @@   @@       
                     @@@    @@    @@   @@        @@   @@      @
                      @@    @@   @@@   @@@@@@    @@    @@    @@
                  @@  @      @@@@  @@ @@   @@@ @@@@@@    @@@@  
                  @@  @                @     @                 
                   @@@                  @@@@@                  

                        Yet Another Gate Level Extractor

                  Alliance CAD System 3.2,           yagle 2.02
                  Copyright (c) 94-97-1997,      ASIM/LIP6/UPMC
                  E-mail support: alliance-support@asim.lip6.fr

[YAG MES] Reading file 'sample_dpt.inf'
[YAG MES] Loading the figure sample_dpt            00m00s  u:00m00.0  s:00m00.0
[YAG MES] Transistor netlist checking              00m00s  u:00m00.0  s:00m00.0
[YAG MES] Extracting CMOS duals                    00m00s  u:00m00.0  s:00m00.0
[YAG MES] Extracting bleeders                      00m00s  u:00m00.0  s:00m00.0
[YAG MES] Making gates                             00m01s  u:00m00.3  s:00m00.0
[YAG MES] Latches detection                        00m00s  u:00m00.0  s:00m00.0
[YAG MES] Making cells                             00m00s  u:00m00.0  s:00m00.0
[YAG MES] External connector verification          00m00s  u:00m00.0  s:00m00.0
[YAG MES] Checking the yagle figure                00m00s  u:00m00.0  s:00m00.0
[YAG MES] Building the behavioural figure          00m00s  u:00m00.0  s:00m00.0
TOTAL DISASSEMBLY TIME                             00m01s  u:00m00.3  s:00m00.0
------------------------------------------------------------
[YAG MES] Erasing the transistor netlist
[YAG MES] Generating the VHDL Data Flow
[YAG MES] Execution COMPLETED 
------------------------------------------------------------
[YAG WAR 07] 16 transistors are not used 
[YAG WAR 09] 16 latches detected
[YAG WAR 14] 1 conflicts may occur in the circuit
See file 'sample_dpt.rep' for more information
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB;                        /users/soft5/newlabo/Solaris/bin/proof -d sample_dpt sample_dpt_desb

                @@@@@@@                                     @@@ 
                  @@   @@                                  @  @@
                  @@    @@                                @@  @@
                  @@    @@ @@@ @@@     @@@       @@@      @@    
                  @@   @@   @@@  @@  @@   @@   @@   @@  @@@@@@@@
                  @@@@@     @@   @@ @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@       @@   @@   @@   @@    @@    
                @@@@@@     @@@@        @@@       @@@    @@@@@@  

                                  Formal Proof

                Alliance CAD System 3.2b, proof 4.20 [1997/10/09]
                Copyright (c) 1990-1997,           ASIM/LIP6/UPMC
                E-mail support:     alliance-support@asim.lip6.fr

================================  Environment  ================================
MBK_WORK_LIB		= .
MBK_CATA_LIB		= ./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib
=======================  Files, Options and Parameters  =======================
First VHDL file		= sample_dpt.vbe
Second VHDL file	= sample_dpt_desb.vbe
The auxiliary signals are erased
Errors are displayed
===============================================================================

Compiling 'sample_dpt' ...
Compiling 'sample_dpt_desb' ...
WARNING : data_s_0 is considered as an output signal
WARNING : data_s_1 is considered as an output signal
WARNING : data_s_2 is considered as an output signal
WARNING : data_s_3 is considered as an output signal
WARNING : data_s_4 is considered as an output signal
WARNING : data_s_5 is considered as an output signal
WARNING : data_s_6 is considered as an output signal
WARNING : data_s_7 is considered as an output signal
WARNING : data_s_0 is considered as an output signal
WARNING : data_s_1 is considered as an output signal
WARNING : data_s_2 is considered as an output signal
WARNING : data_s_3 is considered as an output signal
WARNING : data_s_4 is considered as an output signal
WARNING : data_s_5 is considered as an output signal
WARNING : data_s_6 is considered as an output signal
WARNING : data_s_7 is considered as an output signal
WARNING : ctrl_nover is considered as an output signal

Running abl ordonnancer on `sample_dpt`
...........................

Running Abl2Bdd on `sample_dpt`
---> final number of nodes = 1008(633)

Warning : Input 'mbk_sig285' only exists in the second description
Running Abl2Bdd on `sample_dpt_desb`

Running abl ordonnancer on `sample_dpt`
...........................

Running Abl2Bdd on `sample_dpt`
---> final number of nodes = 2055(633)

Running Abl2Bdd on `sample_dpt_desb`
--------------------------------------------------------------------------------
             Formal proof with Ordered Binary Decision Diagrams between   

             './sample_dpt'  and  './sample_dpt_desb'
--------------------------------------------------------------------------------
==============================  PRIMARY OUTPUT  ===============================
=============================  AUXILIARY SIGNAL  ==============================
==============================  REGISTER SIGNAL  ==============================
===============================  EXTERNAL BUS =================================
================================ INTERNAL BUS =================================

                            Formal Proof : OK

pppppppppppppppppppppppprrrrrrrrrrrrooooooooooooooooooooooooooooofffffffffffffff
--------------------------------------------------------------------------------



MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH;  /users/outil2/fitpath/dev/Solaris/bin/fpgen -v place_dpt

             @@@@@@@@@                @@@@ @                        
               @@    @              @@    @@                        
               @@     @            @@      @                        
               @@       @@@ @@@   @@             @@@@@   @@@ @@@    
               @@   @    @@@  @@  @@            @     @   @@@   @   
               @@@@@@    @@    @@ @@     @@@@@ @@     @@  @@    @@  
               @@   @    @@    @@ @@     @ @@  @@@@@@@@@  @@    @@  
               @@        @@    @@ @@    @  @@  @@         @@    @@  
               @@        @@    @@  @@      @@  @@      @  @@    @@  
               @@        @@@  @@    @@    @@    @@    @@  @@    @@  
             @@@@@@      @@ @@@       @@@@        @@@@   @@@@  @@@@ 
                         @@                                         
                        @@@@                                        

                           Fitpath Generation Language         

                 Alliance CAD System V.R,           fpgen V.RR 
                 Copyright (c) 93-AA,           ASIM/LIP6/UPMC 
                 E-mail support: alliance-support@asim.lip6.fr 


  o  Alliance Devellopment environment:
     - DEVEL_TOP       : /users/outil2/fitpath/dev/Solaris
     - DEVEL_VERSION   : 113
  o  Current Alliance environment:
     - ALLIANCE_TOP    : not set
     -      MACHINE    : Solaris
  o  Current MBK environment:
     - MBK_IN_LO       : vst
     - MBK_OUT_LO      : vst
     - MBK_IN_PH       : ap
     - MBK_OUT_PH      : ap
     - MBK_WORK_LIB    : .
     - MBK_CATA_LIB    : ./mclib
                         /users/soft5/newlabo/Solaris/cells/rsa
                         /users/outil2/fitpath/labo/cells/fplib
                         /users/outil2/fitpath/labo/cells/dplib
     - MBK_CATAL_NAME  : CATAL
     - MBK_VDD         : vdd
     - MBK_VSS         : vss
     - RDS_TECHNO_NAME : not set
  o  FpGen Macro-Functions library:
     - FPGEN_LIB       : ./mclib

  o  Program generation.
     - Creating Makefile.
     - Running Makefile.
  o  Execute program...
FpGen:DP_TRACE:Trace mode ON at line 54 of file "place_dpt.c".
*** FpGen Trace ***:
      Macro-Function : DP_NUL.
    (char *)InstName : (0x000E0C30) "zero".
         (long)Width : (0x--------)  8.
         (long)Slice : (0x--------)  0.
             [ Model : "nul_8x8x0l_cl" : Generated on memory ]
      (char *)Signal : (0x000E0C00) "data_s[7:0]".
      (char *)Signal : (0x000E0BD0) "ctrl_zero".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
                   o => ctrl_zero
             i0[0:7] => data_s[0:7]
*** FpGen Trace ***:
      Macro-Function : DP_MUX2CS.
    (char *)InstName : (0x000E0C38) "multiplexer".
         (long)Width : (0x--------)  8.
         (long)Slice : (0x--------)  0.
             [ Model : "mux2cs_8x8x0l_cl" : Generated on memory ]
      (char *)Signal : (0x000E0B88) "ctrl_sel".
      (char *)Signal : (0x000E0BF0) "data_b[7:0]".
      (char *)Signal : (0x000E0C48) "data_q[7:0]".
      (char *)Signal : (0x000E0C58) "data_m[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
              o[0:7] => data_m[0:7]
             i0[0:7] => data_q[0:7]
             i1[0:7] => data_b[0:7]
                 sel => ctrl_sel
*** FpGen Trace ***:
      Macro-Function : DP_ADD2F.
    (char *)InstName : (0x000E0C68) "adder".
             [ Model : "add2f_8x8x0l_bk" : Generated on memory ]
      (char *)Signal : (0x000E0BE0) "data_a[7:0]".
      (char *)Signal : (0x000E0C58) "data_m[7:0]".
      (char *)Signal : (0x000E0BB0) "ctrl_ncout".
      (char *)Signal : (0x000E0BC0) "ctrl_nover".
      (char *)Signal : (0x000E0C00) "data_s[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
              s[0:7] => data_s[0:7]
              over_n => ctrl_nover
              cout_n => ctrl_ncout
              b[0:7] => data_m[0:7]
              a[0:7] => data_a[0:7]
*** FpGen Trace ***:
      Macro-Function : DP_PDFF.
    (char *)InstName : (0x000E0C70) "memory".
         (long)Width : (0x--------)  8.
         (long)Slice : (0x--------)  0.
             [ Model : "pdff_8x8x0l_cl" : Generated on memory ]
      (char *)Signal : (0x000E0BA0) "ctrl_wen".
      (char *)Signal : (0x000E0B98) "ctrl_ck".
      (char *)Signal : (0x000E0C00) "data_s[7:0]".
      (char *)Signal : (0x000E0C48) "data_q[7:0]".
      (char *)Signal : (0x000E0C78) "data_u[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
             nq[0:7] => data_u[0:7]
              q[0:7] => data_q[0:7]
              d[0:7] => data_s[0:7]
                  ck => ctrl_ck
                 wen => ctrl_wen
FpGen:DP_TRACE:Trace mode OFF at line 89 of file "place_dpt.c".
     - Exit code := 0.

  o  Remove temporary file.

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH;      /users/outil3/dpr/labo/Solaris/bin/dpr -V -o -p -r place_dpt place_dpt

                       @@@@@@@     @@@@@@@    @@@@@@@    
                         @@   @@     @@   @@    @@   @@  
                         @@    @@    @@    @@   @@    @@ 
                         @@     @@   @@    @@   @@    @@ 
                         @@     @@   @@   @@    @@   @@  
                         @@     @@   @@@@@      @@@@@    
                         @@     @@   @@         @@  @@   
                         @@     @@   @@         @@   @@  
                         @@    @@    @@         @@   @@  
                         @@   @@     @@         @@    @@ 
                       @@@@@@@     @@@@@@     @@@@@   @@@

                       Placer-Router for Datapath Compiler

                  Alliance CAD System 3.2b,             dpr 6.2
                  Copyright (c) 1994-1997,       ASIM/LIP6/UPMC
                  E-mail support: alliance-support@asim.lip6.fr


 * MBK parameters :

       MBK_WORK_LIB   : .
       MBK_CATA_LIB   : ./mclib
                      : /users/soft5/newlabo/Solaris/cells/rsa
                      : /users/outil2/fitpath/labo/cells/fplib
                      : /users/outil2/fitpath/labo/cells/dplib
       MBK_IN_PH      : ap
       MBK_OUT_PH     : ap
       MBK_IN_LO      : vst
       MBK_OUT_LO     : vst
       TECHNO         : CMOS

 * Placement step.
   o Getting netlist.
   o Getting dpr file.
   o Building symbolic grid.
     -> Routed bloc : 'memory' (pdff_8x8x0l_cl).
     -> Routed bloc : 'adder' (add2f_8x8x0l_bk).
     -> Routed bloc : 'multiplexer' (mux2cs_8x8x0l_cl).
     -> Routed bloc : 'zero' (nul_8x8x0l_cl).
   o Ckecking slices heights.

   o Nb slices : 10.
   o Nb cols   : 4.

   o Creating column.
   o Creating glue logic blocs.
   o Checking alims correspondances.
   o Creating global phfig view.
     Moving connector data_s 0 on EAST side, slice 0, default track.
     Moving connector data_s 1 on EAST side, slice 1, default track.
     Moving connector data_s 2 on EAST side, slice 2, default track.
     Moving connector data_s 3 on EAST side, slice 3, default track.
     Moving connector data_s 4 on EAST side, slice 4, default track.
     Moving connector data_s 5 on EAST side, slice 5, default track.
     Moving connector data_s 6 on EAST side, slice 6, default track.
     Moving connector data_s 7 on EAST side, slice 7, default track.
     Moving connector data_b 0 on WEST side, slice 0, default track.
     Moving connector data_b 1 on WEST side, slice 1, default track.
     Moving connector data_b 2 on WEST side, slice 2, default track.
     Moving connector data_b 3 on WEST side, slice 3, default track.
     Moving connector data_b 4 on WEST side, slice 4, default track.
     Moving connector data_b 5 on WEST side, slice 5, default track.
     Moving connector data_b 6 on WEST side, slice 6, default track.
     Moving connector data_b 7 on WEST side, slice 7, default track.
     Moving connector data_a 0 on WEST side, slice 0, default track.
     Moving connector data_a 1 on WEST side, slice 1, default track.
     Moving connector data_a 2 on WEST side, slice 2, default track.
     Moving connector data_a 3 on WEST side, slice 3, default track.
     Moving connector data_a 4 on WEST side, slice 4, default track.
     Moving connector data_a 5 on WEST side, slice 5, default track.
     Moving connector data_a 6 on WEST side, slice 6, default track.
     Moving connector data_a 7 on WEST side, slice 7, default track.
   o Freeing symbolic grid.
 * Placement done.

 * Routing step.
   o Loading physical and logical views.
   o Setting access types.
      -> pdff_8x8x0l_cl.
      -> add2f_8x8x0l_bk.
      -> mux2cs_8x8x0l_cl.
      -> nul_8x8x0l_cl.
   o Checking logical and physical correspondance.
      -> Signal data_u_7 not connected to any other terminal.
      -> Signal data_u_6 not connected to any other terminal.
      -> Signal data_u_5 not connected to any other terminal.
      -> Signal data_u_4 not connected to any other terminal.
      -> Signal data_u_3 not connected to any other terminal.
      -> Signal data_u_2 not connected to any other terminal.
      -> Signal data_u_1 not connected to any other terminal.
      -> Signal data_u_0 not connected to any other terminal.
   o Making DPR data structure.
   o Optimizing column ordering.
     -> Totalwidth before : 192
     -> Totalwidth after:   160
     -> Totalwidth before : 160
     -> Totalwidth after:   144
     -> Totalwidth before : 144
     -> Totalwidth after:   144
   o Finishing data structure.
     -> External North/South terminal ctrl_zero replaced.
   o Global routing.
   o Bit-slice symbolic routing.
     -> Bit-slice 0.
     -> Bit-slice 1.
     -> Bit-slice 2.
     -> Bit-slice 3.
     -> Bit-slice 4.
     -> Bit-slice 5.
     -> Bit-slice 6.
     -> Bit-slice 7.
     -> Bit-slice 8.
     -> Bit-slice 9.
   o Multi-bit net symbolic routing.
     -> Left connectors column.
     -> Column 1.
     -> Column 2.
     -> Column 3.
     -> Column 4.
     -> Right connectors column.
   o Channel routing.
     -> Channel 1.
     -> Channel 2.
     -> Channel 3.
     -> Channel 4.
     -> Channel 5.
   o Saving physical figure place_dpt.
     -> Column 1.
     -> Column 2.
     -> Column 3.
     -> Column 4.
   o Checking for short cut.
     -> Instance zero(nul_8x8x0l_cl).
     -> Instance memory(pdff_8x8x0l_cl).
     -> Instance multiplexer(mux2cs_8x8x0l_cl).
     -> Instance adder(add2f_8x8x0l_bk).
   o Total routing time: 1 seconds.
 * Routing step done.
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/druc place_dpt

                  @@@@@@@     @@@@@@@                    @@@@ @
                    @@   @@     @@   @@                @@    @@
                    @@    @@    @@    @@              @@      @
                    @@     @@   @@    @@  @@@  @@@@  @@       @
                    @@     @@   @@   @@    @@    @@  @@        
                    @@     @@   @@@@@      @@    @@  @@        
                    @@     @@   @@  @@     @@    @@  @@        
                    @@     @@   @@   @@    @@    @@  @@        
                    @@    @@    @@   @@    @@    @@   @@      @
                    @@   @@     @@    @@   @@   @@@    @@    @@
                  @@@@@@@     @@@@@   @@@   @@@@  @@     @@@@  

                               Design Rule Checker

                     Alliance CAD System 3.2,      druc 3.00
                     Copyright (c) 1993, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr

Flatten DRC on: place_dpt
Delete MBK figure : place_dpt
Load Flatten Rules : /users/alc/distrib/dev/alliance-3.2b/etc/cmos_7.rds

Unify : place_dpt

Create Ring : place_dpt_rng
Merge Errorfiles: 

Merge Error Instances:
instructionCourante : 000  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
End DRC on: place_dpt
Saving the Error file figure
Done
  0

File: place_dpt.drc is empty: no errors detected.
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;  MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/lynx -v -f place_dpt place_dpt_gates

                   @@@@@@                                    
                     @@                                      
                     @@                                      
                     @@        @@@@@ @@@ @@@ @@@    @@@@  @@@
                     @@         @@    @   @@@   @    @@    @ 
                     @@          @@   @   @@    @@    @@  @  
                     @@          @@  @    @@    @@     @@@   
                     @@           @@ @    @@    @@     @@@   
                     @@      @    @@@     @@    @@    @  @@  
                     @@     @      @@     @@    @@   @    @@ 
                   @@@@@@@@@@  @@  @     @@@@  @@@@ @@@  @@@@
                               @@  @                         
                                @@@                          

                                Netlist extractor

                     Alliance CAD System 3.2,      lynx 1.16
                     Copyright (c) 1997, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr



	---> Extracts symbolic figure place_dpt

		---> Flatten figure

		---> Translate Mbk -> Rds
		---> Build windows
		<--- 280

		---> Rectangles    : 3107
		---> Figure size   : (   -100,   -400 )
		                     (  43400,  60400 )

		---> Cut transistors
		<--- 0
		---> Build equis
		<--- 56
		---> Delete windows
		---> Build signals
		<--- 56
		---> Build instances
		<--- 4
		---> Build transistors
		<--- 0
		---> Save netlist

	<--- done !

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB;                        /users/soft5/newlabo/Solaris/bin/lvx vst al place_dpt place_dpt_gates -f

                       @@@@@@      @@@@    @@@ @@@@   @@@@
                         @@         @@      @   @@     @  
                         @@         @@      @    @@   @   
                         @@          @@    @      @@ @    
                         @@          @@    @       @@     
                         @@           @@  @        @@     
                         @@           @@  @        @@@    
                         @@            @@@        @  @@   
                         @@      @     @@@       @    @@  
                         @@     @       @       @      @@ 
                       @@@@@@@@@@       @      @@@    @@@@

                             Gate Netlist Comparator

                   Alliance CAD System 3.2,          lvx 2.23
                   Copyright (c) 1992-93, MASI, CAO-VLSI Team
                   E-mail support:       cao-vlsi@masi.ibp.fr



***** Loading and flattening place_dpt (vst)...

***** Loading and flattening place_dpt_gates (al)...


***** Compare Terminals ..................
***** O.K.	(0 sec)

***** Compare Instances ..........
***** O.K.	(0 sec)

***** Compare Connections ............
***** O.K.	(0 sec)

===== Terminals .......... 32    
===== Instances .......... 4     
===== Connectors ......... 151   


***** Netlists are Identical. *****	(0 sec)

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;  MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/lynx -v -t place_dpt place_dpt

                   @@@@@@                                    
                     @@                                      
                     @@                                      
                     @@        @@@@@ @@@ @@@ @@@    @@@@  @@@
                     @@         @@    @   @@@   @    @@    @ 
                     @@          @@   @   @@    @@    @@  @  
                     @@          @@  @    @@    @@     @@@   
                     @@           @@ @    @@    @@     @@@   
                     @@      @    @@@     @@    @@    @  @@  
                     @@     @      @@     @@    @@   @    @@ 
                   @@@@@@@@@@  @@  @     @@@@  @@@@ @@@  @@@@
                               @@  @                         
                                @@@                          

                                Netlist extractor

                     Alliance CAD System 3.2,      lynx 1.16
                     Copyright (c) 1997, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr



	---> Extracts symbolic figure place_dpt

		---> Flatten figure

		---> Translate Mbk -> Rds
		---> Build windows
		<--- 280

		---> Rectangles    : 16647
		---> Figure size   : (   -100,   -400 )
		                     (  43400,  60400 )

		---> Cut transistors
		<--- 20
		---> Build equis
		<--- 315
		---> Delete windows
		---> Build signals
		<--- 315
		---> Build instances
		<--- 0
		---> Build transistors
		<--- 600
		---> Save netlist

	<--- done !

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;             /users/soft5/newlabo/Solaris/bin/yagle place_dpt place_dpt_desb -v -i

                                               @@@@            
                                                 @@            
                                                 @@            
                  @@@@@ @@@   @@@@      @@@@@@   @@     @@@@@  
                   @@    @   @@   @    @@  @@    @@    @     @ 
                    @@   @   @@   @@   @   @@    @@   @@     @@
                    @@  @      @@@@@   @   @     @@   @@@@@@@@@
                     @@ @    @@   @@    @@@      @@   @@       
                     @@@    @@    @@   @@        @@   @@      @
                      @@    @@   @@@   @@@@@@    @@    @@    @@
                  @@  @      @@@@  @@ @@   @@@ @@@@@@    @@@@  
                  @@  @                @     @                 
                   @@@                  @@@@@                  

                        Yet Another Gate Level Extractor

                  Alliance CAD System 3.2,           yagle 2.02
                  Copyright (c) 94-97-1997,      ASIM/LIP6/UPMC
                  E-mail support: alliance-support@asim.lip6.fr

[YAG MES] Reading file 'place_dpt.inf'
[YAG MES] Loading the figure place_dpt             00m00s  u:00m00.0  s:00m00.0
[YAG MES] Transistor netlist checking              00m00s  u:00m00.0  s:00m00.0
[YAG MES] Extracting CMOS duals                    00m00s  u:00m00.0  s:00m00.0
[YAG MES] Extracting bleeders                      00m00s  u:00m00.0  s:00m00.0
[YAG MES] Making gates                             00m00s  u:00m00.3  s:00m00.0
[YAG MES] Latches detection                        00m00s  u:00m00.0  s:00m00.0
[YAG MES] Making cells                             00m00s  u:00m00.0  s:00m00.0
[YAG MES] External connector verification          00m00s  u:00m00.0  s:00m00.0
[YAG MES] Checking the yagle figure                00m00s  u:00m00.0  s:00m00.0
[YAG MES] Building the behavioural figure          00m00s  u:00m00.0  s:00m00.0
TOTAL DISASSEMBLY TIME                             00m00s  u:00m00.4  s:00m00.0
------------------------------------------------------------
[YAG MES] Erasing the transistor netlist
[YAG MES] Generating the VHDL Data Flow
[YAG MES] Execution COMPLETED 
------------------------------------------------------------
[YAG WAR 07] 16 transistors are not used 
[YAG WAR 09] 16 latches detected
[YAG WAR 14] 1 conflicts may occur in the circuit
See file 'place_dpt.rep' for more information
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB;                        /users/soft5/newlabo/Solaris/bin/proof -d sample_dpt place_dpt_desb

                @@@@@@@                                     @@@ 
                  @@   @@                                  @  @@
                  @@    @@                                @@  @@
                  @@    @@ @@@ @@@     @@@       @@@      @@    
                  @@   @@   @@@  @@  @@   @@   @@   @@  @@@@@@@@
                  @@@@@     @@   @@ @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@       @@   @@   @@   @@    @@    
                @@@@@@     @@@@        @@@       @@@    @@@@@@  

                                  Formal Proof

                Alliance CAD System 3.2b, proof 4.20 [1997/10/09]
                Copyright (c) 1990-1997,           ASIM/LIP6/UPMC
                E-mail support:     alliance-support@asim.lip6.fr

================================  Environment  ================================
MBK_WORK_LIB		= .
MBK_CATA_LIB		= ./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib
=======================  Files, Options and Parameters  =======================
First VHDL file		= sample_dpt.vbe
Second VHDL file	= place_dpt_desb.vbe
The auxiliary signals are erased
Errors are displayed
===============================================================================

Compiling 'sample_dpt' ...
Compiling 'place_dpt_desb' ...
WARNING : data_s_0 is considered as an output signal
WARNING : data_s_1 is considered as an output signal
WARNING : data_s_2 is considered as an output signal
WARNING : data_s_3 is considered as an output signal
WARNING : data_s_4 is considered as an output signal
WARNING : data_s_5 is considered as an output signal
WARNING : data_s_6 is considered as an output signal
WARNING : data_s_7 is considered as an output signal
WARNING : data_s_0 is considered as an output signal
WARNING : data_s_1 is considered as an output signal
WARNING : data_s_2 is considered as an output signal
WARNING : data_s_3 is considered as an output signal
WARNING : data_s_4 is considered as an output signal
WARNING : data_s_5 is considered as an output signal
WARNING : data_s_6 is considered as an output signal
WARNING : data_s_7 is considered as an output signal
WARNING : ctrl_nover is considered as an output signal

Running abl ordonnancer on `sample_dpt`
...........................

Running Abl2Bdd on `sample_dpt`
---> final number of nodes = 1008(633)

Warning : Input 'mbk_sig281' only exists in the second description
Running Abl2Bdd on `place_dpt_desb`

Running abl ordonnancer on `sample_dpt`
...........................

Running Abl2Bdd on `sample_dpt`
---> final number of nodes = 2055(633)

Running Abl2Bdd on `place_dpt_desb`
--------------------------------------------------------------------------------
             Formal proof with Ordered Binary Decision Diagrams between   

             './sample_dpt'  and  './place_dpt_desb'
--------------------------------------------------------------------------------
==============================  PRIMARY OUTPUT  ===============================
=============================  AUXILIARY SIGNAL  ==============================
==============================  REGISTER SIGNAL  ==============================
===============================  EXTERNAL BUS =================================
================================ INTERNAL BUS =================================

                            Formal Proof : OK

pppppppppppppppppppppppprrrrrrrrrrrrooooooooooooooooooooooooooooofffffffffffffff
--------------------------------------------------------------------------------



MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH;  /users/outil2/fitpath/dev/Solaris/bin/fpgen -v usercol_dpt

             @@@@@@@@@                @@@@ @                        
               @@    @              @@    @@                        
               @@     @            @@      @                        
               @@       @@@ @@@   @@             @@@@@   @@@ @@@    
               @@   @    @@@  @@  @@            @     @   @@@   @   
               @@@@@@    @@    @@ @@     @@@@@ @@     @@  @@    @@  
               @@   @    @@    @@ @@     @ @@  @@@@@@@@@  @@    @@  
               @@        @@    @@ @@    @  @@  @@         @@    @@  
               @@        @@    @@  @@      @@  @@      @  @@    @@  
               @@        @@@  @@    @@    @@    @@    @@  @@    @@  
             @@@@@@      @@ @@@       @@@@        @@@@   @@@@  @@@@ 
                         @@                                         
                        @@@@                                        

                           Fitpath Generation Language         

                 Alliance CAD System V.R,           fpgen V.RR 
                 Copyright (c) 93-AA,           ASIM/LIP6/UPMC 
                 E-mail support: alliance-support@asim.lip6.fr 


  o  Alliance Devellopment environment:
     - DEVEL_TOP       : /users/outil2/fitpath/dev/Solaris
     - DEVEL_VERSION   : 113
  o  Current Alliance environment:
     - ALLIANCE_TOP    : not set
     -      MACHINE    : Solaris
  o  Current MBK environment:
     - MBK_IN_LO       : vst
     - MBK_OUT_LO      : vst
     - MBK_IN_PH       : ap
     - MBK_OUT_PH      : ap
     - MBK_WORK_LIB    : .
     - MBK_CATA_LIB    : ./mclib
                         /users/soft5/newlabo/Solaris/cells/rsa
                         /users/outil2/fitpath/labo/cells/fplib
                         /users/outil2/fitpath/labo/cells/dplib
     - MBK_CATAL_NAME  : CATAL
     - MBK_VDD         : vdd
     - MBK_VSS         : vss
     - RDS_TECHNO_NAME : not set
  o  FpGen Macro-Functions library:
     - FPGEN_LIB       : ./mclib

  o  Program generation.
     - Creating Makefile.
     - Running Makefile.
  o  Execute program...
FpGen:DP_TRACE:Trace mode ON at line 101 of file "usercol_dpt.c".
*** FpGen Trace ***:
      Macro-Function : DP_MUX2CS.
    (char *)InstName : (0x000E0F90) "multiplexer".
         (long)Width : (0x--------)  8.
         (long)Slice : (0x--------)  0.
             [ Model : "mux2cs_8x8x0l_cl" : Generated on memory ]
      (char *)Signal : (0x000E0EF8) "ctrl_sel".
      (char *)Signal : (0x000E0F60) "data_b[7:0]".
      (char *)Signal : (0x000E0FA0) "data_q[7:0]".
      (char *)Signal : (0x000E0FB0) "data_m[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
              o[0:7] => data_m[0:7]
             i0[0:7] => data_q[0:7]
             i1[0:7] => data_b[0:7]
                 sel => ctrl_sel
*** FpGen Trace ***:
      Macro-Function : DP_ADD2F.
    (char *)InstName : (0x000E0FC0) "adder".
             [ Model : "add2f_8x8x0l_bk" : Generated on memory ]
      (char *)Signal : (0x000E0F50) "data_a[7:0]".
      (char *)Signal : (0x000E0FB0) "data_m[7:0]".
      (char *)Signal : (0x000E0F20) "ctrl_ncout".
      (char *)Signal : (0x000E0F30) "ctrl_nover".
      (char *)Signal : (0x000E0F70) "data_s[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
              s[0:7] => data_s[0:7]
              over_n => ctrl_nover
              cout_n => ctrl_ncout
              b[0:7] => data_m[0:7]
              a[0:7] => data_a[0:7]
*** FpGen Trace ***:
      Macro-Function : DP_IMPORT.
   (char *)ModelName : (0x000E0E08) "nul_us".
    (char *)InstName : (0x000E0E18) "zero".
      (char *)Signal : (0x000E0F70) "data_s[7:0]".
      (char *)Signal : (0x000E0F40) "ctrl_zero".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
                zero => ctrl_zero
             i0[0:7] => data_s[0:7]
*** FpGen Trace ***:
      Macro-Function : DP_PDFF.
    (char *)InstName : (0x000E0FC8) "memory".
         (long)Width : (0x--------)  8.
         (long)Slice : (0x--------)  0.
             [ Model : "pdff_8x8x0l_cl" : Generated on memory ]
      (char *)Signal : (0x000E0F10) "ctrl_wen".
      (char *)Signal : (0x000E0F08) "ctrl_ck".
      (char *)Signal : (0x000E0F70) "data_s[7:0]".
      (char *)Signal : (0x000E0FA0) "data_q[7:0]".
      (char *)Signal : (0x000E0FD0) "data_u[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
             nq[0:7] => data_u[0:7]
              q[0:7] => data_q[0:7]
              d[0:7] => data_s[0:7]
                  ck => ctrl_ck
                 wen => ctrl_wen
FpGen:DP_TRACE:Trace mode OFF at line 137 of file "usercol_dpt.c".
     - Exit code := 0.

  o  Remove temporary file.

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH;      /users/outil3/dpr/labo/Solaris/bin/dpr -V -p -r usercol_dpt usercol_dpt

                       @@@@@@@     @@@@@@@    @@@@@@@    
                         @@   @@     @@   @@    @@   @@  
                         @@    @@    @@    @@   @@    @@ 
                         @@     @@   @@    @@   @@    @@ 
                         @@     @@   @@   @@    @@   @@  
                         @@     @@   @@@@@      @@@@@    
                         @@     @@   @@         @@  @@   
                         @@     @@   @@         @@   @@  
                         @@    @@    @@         @@   @@  
                         @@   @@     @@         @@    @@ 
                       @@@@@@@     @@@@@@     @@@@@   @@@

                       Placer-Router for Datapath Compiler

                  Alliance CAD System 3.2b,             dpr 6.2
                  Copyright (c) 1994-1997,       ASIM/LIP6/UPMC
                  E-mail support: alliance-support@asim.lip6.fr


 * MBK parameters :

       MBK_WORK_LIB   : .
       MBK_CATA_LIB   : ./mclib
                      : /users/soft5/newlabo/Solaris/cells/rsa
                      : /users/outil2/fitpath/labo/cells/fplib
                      : /users/outil2/fitpath/labo/cells/dplib
       MBK_IN_PH      : ap
       MBK_OUT_PH     : ap
       MBK_IN_LO      : vst
       MBK_OUT_LO     : vst
       TECHNO         : CMOS

 * Placement step.
   o Getting netlist.
   o Getting dpr file.
   o Building symbolic grid.
     -> Routed bloc : 'memory' (pdff_8x8x0l_cl).
     -> Glue bloc   : 'zero' (nul_us).
     -> Routed bloc : 'adder' (add2f_8x8x0l_bk).
     -> Routed bloc : 'multiplexer' (mux2cs_8x8x0l_cl).
   o Ckecking slices heights.

   o Nb slices : 10.
   o Nb cols   : 4.

   o Creating column.
     -> Indexed column     : 'zero'.
   o Creating glue logic blocs.
   o Checking alims correspondances.
   o Creating global phfig view.
     Moving connector data_s 0 on EAST side, slice 0, default track.
     Moving connector data_s 1 on EAST side, slice 1, default track.
     Moving connector data_s 2 on EAST side, slice 2, default track.
     Moving connector data_s 3 on EAST side, slice 3, default track.
     Moving connector data_s 4 on EAST side, slice 4, default track.
     Moving connector data_s 5 on EAST side, slice 5, default track.
     Moving connector data_s 6 on EAST side, slice 6, default track.
     Moving connector data_s 7 on EAST side, slice 7, default track.
     Moving connector data_b 0 on WEST side, slice 0, default track.
     Moving connector data_b 1 on WEST side, slice 1, default track.
     Moving connector data_b 2 on WEST side, slice 2, default track.
     Moving connector data_b 3 on WEST side, slice 3, default track.
     Moving connector data_b 4 on WEST side, slice 4, default track.
     Moving connector data_b 5 on WEST side, slice 5, default track.
     Moving connector data_b 6 on WEST side, slice 6, default track.
     Moving connector data_b 7 on WEST side, slice 7, default track.
     Moving connector data_a 0 on WEST side, slice 0, default track.
     Moving connector data_a 1 on WEST side, slice 1, default track.
     Moving connector data_a 2 on WEST side, slice 2, default track.
     Moving connector data_a 3 on WEST side, slice 3, default track.
     Moving connector data_a 4 on WEST side, slice 4, default track.
     Moving connector data_a 5 on WEST side, slice 5, default track.
     Moving connector data_a 6 on WEST side, slice 6, default track.
     Moving connector data_a 7 on WEST side, slice 7, default track.
   o Freeing symbolic grid.
 * Placement done.

 * Routing step.
   o Loading physical and logical views.
   o Setting access types.
      -> na2_dp.
      -> no2_dp.
      -> pdff_8x8x0l_cl.
      -> add2f_8x8x0l_bk.
      -> mux2cs_8x8x0l_cl.
   o Checking logical and physical correspondance.
      -> Signal data_u_7 not connected to any other terminal.
      -> Signal data_u_6 not connected to any other terminal.
      -> Signal data_u_5 not connected to any other terminal.
      -> Signal data_u_4 not connected to any other terminal.
      -> Signal data_u_3 not connected to any other terminal.
      -> Signal data_u_2 not connected to any other terminal.
      -> Signal data_u_1 not connected to any other terminal.
      -> Signal data_u_0 not connected to any other terminal.
   o Making DPR data structure.
     -> External North/South terminal ctrl_zero replaced.
   o Global routing.
   o Bit-slice symbolic routing.
     -> Bit-slice 0.
     -> Bit-slice 1.
     -> Bit-slice 2.
     -> Bit-slice 3.
     -> Bit-slice 4.
     -> Bit-slice 5.
     -> Bit-slice 6.
     -> Bit-slice 7.
     -> Bit-slice 8.
     -> Bit-slice 9.
   o Multi-bit net symbolic routing.
     -> Left connectors column.
     -> Column 1.
     -> Column 2.
     -> Column 3.
     -> Column 4.
     -> Right connectors column.
   o Channel routing.
     -> Channel 1.
     -> Channel 2.
     -> Channel 3.
     -> Channel 4.
     -> Channel 5.
   o Saving physical figure usercol_dpt.
     -> Column 1.
     -> Column 2.
     -> Column 3.
     -> Column 4.
   o Checking for short cut.
     -> Instance memory(pdff_8x8x0l_cl).
     -> Instance zero.no2_0(no2_dp).
     -> Instance zero.na2_1(na2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance zero.no2_2(no2_dp).
     -> Instance zero.no2_3(no2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance zero.no2_4(no2_dp).
     -> Instance zero.na2_5(na2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance zero.no2_6(no2_dp).
     -> Instance adder(add2f_8x8x0l_bk).
     -> Instance multiplexer(mux2cs_8x8x0l_cl).
   o Total routing time: 2 seconds.
 * Routing step done.
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/druc usercol_dpt

                  @@@@@@@     @@@@@@@                    @@@@ @
                    @@   @@     @@   @@                @@    @@
                    @@    @@    @@    @@              @@      @
                    @@     @@   @@    @@  @@@  @@@@  @@       @
                    @@     @@   @@   @@    @@    @@  @@        
                    @@     @@   @@@@@      @@    @@  @@        
                    @@     @@   @@  @@     @@    @@  @@        
                    @@     @@   @@   @@    @@    @@  @@        
                    @@    @@    @@   @@    @@    @@   @@      @
                    @@   @@     @@    @@   @@   @@@    @@    @@
                  @@@@@@@     @@@@@   @@@   @@@@  @@     @@@@  

                               Design Rule Checker

                     Alliance CAD System 3.2,      druc 3.00
                     Copyright (c) 1993, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr

Flatten DRC on: usercol_dpt
Delete MBK figure : usercol_dpt
Load Flatten Rules : /users/alc/distrib/dev/alliance-3.2b/etc/cmos_7.rds

Unify : usercol_dpt

Create Ring : usercol_dpt_rng
Merge Errorfiles: 

Merge Error Instances:
instructionCourante : 000  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
End DRC on: usercol_dpt
Saving the Error file figure
Done
  0

File: usercol_dpt.drc is empty: no errors detected.
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;  MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/lynx -v -f usercol_dpt usercol_dpt_gates

                   @@@@@@                                    
                     @@                                      
                     @@                                      
                     @@        @@@@@ @@@ @@@ @@@    @@@@  @@@
                     @@         @@    @   @@@   @    @@    @ 
                     @@          @@   @   @@    @@    @@  @  
                     @@          @@  @    @@    @@     @@@   
                     @@           @@ @    @@    @@     @@@   
                     @@      @    @@@     @@    @@    @  @@  
                     @@     @      @@     @@    @@   @    @@ 
                   @@@@@@@@@@  @@  @     @@@@  @@@@ @@@  @@@@
                               @@  @                         
                                @@@                          

                                Netlist extractor

                     Alliance CAD System 3.2,      lynx 1.16
                     Copyright (c) 1997, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr



	---> Extracts symbolic figure usercol_dpt

		---> Flatten figure

		---> Translate Mbk -> Rds
		---> Build windows
		<--- 280

		---> Rectangles    : 3482
		---> Figure size   : (   -100,   -400 )
		                     (  43800,  60400 )

		---> Cut transistors
		<--- 0
		---> Build equis
		<--- 62
		---> Delete windows
		---> Build signals
		<--- 62
		---> Build instances
		<--- 10
		---> Build transistors
		<--- 0
		---> Save netlist

	<--- done !

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB;                        /users/soft5/newlabo/Solaris/bin/lvx vst al usercol_dpt usercol_dpt_gates -f

                       @@@@@@      @@@@    @@@ @@@@   @@@@
                         @@         @@      @   @@     @  
                         @@         @@      @    @@   @   
                         @@          @@    @      @@ @    
                         @@          @@    @       @@     
                         @@           @@  @        @@     
                         @@           @@  @        @@@    
                         @@            @@@        @  @@   
                         @@      @     @@@       @    @@  
                         @@     @       @       @      @@ 
                       @@@@@@@@@@       @      @@@    @@@@

                             Gate Netlist Comparator

                   Alliance CAD System 3.2,          lvx 2.23
                   Copyright (c) 1992-93, MASI, CAO-VLSI Team
                   E-mail support:       cao-vlsi@masi.ibp.fr



***** Loading and flattening usercol_dpt (vst)...

***** Loading and flattening usercol_dpt_gates (al)...


***** Compare Terminals ..................
***** O.K.	(0 sec)

***** Compare Instances ..........
***** O.K.	(0 sec)

***** Compare Connections ............
***** O.K.	(0 sec)

===== Terminals .......... 32    
===== Instances .......... 10    
===== Connectors ......... 168   


***** Netlists are Identical. *****	(0 sec)

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;  MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/lynx -v -t usercol_dpt usercol_dpt

                   @@@@@@                                    
                     @@                                      
                     @@                                      
                     @@        @@@@@ @@@ @@@ @@@    @@@@  @@@
                     @@         @@    @   @@@   @    @@    @ 
                     @@          @@   @   @@    @@    @@  @  
                     @@          @@  @    @@    @@     @@@   
                     @@           @@ @    @@    @@     @@@   
                     @@      @    @@@     @@    @@    @  @@  
                     @@     @      @@     @@    @@   @    @@ 
                   @@@@@@@@@@  @@  @     @@@@  @@@@ @@@  @@@@
                               @@  @                         
                                @@@                          

                                Netlist extractor

                     Alliance CAD System 3.2,      lynx 1.16
                     Copyright (c) 1997, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr



	---> Extracts symbolic figure usercol_dpt

		---> Flatten figure

		---> Translate Mbk -> Rds
		---> Build windows
		<--- 280

		---> Rectangles    : 16544
		---> Figure size   : (   -100,   -400 )
		                     (  43800,  60400 )

		---> Cut transistors
		<--- 20
		---> Build equis
		<--- 315
		---> Delete windows
		---> Build signals
		<--- 315
		---> Build instances
		<--- 0
		---> Build transistors
		<--- 600
		---> Save netlist

	<--- done !

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;             /users/soft5/newlabo/Solaris/bin/yagle usercol_dpt usercol_dpt_desb -v -i

                                               @@@@            
                                                 @@            
                                                 @@            
                  @@@@@ @@@   @@@@      @@@@@@   @@     @@@@@  
                   @@    @   @@   @    @@  @@    @@    @     @ 
                    @@   @   @@   @@   @   @@    @@   @@     @@
                    @@  @      @@@@@   @   @     @@   @@@@@@@@@
                     @@ @    @@   @@    @@@      @@   @@       
                     @@@    @@    @@   @@        @@   @@      @
                      @@    @@   @@@   @@@@@@    @@    @@    @@
                  @@  @      @@@@  @@ @@   @@@ @@@@@@    @@@@  
                  @@  @                @     @                 
                   @@@                  @@@@@                  

                        Yet Another Gate Level Extractor

                  Alliance CAD System 3.2,           yagle 2.02
                  Copyright (c) 94-97-1997,      ASIM/LIP6/UPMC
                  E-mail support: alliance-support@asim.lip6.fr

[YAG MES] Reading file 'usercol_dpt.inf'
[YAG MES] Loading the figure usercol_dpt           00m00s  u:00m00.0  s:00m00.0
[YAG MES] Transistor netlist checking              00m00s  u:00m00.0  s:00m00.0
[YAG MES] Extracting CMOS duals                    00m00s  u:00m00.0  s:00m00.0
[YAG MES] Extracting bleeders                      00m00s  u:00m00.0  s:00m00.0
[YAG MES] Making gates                             00m00s  u:00m00.3  s:00m00.0
[YAG MES] Latches detection                        00m00s  u:00m00.0  s:00m00.0
[YAG MES] Making cells                             00m00s  u:00m00.0  s:00m00.0
[YAG MES] External connector verification          00m00s  u:00m00.0  s:00m00.0
[YAG MES] Checking the yagle figure                00m00s  u:00m00.0  s:00m00.0
[YAG MES] Building the behavioural figure          00m00s  u:00m00.0  s:00m00.0
TOTAL DISASSEMBLY TIME                             00m00s  u:00m00.3  s:00m00.0
------------------------------------------------------------
[YAG MES] Erasing the transistor netlist
[YAG MES] Generating the VHDL Data Flow
[YAG MES] Execution COMPLETED 
------------------------------------------------------------
[YAG WAR 07] 16 transistors are not used 
[YAG WAR 09] 16 latches detected
[YAG WAR 14] 1 conflicts may occur in the circuit
See file 'usercol_dpt.rep' for more information
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB;                        /users/soft5/newlabo/Solaris/bin/proof -d sample_dpt usercol_dpt_desb

                @@@@@@@                                     @@@ 
                  @@   @@                                  @  @@
                  @@    @@                                @@  @@
                  @@    @@ @@@ @@@     @@@       @@@      @@    
                  @@   @@   @@@  @@  @@   @@   @@   @@  @@@@@@@@
                  @@@@@     @@   @@ @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@       @@   @@   @@   @@    @@    
                @@@@@@     @@@@        @@@       @@@    @@@@@@  

                                  Formal Proof

                Alliance CAD System 3.2b, proof 4.20 [1997/10/09]
                Copyright (c) 1990-1997,           ASIM/LIP6/UPMC
                E-mail support:     alliance-support@asim.lip6.fr

================================  Environment  ================================
MBK_WORK_LIB		= .
MBK_CATA_LIB		= ./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib
=======================  Files, Options and Parameters  =======================
First VHDL file		= sample_dpt.vbe
Second VHDL file	= usercol_dpt_desb.vbe
The auxiliary signals are erased
Errors are displayed
===============================================================================

Compiling 'sample_dpt' ...
Compiling 'usercol_dpt_desb' ...
WARNING : data_s_0 is considered as an output signal
WARNING : data_s_1 is considered as an output signal
WARNING : data_s_2 is considered as an output signal
WARNING : data_s_3 is considered as an output signal
WARNING : data_s_4 is considered as an output signal
WARNING : data_s_5 is considered as an output signal
WARNING : data_s_6 is considered as an output signal
WARNING : data_s_7 is considered as an output signal
WARNING : data_s_0 is considered as an output signal
WARNING : data_s_1 is considered as an output signal
WARNING : data_s_2 is considered as an output signal
WARNING : data_s_3 is considered as an output signal
WARNING : data_s_4 is considered as an output signal
WARNING : data_s_5 is considered as an output signal
WARNING : data_s_6 is considered as an output signal
WARNING : data_s_7 is considered as an output signal
WARNING : ctrl_nover is considered as an output signal

Running abl ordonnancer on `sample_dpt`
...........................

Running Abl2Bdd on `sample_dpt`
---> final number of nodes = 1008(633)

Warning : Input 'mbk_sig285' only exists in the second description
Running Abl2Bdd on `usercol_dpt_desb`

Running abl ordonnancer on `sample_dpt`
...........................

Running Abl2Bdd on `sample_dpt`
---> final number of nodes = 2055(633)

Running Abl2Bdd on `usercol_dpt_desb`
--------------------------------------------------------------------------------
             Formal proof with Ordered Binary Decision Diagrams between   

             './sample_dpt'  and  './usercol_dpt_desb'
--------------------------------------------------------------------------------
==============================  PRIMARY OUTPUT  ===============================
=============================  AUXILIARY SIGNAL  ==============================
==============================  REGISTER SIGNAL  ==============================
===============================  EXTERNAL BUS =================================
================================ INTERNAL BUS =================================

                            Formal Proof : OK

pppppppppppppppppppppppprrrrrrrrrrrrooooooooooooooooooooooooooooofffffffffffffff
--------------------------------------------------------------------------------



MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH;  /users/outil2/fitpath/dev/Solaris/bin/fpgen -v hierarchy_dpt

             @@@@@@@@@                @@@@ @                        
               @@    @              @@    @@                        
               @@     @            @@      @                        
               @@       @@@ @@@   @@             @@@@@   @@@ @@@    
               @@   @    @@@  @@  @@            @     @   @@@   @   
               @@@@@@    @@    @@ @@     @@@@@ @@     @@  @@    @@  
               @@   @    @@    @@ @@     @ @@  @@@@@@@@@  @@    @@  
               @@        @@    @@ @@    @  @@  @@         @@    @@  
               @@        @@    @@  @@      @@  @@      @  @@    @@  
               @@        @@@  @@    @@    @@    @@    @@  @@    @@  
             @@@@@@      @@ @@@       @@@@        @@@@   @@@@  @@@@ 
                         @@                                         
                        @@@@                                        

                           Fitpath Generation Language         

                 Alliance CAD System V.R,           fpgen V.RR 
                 Copyright (c) 93-AA,           ASIM/LIP6/UPMC 
                 E-mail support: alliance-support@asim.lip6.fr 


  o  Alliance Devellopment environment:
     - DEVEL_TOP       : /users/outil2/fitpath/dev/Solaris
     - DEVEL_VERSION   : 113
  o  Current Alliance environment:
     - ALLIANCE_TOP    : not set
     -      MACHINE    : Solaris
  o  Current MBK environment:
     - MBK_IN_LO       : vst
     - MBK_OUT_LO      : vst
     - MBK_IN_PH       : ap
     - MBK_OUT_PH      : ap
     - MBK_WORK_LIB    : .
     - MBK_CATA_LIB    : ./mclib
                         /users/soft5/newlabo/Solaris/cells/rsa
                         /users/outil2/fitpath/labo/cells/fplib
                         /users/outil2/fitpath/labo/cells/dplib
     - MBK_CATAL_NAME  : CATAL
     - MBK_VDD         : vdd
     - MBK_VSS         : vss
     - RDS_TECHNO_NAME : not set
  o  FpGen Macro-Functions library:
     - FPGEN_LIB       : ./mclib

  o  Program generation.
     - Creating Makefile.
     - Running Makefile.
  o  Execute program...
FpGen:DP_TRACE:Trace mode ON at line 117 of file "hierarchy_dpt.c".
*** FpGen Trace ***:
      Macro-Function : DP_MUX2CS.
    (char *)InstName : (0x000E0DB0) "multiplexer".
         (long)Width : (0x--------)  8.
         (long)Slice : (0x--------)  0.
             [ Model : "mux2cs_8x8x0l_cl" : Generated on memory ]
      (char *)Signal : (0x000E0D78) "ctrl_sel".
      (char *)Signal : (0x000E0D28) "data_b[7:0]".
      (char *)Signal : (0x000E0DC0) "data_q[7:0]".
      (char *)Signal : (0x000E0DD0) "data_m[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
              o[0:7] => data_m[0:7]
             i0[0:7] => data_q[0:7]
             i1[0:7] => data_b[0:7]
                 sel => ctrl_sel
*** FpGen Trace ***:
      Macro-Function : DP_IMPORT.
   (char *)ModelName : (0x000E0CE0) "alu_dpt".
    (char *)InstName : (0x000E0DE0) "alu".
      (char *)Signal : (0x000E0CE8) "ctrl_ncout".
      (char *)Signal : (0x000E0CF8) "ctrl_nover".
      (char *)Signal : (0x000E0D08) "ctrl_zero".
      (char *)Signal : (0x000E0D18) "data_a[7:0]".
      (char *)Signal : (0x000E0DD0) "data_m[7:0]".
      (char *)Signal : (0x000E0D38) "data_s[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
         data_s[0:7] => data_s[0:7]
         data_b[0:7] => data_m[0:7]
         data_a[0:7] => data_a[0:7]
           ctrl_zero => ctrl_zero
          ctrl_nover => ctrl_nover
          ctrl_ncout => ctrl_ncout
*** FpGen Trace ***:
      Macro-Function : DP_PDFF.
    (char *)InstName : (0x000E0DE8) "memory".
         (long)Width : (0x--------)  8.
         (long)Slice : (0x--------)  0.
             [ Model : "pdff_8x8x0l_cl" : Generated on memory ]
      (char *)Signal : (0x000E0D90) "ctrl_wen".
      (char *)Signal : (0x000E0D88) "ctrl_ck".
      (char *)Signal : (0x000E0D38) "data_s[7:0]".
      (char *)Signal : (0x000E0DC0) "data_q[7:0]".
      (char *)Signal : (0x000E0DF0) "data_u[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
             nq[0:7] => data_u[0:7]
              q[0:7] => data_q[0:7]
              d[0:7] => data_s[0:7]
                  ck => ctrl_ck
                 wen => ctrl_wen
FpGen:DP_TRACE:Trace mode OFF at line 148 of file "hierarchy_dpt.c".
     - Exit code := 0.

  o  Remove temporary file.

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH;      /users/outil3/dpr/labo/Solaris/bin/dpr -V -p -r hierarchy_dpt hierarchy_dpt

                       @@@@@@@     @@@@@@@    @@@@@@@    
                         @@   @@     @@   @@    @@   @@  
                         @@    @@    @@    @@   @@    @@ 
                         @@     @@   @@    @@   @@    @@ 
                         @@     @@   @@   @@    @@   @@  
                         @@     @@   @@@@@      @@@@@    
                         @@     @@   @@         @@  @@   
                         @@     @@   @@         @@   @@  
                         @@    @@    @@         @@   @@  
                         @@   @@     @@         @@    @@ 
                       @@@@@@@     @@@@@@     @@@@@   @@@

                       Placer-Router for Datapath Compiler

                  Alliance CAD System 3.2b,             dpr 6.2
                  Copyright (c) 1994-1997,       ASIM/LIP6/UPMC
                  E-mail support: alliance-support@asim.lip6.fr


 * MBK parameters :

       MBK_WORK_LIB   : .
       MBK_CATA_LIB   : ./mclib
                      : /users/soft5/newlabo/Solaris/cells/rsa
                      : /users/outil2/fitpath/labo/cells/fplib
                      : /users/outil2/fitpath/labo/cells/dplib
       MBK_IN_PH      : ap
       MBK_OUT_PH     : ap
       MBK_IN_LO      : vst
       MBK_OUT_LO     : vst
       TECHNO         : CMOS

 * Placement step.
   o Getting netlist.
   o Getting dpr file.
   o Building symbolic grid.
     -> Routed bloc : 'memory' (pdff_8x8x0l_cl).
     -> Routed bloc : 'alu_zero' (nul_8x8x0l_cl).
     -> Routed bloc : 'alu_adder' (add2f_8x8x0l_bk).
     -> Routed bloc : 'multiplexer' (mux2cs_8x8x0l_cl).
   o Ckecking slices heights.

   o Nb slices : 10.
   o Nb cols   : 4.

   o Creating column.
   o Creating glue logic blocs.
   o Checking alims correspondances.
   o Creating global phfig view.
     Moving connector data_s 0 on EAST side, slice 0, default track.
     Moving connector data_s 1 on EAST side, slice 1, default track.
     Moving connector data_s 2 on EAST side, slice 2, default track.
     Moving connector data_s 3 on EAST side, slice 3, default track.
     Moving connector data_s 4 on EAST side, slice 4, default track.
     Moving connector data_s 5 on EAST side, slice 5, default track.
     Moving connector data_s 6 on EAST side, slice 6, default track.
     Moving connector data_s 7 on EAST side, slice 7, default track.
     Moving connector data_b 0 on WEST side, slice 0, default track.
     Moving connector data_b 1 on WEST side, slice 1, default track.
     Moving connector data_b 2 on WEST side, slice 2, default track.
     Moving connector data_b 3 on WEST side, slice 3, default track.
     Moving connector data_b 4 on WEST side, slice 4, default track.
     Moving connector data_b 5 on WEST side, slice 5, default track.
     Moving connector data_b 6 on WEST side, slice 6, default track.
     Moving connector data_b 7 on WEST side, slice 7, default track.
     Moving connector data_a 0 on WEST side, slice 0, default track.
     Moving connector data_a 1 on WEST side, slice 1, default track.
     Moving connector data_a 2 on WEST side, slice 2, default track.
     Moving connector data_a 3 on WEST side, slice 3, default track.
     Moving connector data_a 4 on WEST side, slice 4, default track.
     Moving connector data_a 5 on WEST side, slice 5, default track.
     Moving connector data_a 6 on WEST side, slice 6, default track.
     Moving connector data_a 7 on WEST side, slice 7, default track.
   o Freeing symbolic grid.
 * Placement done.

 * Routing step.
   o Loading physical and logical views.
   o Setting access types.
      -> pdff_8x8x0l_cl.
      -> nul_8x8x0l_cl.
      -> add2f_8x8x0l_bk.
      -> mux2cs_8x8x0l_cl.
   o Checking logical and physical correspondance.
      -> Signal data_u_7 not connected to any other terminal.
      -> Signal data_u_6 not connected to any other terminal.
      -> Signal data_u_5 not connected to any other terminal.
      -> Signal data_u_4 not connected to any other terminal.
      -> Signal data_u_3 not connected to any other terminal.
      -> Signal data_u_2 not connected to any other terminal.
      -> Signal data_u_1 not connected to any other terminal.
      -> Signal data_u_0 not connected to any other terminal.
   o Making DPR data structure.
     -> External North/South terminal ctrl_zero replaced.
   o Global routing.
   o Bit-slice symbolic routing.
     -> Bit-slice 0.
     -> Bit-slice 1.
     -> Bit-slice 2.
     -> Bit-slice 3.
     -> Bit-slice 4.
     -> Bit-slice 5.
     -> Bit-slice 6.
     -> Bit-slice 7.
     -> Bit-slice 8.
     -> Bit-slice 9.
   o Multi-bit net symbolic routing.
     -> Left connectors column.
     -> Column 1.
     -> Column 2.
     -> Column 3.
     -> Column 4.
     -> Right connectors column.
   o Channel routing.
     -> Channel 1.
     -> Channel 2.
     -> Channel 3.
     -> Channel 4.
     -> Channel 5.
   o Saving physical figure hierarchy_dpt.
     -> Column 1.
     -> Column 2.
     -> Column 3.
     -> Column 4.
   o Checking for short cut.
     -> Instance memory(pdff_8x8x0l_cl).
     -> Instance alu_zero(nul_8x8x0l_cl).
     -> Instance alu_adder(add2f_8x8x0l_bk).
     -> Instance multiplexer(mux2cs_8x8x0l_cl).
   o Total routing time: 1 seconds.
 * Routing step done.
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/druc hierarchy_dpt

                  @@@@@@@     @@@@@@@                    @@@@ @
                    @@   @@     @@   @@                @@    @@
                    @@    @@    @@    @@              @@      @
                    @@     @@   @@    @@  @@@  @@@@  @@       @
                    @@     @@   @@   @@    @@    @@  @@        
                    @@     @@   @@@@@      @@    @@  @@        
                    @@     @@   @@  @@     @@    @@  @@        
                    @@     @@   @@   @@    @@    @@  @@        
                    @@    @@    @@   @@    @@    @@   @@      @
                    @@   @@     @@    @@   @@   @@@    @@    @@
                  @@@@@@@     @@@@@   @@@   @@@@  @@     @@@@  

                               Design Rule Checker

                     Alliance CAD System 3.2,      druc 3.00
                     Copyright (c) 1993, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr

Flatten DRC on: hierarchy_dpt
Delete MBK figure : hierarchy_dpt
Load Flatten Rules : /users/alc/distrib/dev/alliance-3.2b/etc/cmos_7.rds

Unify : hierarchy_dpt

Create Ring : hierarchy_dpt_rng
Merge Errorfiles: 

Merge Error Instances:
instructionCourante : 000  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
End DRC on: hierarchy_dpt
Saving the Error file figure
Done
  0

File: hierarchy_dpt.drc is empty: no errors detected.
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;  MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/lynx -v -f hierarchy_dpt hierarchy_dpt_gates

                   @@@@@@                                    
                     @@                                      
                     @@                                      
                     @@        @@@@@ @@@ @@@ @@@    @@@@  @@@
                     @@         @@    @   @@@   @    @@    @ 
                     @@          @@   @   @@    @@    @@  @  
                     @@          @@  @    @@    @@     @@@   
                     @@           @@ @    @@    @@     @@@   
                     @@      @    @@@     @@    @@    @  @@  
                     @@     @      @@     @@    @@   @    @@ 
                   @@@@@@@@@@  @@  @     @@@@  @@@@ @@@  @@@@
                               @@  @                         
                                @@@                          

                                Netlist extractor

                     Alliance CAD System 3.2,      lynx 1.16
                     Copyright (c) 1997, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr



	---> Extracts symbolic figure hierarchy_dpt

		---> Flatten figure

		---> Translate Mbk -> Rds
		---> Build windows
		<--- 280

		---> Rectangles    : 3113
		---> Figure size   : (   -100,   -400 )
		                     (  43400,  60400 )

		---> Cut transistors
		<--- 0
		---> Build equis
		<--- 56
		---> Delete windows
		---> Build signals
		<--- 56
		---> Build instances
		<--- 4
		---> Build transistors
		<--- 0
		---> Save netlist

	<--- done !

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB;                        /users/soft5/newlabo/Solaris/bin/lvx vst al hierarchy_dpt hierarchy_dpt_gates -f

                       @@@@@@      @@@@    @@@ @@@@   @@@@
                         @@         @@      @   @@     @  
                         @@         @@      @    @@   @   
                         @@          @@    @      @@ @    
                         @@          @@    @       @@     
                         @@           @@  @        @@     
                         @@           @@  @        @@@    
                         @@            @@@        @  @@   
                         @@      @     @@@       @    @@  
                         @@     @       @       @      @@ 
                       @@@@@@@@@@       @      @@@    @@@@

                             Gate Netlist Comparator

                   Alliance CAD System 3.2,          lvx 2.23
                   Copyright (c) 1992-93, MASI, CAO-VLSI Team
                   E-mail support:       cao-vlsi@masi.ibp.fr



***** Loading and flattening hierarchy_dpt (vst)...

***** Loading and flattening hierarchy_dpt_gates (al)...


***** Compare Terminals ..................
***** O.K.	(0 sec)

***** Compare Instances ..........
***** O.K.	(0 sec)

***** Compare Connections ............
***** O.K.	(0 sec)

===== Terminals .......... 32    
===== Instances .......... 4     
===== Connectors ......... 151   


***** Netlists are Identical. *****	(0 sec)

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;  MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/lynx -v -t hierarchy_dpt hierarchy_dpt

                   @@@@@@                                    
                     @@                                      
                     @@                                      
                     @@        @@@@@ @@@ @@@ @@@    @@@@  @@@
                     @@         @@    @   @@@   @    @@    @ 
                     @@          @@   @   @@    @@    @@  @  
                     @@          @@  @    @@    @@     @@@   
                     @@           @@ @    @@    @@     @@@   
                     @@      @    @@@     @@    @@    @  @@  
                     @@     @      @@     @@    @@   @    @@ 
                   @@@@@@@@@@  @@  @     @@@@  @@@@ @@@  @@@@
                               @@  @                         
                                @@@                          

                                Netlist extractor

                     Alliance CAD System 3.2,      lynx 1.16
                     Copyright (c) 1997, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr



	---> Extracts symbolic figure hierarchy_dpt

		---> Flatten figure

		---> Translate Mbk -> Rds
		---> Build windows
		<--- 280

		---> Rectangles    : 16653
		---> Figure size   : (   -100,   -400 )
		                     (  43400,  60400 )

		---> Cut transistors
		<--- 20
		---> Build equis
		<--- 315
		---> Delete windows
		---> Build signals
		<--- 315
		---> Build instances
		<--- 0
		---> Build transistors
		<--- 600
		---> Save netlist

	<--- done !

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;             /users/soft5/newlabo/Solaris/bin/yagle hierarchy_dpt hierarchy_dpt_desb -v -i

                                               @@@@            
                                                 @@            
                                                 @@            
                  @@@@@ @@@   @@@@      @@@@@@   @@     @@@@@  
                   @@    @   @@   @    @@  @@    @@    @     @ 
                    @@   @   @@   @@   @   @@    @@   @@     @@
                    @@  @      @@@@@   @   @     @@   @@@@@@@@@
                     @@ @    @@   @@    @@@      @@   @@       
                     @@@    @@    @@   @@        @@   @@      @
                      @@    @@   @@@   @@@@@@    @@    @@    @@
                  @@  @      @@@@  @@ @@   @@@ @@@@@@    @@@@  
                  @@  @                @     @                 
                   @@@                  @@@@@                  

                        Yet Another Gate Level Extractor

                  Alliance CAD System 3.2,           yagle 2.02
                  Copyright (c) 94-97-1997,      ASIM/LIP6/UPMC
                  E-mail support: alliance-support@asim.lip6.fr

[YAG MES] Reading file 'hierarchy_dpt.inf'
[YAG MES] Loading the figure hierarchy_dpt         00m01s  u:00m00.0  s:00m00.0
[YAG MES] Transistor netlist checking              00m00s  u:00m00.0  s:00m00.0
[YAG MES] Extracting CMOS duals                    00m00s  u:00m00.0  s:00m00.0
[YAG MES] Extracting bleeders                      00m00s  u:00m00.0  s:00m00.0
[YAG MES] Making gates                             00m00s  u:00m00.3  s:00m00.0
[YAG MES] Latches detection                        00m00s  u:00m00.0  s:00m00.0
[YAG MES] Making cells                             00m00s  u:00m00.0  s:00m00.0
[YAG MES] External connector verification          00m00s  u:00m00.0  s:00m00.0
[YAG MES] Checking the yagle figure                00m00s  u:00m00.0  s:00m00.0
[YAG MES] Building the behavioural figure          00m00s  u:00m00.0  s:00m00.0
TOTAL DISASSEMBLY TIME                             00m00s  u:00m00.3  s:00m00.0
------------------------------------------------------------
[YAG MES] Erasing the transistor netlist
[YAG MES] Generating the VHDL Data Flow
[YAG MES] Execution COMPLETED 
------------------------------------------------------------
[YAG WAR 07] 16 transistors are not used 
[YAG WAR 09] 16 latches detected
[YAG WAR 14] 1 conflicts may occur in the circuit
See file 'hierarchy_dpt.rep' for more information
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB;                        /users/soft5/newlabo/Solaris/bin/proof -d sample_dpt hierarchy_dpt_desb

                @@@@@@@                                     @@@ 
                  @@   @@                                  @  @@
                  @@    @@                                @@  @@
                  @@    @@ @@@ @@@     @@@       @@@      @@    
                  @@   @@   @@@  @@  @@   @@   @@   @@  @@@@@@@@
                  @@@@@     @@   @@ @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@       @@   @@   @@   @@    @@    
                @@@@@@     @@@@        @@@       @@@    @@@@@@  

                                  Formal Proof

                Alliance CAD System 3.2b, proof 4.20 [1997/10/09]
                Copyright (c) 1990-1997,           ASIM/LIP6/UPMC
                E-mail support:     alliance-support@asim.lip6.fr

================================  Environment  ================================
MBK_WORK_LIB		= .
MBK_CATA_LIB		= ./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib
=======================  Files, Options and Parameters  =======================
First VHDL file		= sample_dpt.vbe
Second VHDL file	= hierarchy_dpt_desb.vbe
The auxiliary signals are erased
Errors are displayed
===============================================================================

Compiling 'sample_dpt' ...
Compiling 'hierarchy_dpt_desb' ...
WARNING : data_s_0 is considered as an output signal
WARNING : data_s_1 is considered as an output signal
WARNING : data_s_2 is considered as an output signal
WARNING : data_s_3 is considered as an output signal
WARNING : data_s_4 is considered as an output signal
WARNING : data_s_5 is considered as an output signal
WARNING : data_s_6 is considered as an output signal
WARNING : data_s_7 is considered as an output signal
WARNING : data_s_0 is considered as an output signal
WARNING : data_s_1 is considered as an output signal
WARNING : data_s_2 is considered as an output signal
WARNING : data_s_3 is considered as an output signal
WARNING : data_s_4 is considered as an output signal
WARNING : data_s_5 is considered as an output signal
WARNING : data_s_6 is considered as an output signal
WARNING : data_s_7 is considered as an output signal
WARNING : ctrl_nover is considered as an output signal

Running abl ordonnancer on `sample_dpt`
...........................

Running Abl2Bdd on `sample_dpt`
---> final number of nodes = 1008(633)

Warning : Input 'mbk_sig285' only exists in the second description
Running Abl2Bdd on `hierarchy_dpt_desb`

Running abl ordonnancer on `sample_dpt`
...........................

Running Abl2Bdd on `sample_dpt`
---> final number of nodes = 2055(633)

Running Abl2Bdd on `hierarchy_dpt_desb`
--------------------------------------------------------------------------------
             Formal proof with Ordered Binary Decision Diagrams between   

             './sample_dpt'  and  './hierarchy_dpt_desb'
--------------------------------------------------------------------------------
==============================  PRIMARY OUTPUT  ===============================
=============================  AUXILIARY SIGNAL  ==============================
==============================  REGISTER SIGNAL  ==============================
===============================  EXTERNAL BUS =================================
================================ INTERNAL BUS =================================

                            Formal Proof : OK

pppppppppppppppppppppppprrrrrrrrrrrrooooooooooooooooooooooooooooofffffffffffffff
--------------------------------------------------------------------------------



MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/bop   -o adder_us     adder_us_opt

                         @@@           @@@              
                          @@         @@   @@            
                          @@        @@     @@           
                          @@ @@    @@       @@ @@@ @@@  
                          @@@  @@  @@       @@  @@@  @@ 
                          @@    @@ @@       @@  @@    @@
                          @@    @@ @@       @@  @@    @@
                          @@    @@ @@       @@  @@    @@
                          @@    @@  @@     @@   @@    @@
                          @@@  @@    @@   @@    @@@  @@ 
                         @@@ @@        @@@      @@ @@@  
                                                @@      
                                               @@@@     

                              Boolean OPtimization

                 Alliance CAD System 3.2b, bop 4.20 [1997/10/09]
                 Copyright (c) 1990-1997,         ASIM/LIP6/UPMC
                 E-mail support:   alliance-support@asim.lip6.fr

================================  Environment  ================================
MBK_WORK_LIB        = .
MBK_CATA_LIB        = ./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib
=======================  Files, Options and Parameters  =======================
VHDL file           = adder_us.vbe
output file         = adder_us_opt.vbe
Parameter file      = default.lax
Mode                = Global optimization
Optimization mode   = 50% area - 50% delay optimization
Optimization level  = 2
===============================================================================

Compiling 'adder_us' ...

Running abl ordonnancer on `adder_us`
..........

Running Abl2Bdd on `adder_us`

---> Final number of nodes = 108(70)

Running Global Optimizer on `adder_us`

=============================  INITIAL COST  ==================================
Total number of literals    = 3171
Number of reduced literals  = 75
Number of latches           = 0
Maximum logical depth       = 25
Maximum delay               = 8.500
===============================================================================
................
................
................
................
..........
==============================  FINAL COST  ===================================
Total number of literals    = 170
Number of reduced literals  = 61
Number of latches           = 0
Maximum logical depth       = 18
Maximum delay               = 7.666
===============================================================================
BEH : Saving 'adder_us_opt' in a vhdl file (vbe)

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/scmap    adder_us_opt adder_us

                @@@@ @      @@@@ @                                 
               @    @@    @@    @@                                 
              @@     @   @@      @                                 
              @@@       @@       @ @@@ @@ @@@     @@@@    @@@ @@@  
               @@@@     @@          @@@ @@  @@   @@   @    @@@  @@ 
                 @@@@   @@          @@  @@  @@   @@   @@   @@    @@
                   @@@  @@          @@  @@  @@     @@@@@   @@    @@
              @      @@ @@          @@  @@  @@   @@   @@   @@    @@
              @@     @@  @@      @  @@  @@  @@  @@    @@   @@    @@
              @@@    @    @@    @@  @@  @@  @@  @@   @@@   @@@  @@ 
              @  @@@@       @@@@   @@@@ @@@ @@@  @@@@  @@  @@ @@@  
                                                           @@      
                                                          @@@@     

                             Mapping Standard Cells

                Alliance CAD System 3.2b, scmap 4.20 [1997/10/09]
                Copyright (c) 1990-1997,           ASIM/LIP6/UPMC
                E-mail support:     alliance-support@asim.lip6.fr

================================  Environment  ================================
MBK_WORK_LIB        = .
MBK_CATA_LIB        = ./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib
MBK_TARGET_LIB      = /users/outil2/fitpath/labo/cells/dplib
MBK_IN_LO           = vst
MBK_OUT_LO          = vst
=======================  Files, Options and Parameters  =======================
VHDL file           = adder_us_opt.vbe
output file         = adder_us.vst
Parameter file      = default.lax
Mode                = Mapping standard cell
Optimization mode   = 50% area - 50% delay optimization
Optimization level  = 2
===============================================================================

Compiling 'adder_us_opt' ...
Running Standard Cell Mapping
=============================  INITIAL COST  ==================================
Total number of literals    = 170
Number of reduced literals  = 61
Number of latches           = 0
Maximum logical depth       = 18
Maximum delay               = 7.666
===============================================================================
Compiling library '/users/outil2/fitpath/labo/cells/dplib'
Generating Expert System ...
Cell 'cry_dp' Unused
Cell 'sum_dp' Unused
126 rules generated
...............

==============================  FINAL COST  ===================================
Number of cells used  = 10
Number of gates used  = 66
Number of inverters   = 16
Number of grids       = 102240
Depth max. (gates)          = 11
           (eq. neg. gates) = 15
===============================================================================

MBK Driving './adder_us.vst'...

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH;  /users/outil2/fitpath/dev/Solaris/bin/fpgen -v synthesis_dpt

             @@@@@@@@@                @@@@ @                        
               @@    @              @@    @@                        
               @@     @            @@      @                        
               @@       @@@ @@@   @@             @@@@@   @@@ @@@    
               @@   @    @@@  @@  @@            @     @   @@@   @   
               @@@@@@    @@    @@ @@     @@@@@ @@     @@  @@    @@  
               @@   @    @@    @@ @@     @ @@  @@@@@@@@@  @@    @@  
               @@        @@    @@ @@    @  @@  @@         @@    @@  
               @@        @@    @@  @@      @@  @@      @  @@    @@  
               @@        @@@  @@    @@    @@    @@    @@  @@    @@  
             @@@@@@      @@ @@@       @@@@        @@@@   @@@@  @@@@ 
                         @@                                         
                        @@@@                                        

                           Fitpath Generation Language         

                 Alliance CAD System V.R,           fpgen V.RR 
                 Copyright (c) 93-AA,           ASIM/LIP6/UPMC 
                 E-mail support: alliance-support@asim.lip6.fr 


  o  Alliance Devellopment environment:
     - DEVEL_TOP       : /users/outil2/fitpath/dev/Solaris
     - DEVEL_VERSION   : 113
  o  Current Alliance environment:
     - ALLIANCE_TOP    : not set
     -      MACHINE    : Solaris
  o  Current MBK environment:
     - MBK_IN_LO       : vst
     - MBK_OUT_LO      : vst
     - MBK_IN_PH       : ap
     - MBK_OUT_PH      : ap
     - MBK_WORK_LIB    : .
     - MBK_CATA_LIB    : ./mclib
                         /users/soft5/newlabo/Solaris/cells/rsa
                         /users/outil2/fitpath/labo/cells/fplib
                         /users/outil2/fitpath/labo/cells/dplib
     - MBK_CATAL_NAME  : CATAL
     - MBK_VDD         : vdd
     - MBK_VSS         : vss
     - RDS_TECHNO_NAME : not set
  o  FpGen Macro-Functions library:
     - FPGEN_LIB       : ./mclib

  o  Program generation.
     - Creating Makefile.
     - Running Makefile.
  o  Execute program...
FpGen:DP_TRACE:Trace mode ON at line 54 of file "synthesis_dpt.c".
*** FpGen Trace ***:
      Macro-Function : DP_MUX2CS.
    (char *)InstName : (0x000E0C38) "multiplexer".
         (long)Width : (0x--------)  8.
         (long)Slice : (0x--------)  0.
             [ Model : "mux2cs_8x8x0l_cl" : Generated on memory ]
      (char *)Signal : (0x000E0B90) "ctrl_sel".
      (char *)Signal : (0x000E0BF8) "data_b[7:0]".
      (char *)Signal : (0x000E0C48) "data_q[7:0]".
      (char *)Signal : (0x000E0C58) "data_m[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
              o[0:7] => data_m[0:7]
             i0[0:7] => data_q[0:7]
             i1[0:7] => data_b[0:7]
                 sel => ctrl_sel
*** FpGen Trace ***:
      Macro-Function : DP_IMPORT.
   (char *)ModelName : (0x000E0C68) "adder_us".
    (char *)InstName : (0x000E0C78) "adder".
      (char *)Signal : (0x000E0BE8) "data_a[7:0]".
      (char *)Signal : (0x000E0C58) "data_m[7:0]".
      (char *)Signal : (0x000E0BB8) "ctrl_ncout".
      (char *)Signal : (0x000E0BC8) "ctrl_nover".
      (char *)Signal : (0x000E0C08) "data_s[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
              s[0:7] => data_s[0:7]
              over_n => ctrl_nover
              cout_n => ctrl_ncout
              b[0:7] => data_m[0:7]
              a[0:7] => data_a[0:7]
*** FpGen Trace ***:
      Macro-Function : DP_NUL.
    (char *)InstName : (0x000E0C80) "zero".
         (long)Width : (0x--------)  8.
         (long)Slice : (0x--------)  0.
             [ Model : "nul_8x8x0l_cl" : Generated on memory ]
      (char *)Signal : (0x000E0C08) "data_s[7:0]".
      (char *)Signal : (0x000E0BD8) "ctrl_zero".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
                   o => ctrl_zero
             i0[0:7] => data_s[0:7]
*** FpGen Trace ***:
      Macro-Function : DP_PDFF.
    (char *)InstName : (0x000E0C88) "memory".
         (long)Width : (0x--------)  8.
         (long)Slice : (0x--------)  0.
             [ Model : "pdff_8x8x0l_cl" : Generated on memory ]
      (char *)Signal : (0x000E0BA8) "ctrl_wen".
      (char *)Signal : (0x000E0BA0) "ctrl_ck".
      (char *)Signal : (0x000E0C08) "data_s[7:0]".
      (char *)Signal : (0x000E0C48) "data_q[7:0]".
      (char *)Signal : (0x000E0C90) "data_u[7:0]".
      (char *)Signal : (0x00000000) --> EOL.
*** FpGen xvLoins ***:MBK terminals assigments (reverse order):
             nq[0:7] => data_u[0:7]
              q[0:7] => data_q[0:7]
              d[0:7] => data_s[0:7]
                  ck => ctrl_ck
                 wen => ctrl_wen
FpGen:DP_TRACE:Trace mode OFF at line 90 of file "synthesis_dpt.c".
     - Exit code := 0.

  o  Remove temporary file.

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH;      /users/outil3/dpr/labo/Solaris/bin/dpr -V -p -r synthesis_dpt synthesis_dpt

                       @@@@@@@     @@@@@@@    @@@@@@@    
                         @@   @@     @@   @@    @@   @@  
                         @@    @@    @@    @@   @@    @@ 
                         @@     @@   @@    @@   @@    @@ 
                         @@     @@   @@   @@    @@   @@  
                         @@     @@   @@@@@      @@@@@    
                         @@     @@   @@         @@  @@   
                         @@     @@   @@         @@   @@  
                         @@    @@    @@         @@   @@  
                         @@   @@     @@         @@    @@ 
                       @@@@@@@     @@@@@@     @@@@@   @@@

                       Placer-Router for Datapath Compiler

                  Alliance CAD System 3.2b,             dpr 6.2
                  Copyright (c) 1994-1997,       ASIM/LIP6/UPMC
                  E-mail support: alliance-support@asim.lip6.fr


 * MBK parameters :

       MBK_WORK_LIB   : .
       MBK_CATA_LIB   : ./mclib
                      : /users/soft5/newlabo/Solaris/cells/rsa
                      : /users/outil2/fitpath/labo/cells/fplib
                      : /users/outil2/fitpath/labo/cells/dplib
       MBK_IN_PH      : ap
       MBK_OUT_PH     : ap
       MBK_IN_LO      : vst
       MBK_OUT_LO     : vst
       TECHNO         : CMOS

 * Placement step.
   o Getting netlist.
   o Getting dpr file.
   o Building symbolic grid.
     -> Routed bloc : 'memory' (pdff_8x8x0l_cl).
     -> Routed bloc : 'zero' (nul_8x8x0l_cl).
     -> Glue bloc   : 'adder' (adder_us).
     -> Routed bloc : 'multiplexer' (mux2cs_8x8x0l_cl).
   o Ckecking slices heights.

   o Nb slices : 10.
   o Nb cols   : 4.

   o Creating column.
   o Creating glue logic blocs.
     -> Logic Bloc  : 'adder'.
     -> over_n place to the north side.
     -> cout_n place to the north side.
     -> s 0 connected with zero on slice 0 on east side.
     -> s 1 connected with zero on slice 1 on east side.
     -> s 2 connected with zero on slice 2 on east side.
     -> s 3 connected with zero on slice 3 on east side.
     -> s 4 connected with zero on slice 4 on east side.
     -> s 5 connected with zero on slice 5 on east side.
     -> s 6 connected with zero on slice 6 on east side.
     -> s 7 connected with zero on slice 7 on east side.
     -> b 0 connected with multiplexer on slice 0 on west side.
     -> b 1 connected with multiplexer on slice 1 on west side.
     -> b 2 connected with multiplexer on slice 2 on west side.
     -> b 3 connected with multiplexer on slice 3 on west side.
     -> b 4 connected with multiplexer on slice 4 on west side.
     -> b 5 connected with multiplexer on slice 5 on west side.
     -> b 6 connected with multiplexer on slice 6 on west side.
     -> b 7 connected with multiplexer on slice 7 on west side.
     -> Loading netlist.
     -> Symbolic placement

        netlist        : adder_us
        iterations     : 5000
        rows           : 8
        cells_per_cols : 2

     -> Checking cells height.
     -> Number of track per slice : 10.
     -> placing.

Loading SCP data base ...
Generating initial placement ... 
66 cells 84 nets in 8 rows
Placement in process of treatment :   0%  2%  3%  4%  5%  6%  8%  9% 10% 11% 12% 13% 15% 16% 17% 18% 19% 20% 22% 23% 24% 25% 26% 28% 29% 30% 31% 32% 33% 35% 36% 37% 38% 39% 40% 42% 43% 44% 45% 46% 48% 49% 50% 51% 52% 53% 55% 56% 57% 58% 59% 60% 62% 63% 64% 65% 66% 68% 69% 70% 71% 72% 73% 75% 76% 77% 78% 79% 80% 82% 83% 84% 85% 86% 88% 89% 90% 91% 92% 93% 95% 96% 97% 98% 99%100%
70% saved in 42.4 s

     -> initialising structure.
     -> making channel.
     -> nb columns : 5.
     -> Done.

   o Checking alims correspondances.
   o Creating global phfig view.
     Moving connector data_s 0 on EAST side, slice 0, default track.
     Moving connector data_s 1 on EAST side, slice 1, default track.
     Moving connector data_s 2 on EAST side, slice 2, default track.
     Moving connector data_s 3 on EAST side, slice 3, default track.
     Moving connector data_s 4 on EAST side, slice 4, default track.
     Moving connector data_s 5 on EAST side, slice 5, default track.
     Moving connector data_s 6 on EAST side, slice 6, default track.
     Moving connector data_s 7 on EAST side, slice 7, default track.
     Moving connector data_b 0 on WEST side, slice 0, default track.
     Moving connector data_b 1 on WEST side, slice 1, default track.
     Moving connector data_b 2 on WEST side, slice 2, default track.
     Moving connector data_b 3 on WEST side, slice 3, default track.
     Moving connector data_b 4 on WEST side, slice 4, default track.
     Moving connector data_b 5 on WEST side, slice 5, default track.
     Moving connector data_b 6 on WEST side, slice 6, default track.
     Moving connector data_b 7 on WEST side, slice 7, default track.
     Moving connector data_a 0 on WEST side, slice 0, default track.
     Moving connector data_a 1 on WEST side, slice 0, default track.
     Moving connector data_a 2 on WEST side, slice 1, default track.
     Moving connector data_a 3 on WEST side, slice 1, default track.
     Moving connector data_a 4 on WEST side, slice 3, default track.
     Moving connector data_a 5 on WEST side, slice 3, default track.
     Moving connector data_a 6 on WEST side, slice 5, default track.
     Moving connector data_a 7 on WEST side, slice 7, default track.
   o Freeing symbolic grid.
 * Placement done.

 * Routing step.
   o Loading physical and logical views.
   o Setting access types.
      -> noa3_dp.
      -> nao3_dp.
      -> annup_dp.
      -> xr2_dp.
      -> noa4_dp.
      -> o2_dp.
      -> a2_dp.
      -> na2_dp.
      -> no2_dp.
      -> n1_dp.
      -> pdff_8x8x0l_cl.
      -> nul_8x8x0l_cl.
      -> mux2cs_8x8x0l_cl.
   o Checking logical and physical correspondance.
      -> Signal data_u_7 not connected to any other terminal.
      -> Signal data_u_6 not connected to any other terminal.
      -> Signal data_u_5 not connected to any other terminal.
      -> Signal data_u_4 not connected to any other terminal.
      -> Signal data_u_3 not connected to any other terminal.
      -> Signal data_u_2 not connected to any other terminal.
      -> Signal data_u_1 not connected to any other terminal.
      -> Signal data_u_0 not connected to any other terminal.
   o Making DPR data structure.
     -> External North/South terminal ctrl_ncout replaced.
     -> External North/South terminal ctrl_nover replaced.
     -> External North/South terminal ctrl_zero replaced.
   o Global routing.
   o Bit-slice symbolic routing.
     -> Bit-slice 0.
     -> Bit-slice 1.
     -> Bit-slice 2.
     -> Bit-slice 3.
     -> Bit-slice 4.
     -> Bit-slice 5.
     -> Bit-slice 6.
     -> Bit-slice 7.
     -> Bit-slice 8.
     -> Bit-slice 9.
   o Multi-bit net symbolic routing.
     -> Left connectors column.
     -> Column 1.
     -> Column 2.
     -> Column 3.
     -> Column 4.
     -> Column 5.
     -> Column 6.
     -> Column 7.
     -> Column 8.
     -> Right connectors column.
   o Channel routing.
     -> Channel 1.
     -> Channel 2.
     -> Channel 3.
     -> Channel 4.
     -> Channel 5.
     -> Channel 6.
     -> Channel 7.
     -> Channel 8.
     -> Channel 9.
   o Saving physical figure synthesis_dpt.
     -> Column 1.
     -> Column 2.
     -> Column 3.
     -> Column 4.
     -> Column 5.
     -> Column 6.
     -> Column 7.
     -> Column 8.
   o Checking for short cut.
     -> Instance memory(pdff_8x8x0l_cl).
     -> Instance zero(nul_8x8x0l_cl).
     -> Instance adder.s_0(xr2_dp).
     -> Instance adder.auxsc26(a2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc16(n1_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc15(n1_dp).
     -> Instance adder.s_4(xr2_dp).
     -> Instance adder.s_5(xr2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.s_7(xr2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc6(na2_dp).
     -> Instance adder.auxsc95(n1_dp).
     -> Instance adder.auxsc27(no2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc9(a2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc101(no2_dp).
     -> Instance adder.s_2(xr2_dp).
     -> Instance adder.auxsc98(xr2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc67(o2_dp).
     -> Instance adder.auxsc108(no2_dp).
     -> Instance adder.auxsc107(xr2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc76(no2_dp).
     -> Instance adder.aux27_a(o2_dp).
     -> Instance adder.auxsc75(xr2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.aux22_a(annup_dp).
     -> Instance adder.auxsc91(a2_dp).
     -> Instance adder.auxsc4(n1_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.s_1(xr2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc105(noa3_dp).
     -> Instance adder.auxsc30(o2_dp).
     -> Instance adder.auxsc45(n1_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.s_3(xr2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc51(o2_dp).
     -> Instance adder.auxsc68(noa3_dp).
     -> Instance adder.aux26_a(annup_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc50(a2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc63(a2_dp).
     -> Instance adder.s_6(xr2_dp).
     -> Instance adder.auxsc88(na2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc74(n1_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc97(noa4_dp).
     -> Instance adder.auxsc94(n1_dp).
     -> Instance adder.auxsc92(xr2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc24(n1_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.aux24_a(annup_dp).
     -> Instance adder.auxsc104(o2_dp).
     -> Instance adder.auxsc48(no2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc100(xr2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc103(xr2_dp).
     -> Instance adder.auxsc57(n1_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc64(no2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc85(na2_dp).
     -> Instance adder.auxsc66(xr2_dp).
     -> Instance adder.cout_n(nao3_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc90(no2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc5(n1_dp).
     -> Instance adder.auxsc7(no2_dp).
     -> Instance adder.auxsc96(na2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc23(n1_dp).
     -> Instance adder.auxsc29(a2_dp).
     -> Instance adder.auxsc32(a2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc35(n1_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc34(n1_dp).
     -> Instance adder.auxsc47(a2_dp).
     -> Instance adder.auxsc44(n1_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc86(o2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc56(n1_dp).
     -> Instance adder.auxsc53(a2_dp).
     -> Instance adder.auxsc73(n1_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance adder.auxsc89(a2_dp).
*** dpr warning *** : instance with transformation in SeekNotCon(ignored)
     -> Instance multiplexer(mux2cs_8x8x0l_cl).
   o Total routing time: 4 seconds.
 * Routing step done.
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=vst; export MBK_OUT_LO; MBK_IN_LO=vst; export MBK_IN_LO; MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/druc synthesis_dpt

                  @@@@@@@     @@@@@@@                    @@@@ @
                    @@   @@     @@   @@                @@    @@
                    @@    @@    @@    @@              @@      @
                    @@     @@   @@    @@  @@@  @@@@  @@       @
                    @@     @@   @@   @@    @@    @@  @@        
                    @@     @@   @@@@@      @@    @@  @@        
                    @@     @@   @@  @@     @@    @@  @@        
                    @@     @@   @@   @@    @@    @@  @@        
                    @@    @@    @@   @@    @@    @@   @@      @
                    @@   @@     @@    @@   @@   @@@    @@    @@
                  @@@@@@@     @@@@@   @@@   @@@@  @@     @@@@  

                               Design Rule Checker

                     Alliance CAD System 3.2,      druc 3.00
                     Copyright (c) 1993, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr

Flatten DRC on: synthesis_dpt
Delete MBK figure : synthesis_dpt
Load Flatten Rules : /users/alc/distrib/dev/alliance-3.2b/etc/cmos_7.rds

Unify : synthesis_dpt

Create Ring : synthesis_dpt_rng
Merge Errorfiles: 

Merge Error Instances:
instructionCourante : 000  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
End DRC on: synthesis_dpt
Saving the Error file figure
Done
  0

File: synthesis_dpt.drc is empty: no errors detected.
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;  MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/lynx -v -f synthesis_dpt synthesis_dpt_gates

                   @@@@@@                                    
                     @@                                      
                     @@                                      
                     @@        @@@@@ @@@ @@@ @@@    @@@@  @@@
                     @@         @@    @   @@@   @    @@    @ 
                     @@          @@   @   @@    @@    @@  @  
                     @@          @@  @    @@    @@     @@@   
                     @@           @@ @    @@    @@     @@@   
                     @@      @    @@@     @@    @@    @  @@  
                     @@     @      @@     @@    @@   @    @@ 
                   @@@@@@@@@@  @@  @     @@@@  @@@@ @@@  @@@@
                               @@  @                         
                                @@@                          

                                Netlist extractor

                     Alliance CAD System 3.2,      lynx 1.16
                     Copyright (c) 1997, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr



	---> Extracts symbolic figure synthesis_dpt

		---> Flatten figure

		---> Translate Mbk -> Rds
		---> Build windows
		<--- 420

		---> Rectangles    : 9263
		---> Figure size   : (   -100,   -400 )
		                     (  64100,  60400 )

		---> Cut transistors
		<--- 0
		---> Build equis
		<--- 112
		---> Delete windows
		---> Build signals
		<--- 112
		---> Build instances
		<--- 69
		---> Build transistors
		<--- 0
		---> Save netlist

	<--- done !

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB;                        /users/soft5/newlabo/Solaris/bin/lvx vst al synthesis_dpt synthesis_dpt_gates -f

                       @@@@@@      @@@@    @@@ @@@@   @@@@
                         @@         @@      @   @@     @  
                         @@         @@      @    @@   @   
                         @@          @@    @      @@ @    
                         @@          @@    @       @@     
                         @@           @@  @        @@     
                         @@           @@  @        @@@    
                         @@            @@@        @  @@   
                         @@      @     @@@       @    @@  
                         @@     @       @       @      @@ 
                       @@@@@@@@@@       @      @@@    @@@@

                             Gate Netlist Comparator

                   Alliance CAD System 3.2,          lvx 2.23
                   Copyright (c) 1992-93, MASI, CAO-VLSI Team
                   E-mail support:       cao-vlsi@masi.ibp.fr



***** Loading and flattening synthesis_dpt (vst)...

***** Loading and flattening synthesis_dpt_gates (al)...


***** Compare Terminals ..................
***** O.K.	(0 sec)

***** Compare Instances ...........
***** O.K.	(0 sec)

***** Compare Connections .................
***** O.K.	(0 sec)

===== Terminals .......... 32    
===== Instances .......... 69    
===== Connectors ......... 448   


***** Netlists are Identical. *****	(0 sec)

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;  MBK_OUT_PH=ap;  export MBK_OUT_PH; MBK_IN_PH=ap;  export MBK_IN_PH; /users/soft5/newlabo/Solaris/bin/lynx -v -t synthesis_dpt synthesis_dpt

                   @@@@@@                                    
                     @@                                      
                     @@                                      
                     @@        @@@@@ @@@ @@@ @@@    @@@@  @@@
                     @@         @@    @   @@@   @    @@    @ 
                     @@          @@   @   @@    @@    @@  @  
                     @@          @@  @    @@    @@     @@@   
                     @@           @@ @    @@    @@     @@@   
                     @@      @    @@@     @@    @@    @  @@  
                     @@     @      @@     @@    @@   @    @@ 
                   @@@@@@@@@@  @@  @     @@@@  @@@@ @@@  @@@@
                               @@  @                         
                                @@@                          

                                Netlist extractor

                     Alliance CAD System 3.2,      lynx 1.16
                     Copyright (c) 1997, MASI, CAO-VLSI Team
                     E-mail support:    cao-vlsi@masi.ibp.fr



	---> Extracts symbolic figure synthesis_dpt

		---> Flatten figure

		---> Translate Mbk -> Rds
		---> Build windows
		<--- 420

		---> Rectangles    : 20952
		---> Figure size   : (   -100,   -400 )
		                     (  64100,  60400 )

		---> Cut transistors
		<--- 8
		---> Build equis
		<--- 378
		---> Delete windows
		---> Build signals
		<--- 378
		---> Build instances
		<--- 0
		---> Build transistors
		<--- 706
		---> Save netlist

	<--- done !

MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB; MBK_OUT_LO=al;  export MBK_OUT_LO; MBK_IN_LO=al;  export MBK_IN_LO;             /users/soft5/newlabo/Solaris/bin/yagle synthesis_dpt synthesis_dpt_desb -v -i

                                               @@@@            
                                                 @@            
                                                 @@            
                  @@@@@ @@@   @@@@      @@@@@@   @@     @@@@@  
                   @@    @   @@   @    @@  @@    @@    @     @ 
                    @@   @   @@   @@   @   @@    @@   @@     @@
                    @@  @      @@@@@   @   @     @@   @@@@@@@@@
                     @@ @    @@   @@    @@@      @@   @@       
                     @@@    @@    @@   @@        @@   @@      @
                      @@    @@   @@@   @@@@@@    @@    @@    @@
                  @@  @      @@@@  @@ @@   @@@ @@@@@@    @@@@  
                  @@  @                @     @                 
                   @@@                  @@@@@                  

                        Yet Another Gate Level Extractor

                  Alliance CAD System 3.2,           yagle 2.02
                  Copyright (c) 94-97-1997,      ASIM/LIP6/UPMC
                  E-mail support: alliance-support@asim.lip6.fr

[YAG MES] Reading file 'synthesis_dpt.inf'
[YAG MES] Loading the figure synthesis_dpt         00m00s  u:00m00.0  s:00m00.0
[YAG MES] Transistor netlist checking              00m00s  u:00m00.0  s:00m00.0
[YAG MES] Extracting CMOS duals                    00m00s  u:00m00.0  s:00m00.0
[YAG MES] Extracting bleeders                      00m00s  u:00m00.0  s:00m00.0
[YAG MES] Making gates                             00m00s  u:00m00.0  s:00m00.0
[YAG MES] Latches detection                        00m00s  u:00m00.0  s:00m00.0
[YAG MES] Making cells                             00m00s  u:00m00.0  s:00m00.0
[YAG MES] External connector verification          00m00s  u:00m00.0  s:00m00.0
[YAG MES] Checking the yagle figure                00m00s  u:00m00.0  s:00m00.0
[YAG MES] Building the behavioural figure          00m00s  u:00m00.0  s:00m00.0
TOTAL DISASSEMBLY TIME                             00m00s  u:00m00.1  s:00m00.0
------------------------------------------------------------
[YAG MES] Erasing the transistor netlist
[YAG MES] Generating the VHDL Data Flow
[YAG MES] Execution COMPLETED 
------------------------------------------------------------
[YAG WAR 07] 16 transistors are not used 
[YAG WAR 09] 16 latches detected
See file 'synthesis_dpt.rep' for more information
MBK_WORK_LIB=.;           export MBK_WORK_LIB; MBK_CATA_LIB=./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib; export MBK_CATA_LIB; MBK_CATAL_NAME=CATAL;     export MBK_CATAL_NAME; MBK_SEPAR=.;              export MBK_SEPAR; MBK_VDD=vdd;              export MBK_VDD; MBK_VSS=vss;              export MBK_VSS; MBK_TARGET_LIB=/users/outil2/fitpath/labo/cells/dplib;  export MBK_TARGET_LIB; MBK_LOG_NAME="";          export MBK_LOG_NAME; FPGEN_LIB=./mclib;   export FPGEN_LIB;                        /users/soft5/newlabo/Solaris/bin/proof -d sample_dpt synthesis_dpt_desb

                @@@@@@@                                     @@@ 
                  @@   @@                                  @  @@
                  @@    @@                                @@  @@
                  @@    @@ @@@ @@@     @@@       @@@      @@    
                  @@   @@   @@@  @@  @@   @@   @@   @@  @@@@@@@@
                  @@@@@     @@   @@ @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@      @@     @@ @@     @@   @@    
                  @@        @@       @@   @@   @@   @@    @@    
                @@@@@@     @@@@        @@@       @@@    @@@@@@  

                                  Formal Proof

                Alliance CAD System 3.2b, proof 4.20 [1997/10/09]
                Copyright (c) 1990-1997,           ASIM/LIP6/UPMC
                E-mail support:     alliance-support@asim.lip6.fr

================================  Environment  ================================
MBK_WORK_LIB		= .
MBK_CATA_LIB		= ./mclib:/users/soft5/newlabo/Solaris/cells/rsa:/users/outil2/fitpath/labo/cells/fplib:/users/outil2/fitpath/labo/cells/dplib
=======================  Files, Options and Parameters  =======================
First VHDL file		= sample_dpt.vbe
Second VHDL file	= synthesis_dpt_desb.vbe
The auxiliary signals are erased
Errors are displayed
===============================================================================

Compiling 'sample_dpt' ...
Compiling 'synthesis_dpt_desb' ...
WARNING : data_s_0 is considered as an output signal
WARNING : data_s_1 is considered as an output signal
WARNING : data_s_2 is considered as an output signal
WARNING : data_s_3 is considered as an output signal
WARNING : data_s_4 is considered as an output signal
WARNING : data_s_5 is considered as an output signal
WARNING : data_s_6 is considered as an output signal
WARNING : data_s_7 is considered as an output signal
WARNING : data_s_0 is considered as an output signal
WARNING : data_s_1 is considered as an output signal
WARNING : data_s_2 is considered as an output signal
WARNING : data_s_3 is considered as an output signal
WARNING : data_s_4 is considered as an output signal
WARNING : data_s_5 is considered as an output signal
WARNING : data_s_6 is considered as an output signal
WARNING : data_s_7 is considered as an output signal

Running abl ordonnancer on `sample_dpt`
...........................

Running Abl2Bdd on `sample_dpt`
---> final number of nodes = 1008(633)

Running Abl2Bdd on `synthesis_dpt_desb`
--------------------------------------------------------------------------------
             Formal proof with Ordered Binary Decision Diagrams between   

             './sample_dpt'  and  './synthesis_dpt_desb'
--------------------------------------------------------------------------------
==============================  PRIMARY OUTPUT  ===============================
=============================  AUXILIARY SIGNAL  ==============================
==============================  REGISTER SIGNAL  ==============================
===============================  EXTERNAL BUS =================================
================================ INTERNAL BUS =================================

                            Formal Proof : OK

pppppppppppppppppppppppprrrrrrrrrrrrooooooooooooooooooooooooooooofffffffffffffff
--------------------------------------------------------------------------------



